
HMS_TRY_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093a8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  08009548  08009548  00019548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ac4  08009ac4  00020220  2**0
                  CONTENTS
  4 .ARM          00000008  08009ac4  08009ac4  00019ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009acc  08009acc  00020220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009acc  08009acc  00019acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ad0  08009ad0  00019ad0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08009ad4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000220  08009cf4  00020220  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000500  08009cf4  00020500  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001031a  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002468  00000000  00000000  0003056a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d28  00000000  00000000  000329d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  00033700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001930f  00000000  00000000  00034358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011038  00000000  00000000  0004d667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000973b1  00000000  00000000  0005e69f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f5a50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a4c  00000000  00000000  000f5aa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000220 	.word	0x20000220
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009530 	.word	0x08009530

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000224 	.word	0x20000224
 80001dc:	08009530 	.word	0x08009530

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000f5c:	b5b0      	push	{r4, r5, r7, lr}
 8000f5e:	b0ae      	sub	sp, #184	; 0xb8
 8000f60:	af08      	add	r7, sp, #32
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f62:	f000 fd05 	bl	8001970 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000f66:	f000 f92f 	bl	80011c8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f6a:	f000 fa43 	bl	80013f4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000f6e:	f000 fa17 	bl	80013a0 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8000f72:	f000 f995 	bl	80012a0 <MX_ADC1_Init>
	MX_I2C1_Init();
 8000f76:	f000 f9e5 	bl	8001344 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	print("Working\n");
 8000f7a:	4883      	ldr	r0, [pc, #524]	; (8001188 <main+0x22c>)
 8000f7c:	f003 ffb0 	bl	8004ee0 <print>

	gpio_config(PORTC, 13, INPUT_MODE, LOW_SPEED, EN_PU, PHPL);
 8000f80:	2300      	movs	r3, #0
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	2301      	movs	r3, #1
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2300      	movs	r3, #0
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	210d      	movs	r1, #13
 8000f8e:	487f      	ldr	r0, [pc, #508]	; (800118c <main+0x230>)
 8000f90:	f003 fc52 	bl	8004838 <gpio_config>
	gpio_IT_config(PORTC, 13, FALLING_EDGE);
 8000f94:	2201      	movs	r2, #1
 8000f96:	210d      	movs	r1, #13
 8000f98:	487c      	ldr	r0, [pc, #496]	; (800118c <main+0x230>)
 8000f9a:	f003 fd09 	bl	80049b0 <gpio_IT_config>
	gpio_IT_EN(13, EXTI15_10_IRQn);
 8000f9e:	2128      	movs	r1, #40	; 0x28
 8000fa0:	200d      	movs	r0, #13
 8000fa2:	f003 ff23 	bl	8004dec <gpio_IT_EN>

	uint8_t mlx90614_workingFlag = 1, mlx90614_status = 0;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8000fac:	2300      	movs	r3, #0
 8000fae:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

	char print_char[PRINT_CHAR_LEN] = { 0 };
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fb6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000fba:	2260      	movs	r2, #96	; 0x60
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f005 f8b8 	bl	8006134 <memset>

	if (!(mlx90614_init())) {
 8000fc4:	f004 ff4e 	bl	8005e64 <mlx90614_init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	f083 0301 	eor.w	r3, r3, #1
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d005      	beq.n	8000fe0 <main+0x84>
		print("Error in MLX90614 INIT\n");
 8000fd4:	486e      	ldr	r0, [pc, #440]	; (8001190 <main+0x234>)
 8000fd6:	f003 ff83 	bl	8004ee0 <print>
		mlx90614_workingFlag = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	}

	uint32_t startTime = HAL_GetTick(), lapsedTime = 500;
 8000fe0:	f000 fd2c 	bl	8001a3c <HAL_GetTick>
 8000fe4:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
 8000fe8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000fec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	max30100_data_t result = { };
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	2224      	movs	r2, #36	; 0x24
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f005 f89c 	bl	8006134 <memset>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		if (menu_select_flag == 0) {
 8000ffc:	4b65      	ldr	r3, [pc, #404]	; (8001194 <main+0x238>)
 8000ffe:	f993 3000 	ldrsb.w	r3, [r3]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d139      	bne.n	800107a <main+0x11e>
			if (mlx90614_workingFlag == 1) {
 8001006:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800100a:	2b01      	cmp	r3, #1
 800100c:	d11c      	bne.n	8001048 <main+0xec>
				mlx90614_status = mlx90614_getObject1(&temp);
 800100e:	4862      	ldr	r0, [pc, #392]	; (8001198 <main+0x23c>)
 8001010:	f005 f832 	bl	8006078 <mlx90614_getObject1>
 8001014:	4603      	mov	r3, r0
 8001016:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
				if (mlx90614_status == true) {
 800101a:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800101e:	2b01      	cmp	r3, #1
 8001020:	d10e      	bne.n	8001040 <main+0xe4>
					print("Temp in Celsius: = %0.2f\n", temp);
 8001022:	4b5d      	ldr	r3, [pc, #372]	; (8001198 <main+0x23c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa96 	bl	8000558 <__aeabi_f2d>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	485a      	ldr	r0, [pc, #360]	; (800119c <main+0x240>)
 8001032:	f003 ff55 	bl	8004ee0 <print>
					Delay(500);
 8001036:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800103a:	f000 fd0b 	bl	8001a54 <HAL_Delay>
 800103e:	e7dd      	b.n	8000ffc <main+0xa0>
				} else {
					mlx90614_workingFlag = 0;
 8001040:	2300      	movs	r3, #0
 8001042:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001046:	e7d9      	b.n	8000ffc <main+0xa0>
				}
			} else {
				if (!(mlx90614_init())) {
 8001048:	f004 ff0c 	bl	8005e64 <mlx90614_init>
 800104c:	4603      	mov	r3, r0
 800104e:	f083 0301 	eor.w	r3, r3, #1
 8001052:	b2db      	uxtb	r3, r3
 8001054:	2b00      	cmp	r3, #0
 8001056:	d00c      	beq.n	8001072 <main+0x116>
					print("Error in MLX90614 INIT\n");
 8001058:	484d      	ldr	r0, [pc, #308]	; (8001190 <main+0x234>)
 800105a:	f003 ff41 	bl	8004ee0 <print>
					MX_I2C1_Init();
 800105e:	f000 f971 	bl	8001344 <MX_I2C1_Init>
					Delay(500);
 8001062:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001066:	f000 fcf5 	bl	8001a54 <HAL_Delay>
					mlx90614_workingFlag = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001070:	e7c4      	b.n	8000ffc <main+0xa0>
				} else {
					mlx90614_workingFlag = 1;
 8001072:	2301      	movs	r3, #1
 8001074:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8001078:	e7c0      	b.n	8000ffc <main+0xa0>
				}
			}
		} else if (menu_select_flag == 1) {
 800107a:	4b46      	ldr	r3, [pc, #280]	; (8001194 <main+0x238>)
 800107c:	f993 3000 	ldrsb.w	r3, [r3]
 8001080:	2b01      	cmp	r3, #1
 8001082:	d139      	bne.n	80010f8 <main+0x19c>
			if (max30100_update(&max30100, &result) != HAL_OK) {
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	4619      	mov	r1, r3
 8001088:	4845      	ldr	r0, [pc, #276]	; (80011a0 <main+0x244>)
 800108a:	f004 f863 	bl	8005154 <max30100_update>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d01d      	beq.n	80010d0 <main+0x174>
				print("Error Reading...Retrying\n");
 8001094:	4843      	ldr	r0, [pc, #268]	; (80011a4 <main+0x248>)
 8001096:	f003 ff23 	bl	8004ee0 <print>
				MX_I2C1_Init();
 800109a:	f000 f953 	bl	8001344 <MX_I2C1_Init>
				max30100_init(&max30100, &hi2c1,
 800109e:	2300      	movs	r3, #0
 80010a0:	9306      	str	r3, [sp, #24]
 80010a2:	2301      	movs	r3, #1
 80010a4:	9305      	str	r3, [sp, #20]
 80010a6:	2332      	movs	r3, #50	; 0x32
 80010a8:	9304      	str	r3, [sp, #16]
 80010aa:	230f      	movs	r3, #15
 80010ac:	9303      	str	r3, [sp, #12]
 80010ae:	2303      	movs	r3, #3
 80010b0:	9302      	str	r3, [sp, #8]
 80010b2:	2308      	movs	r3, #8
 80010b4:	9301      	str	r3, [sp, #4]
 80010b6:	2303      	movs	r3, #3
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2301      	movs	r3, #1
 80010bc:	2203      	movs	r2, #3
 80010be:	493a      	ldr	r1, [pc, #232]	; (80011a8 <main+0x24c>)
 80010c0:	4837      	ldr	r0, [pc, #220]	; (80011a0 <main+0x244>)
 80010c2:	f003 ff31 	bl	8004f28 <max30100_init>
				MAX30100_DEFAULT_START_RED_LED_CURRENT,
				MAX30100_DEFAULT_MEAN_FILTER_SIZE,
				MAX30100_DEFAULT_PULSE_BPM_SAMPLE_SIZE,
				true,
				false);
				Delay(1000);
 80010c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010ca:	f000 fcc3 	bl	8001a54 <HAL_Delay>
 80010ce:	e795      	b.n	8000ffc <main+0xa0>
//
//					startTime = HAL_GetTick();
//				}
				//			HAL_Delay(10);

					print("%0.2f, %0.2f\n", result.dc_filtered_ir, result.dc_filtered_red);
 80010d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fa40 	bl	8000558 <__aeabi_f2d>
 80010d8:	4604      	mov	r4, r0
 80010da:	460d      	mov	r5, r1
 80010dc:	6a3b      	ldr	r3, [r7, #32]
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff fa3a 	bl	8000558 <__aeabi_f2d>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	e9cd 2300 	strd	r2, r3, [sp]
 80010ec:	4622      	mov	r2, r4
 80010ee:	462b      	mov	r3, r5
 80010f0:	482e      	ldr	r0, [pc, #184]	; (80011ac <main+0x250>)
 80010f2:	f003 fef5 	bl	8004ee0 <print>
 80010f6:	e781      	b.n	8000ffc <main+0xa0>
			}
		} else if (menu_select_flag == 2) {
 80010f8:	4b26      	ldr	r3, [pc, #152]	; (8001194 <main+0x238>)
 80010fa:	f993 3000 	ldrsb.w	r3, [r3]
 80010fe:	2b02      	cmp	r3, #2
 8001100:	d123      	bne.n	800114a <main+0x1ee>
			HAL_ADC_Start(&hadc1);
 8001102:	482b      	ldr	r0, [pc, #172]	; (80011b0 <main+0x254>)
 8001104:	f000 fd0e 	bl	8001b24 <HAL_ADC_Start>
			HAL_ADC_PollForConversion(&hadc1, 100);
 8001108:	2164      	movs	r1, #100	; 0x64
 800110a:	4829      	ldr	r0, [pc, #164]	; (80011b0 <main+0x254>)
 800110c:	f000 fdbe 	bl	8001c8c <HAL_ADC_PollForConversion>
			adcData = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8001110:	4827      	ldr	r0, [pc, #156]	; (80011b0 <main+0x254>)
 8001112:	f000 fe46 	bl	8001da2 <HAL_ADC_GetValue>
 8001116:	4603      	mov	r3, r0
 8001118:	b29a      	uxth	r2, r3
 800111a:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <main+0x258>)
 800111c:	801a      	strh	r2, [r3, #0]
			sprintf(print_char, "Analog Val: %d\n", adcData);
 800111e:	4b25      	ldr	r3, [pc, #148]	; (80011b4 <main+0x258>)
 8001120:	881b      	ldrh	r3, [r3, #0]
 8001122:	461a      	mov	r2, r3
 8001124:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001128:	4923      	ldr	r1, [pc, #140]	; (80011b8 <main+0x25c>)
 800112a:	4618      	mov	r0, r3
 800112c:	f005 fd64 	bl	8006bf8 <siprintf>
			USART_WRITE(USART2, print_char, strlen(print_char), 100);
 8001130:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f853 	bl	80001e0 <strlen>
 800113a:	4602      	mov	r2, r0
 800113c:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001140:	2364      	movs	r3, #100	; 0x64
 8001142:	481e      	ldr	r0, [pc, #120]	; (80011bc <main+0x260>)
 8001144:	f003 fe9c 	bl	8004e80 <USART_WRITE>
 8001148:	e758      	b.n	8000ffc <main+0xa0>
		} else if ((menu_select_flag < -1) && (menu_select_flag > 3)) {
 800114a:	4b12      	ldr	r3, [pc, #72]	; (8001194 <main+0x238>)
 800114c:	f993 3000 	ldrsb.w	r3, [r3]
 8001150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001154:	f6bf af52 	bge.w	8000ffc <main+0xa0>
 8001158:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <main+0x238>)
 800115a:	f993 3000 	ldrsb.w	r3, [r3]
 800115e:	2b03      	cmp	r3, #3
 8001160:	f77f af4c 	ble.w	8000ffc <main+0xa0>
			menu_select_flag = -1;
 8001164:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <main+0x238>)
 8001166:	22ff      	movs	r2, #255	; 0xff
 8001168:	701a      	strb	r2, [r3, #0]
			print("Oh no, a Glitch!!\n\r");
 800116a:	4815      	ldr	r0, [pc, #84]	; (80011c0 <main+0x264>)
 800116c:	f003 feb8 	bl	8004ee0 <print>
			Delay(500);
 8001170:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001174:	f000 fc6e 	bl	8001a54 <HAL_Delay>
			print("We're good\n\r");
 8001178:	4812      	ldr	r0, [pc, #72]	; (80011c4 <main+0x268>)
 800117a:	f003 feb1 	bl	8004ee0 <print>
			Delay(500);
 800117e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001182:	f000 fc67 	bl	8001a54 <HAL_Delay>
		if (menu_select_flag == 0) {
 8001186:	e739      	b.n	8000ffc <main+0xa0>
 8001188:	08009548 	.word	0x08009548
 800118c:	40020800 	.word	0x40020800
 8001190:	08009554 	.word	0x08009554
 8001194:	20000000 	.word	0x20000000
 8001198:	2000031c 	.word	0x2000031c
 800119c:	0800956c 	.word	0x0800956c
 80011a0:	20000324 	.word	0x20000324
 80011a4:	08009588 	.word	0x08009588
 80011a8:	20000284 	.word	0x20000284
 80011ac:	080095a4 	.word	0x080095a4
 80011b0:	2000023c 	.word	0x2000023c
 80011b4:	20000320 	.word	0x20000320
 80011b8:	080095b4 	.word	0x080095b4
 80011bc:	40004400 	.word	0x40004400
 80011c0:	080095c4 	.word	0x080095c4
 80011c4:	080095d8 	.word	0x080095d8

080011c8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b094      	sub	sp, #80	; 0x50
 80011cc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80011ce:	f107 0320 	add.w	r3, r7, #32
 80011d2:	2230      	movs	r2, #48	; 0x30
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f004 ffac 	bl	8006134 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
 80011e4:	605a      	str	r2, [r3, #4]
 80011e6:	609a      	str	r2, [r3, #8]
 80011e8:	60da      	str	r2, [r3, #12]
 80011ea:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80011ec:	2300      	movs	r3, #0
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	4b29      	ldr	r3, [pc, #164]	; (8001298 <SystemClock_Config+0xd0>)
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	4a28      	ldr	r2, [pc, #160]	; (8001298 <SystemClock_Config+0xd0>)
 80011f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011fa:	6413      	str	r3, [r2, #64]	; 0x40
 80011fc:	4b26      	ldr	r3, [pc, #152]	; (8001298 <SystemClock_Config+0xd0>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001208:	2300      	movs	r3, #0
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	4b23      	ldr	r3, [pc, #140]	; (800129c <SystemClock_Config+0xd4>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001214:	4a21      	ldr	r2, [pc, #132]	; (800129c <SystemClock_Config+0xd4>)
 8001216:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800121a:	6013      	str	r3, [r2, #0]
 800121c:	4b1f      	ldr	r3, [pc, #124]	; (800129c <SystemClock_Config+0xd4>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001228:	2302      	movs	r3, #2
 800122a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800122c:	2301      	movs	r3, #1
 800122e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001230:	2310      	movs	r3, #16
 8001232:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001234:	2302      	movs	r3, #2
 8001236:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001238:	2300      	movs	r3, #0
 800123a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 800123c:	2310      	movs	r3, #16
 800123e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001240:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001244:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001246:	2304      	movs	r3, #4
 8001248:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 800124a:	2307      	movs	r3, #7
 800124c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800124e:	f107 0320 	add.w	r3, r7, #32
 8001252:	4618      	mov	r0, r3
 8001254:	f002 fb32 	bl	80038bc <HAL_RCC_OscConfig>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <SystemClock_Config+0x9a>
		Error_Handler();
 800125e:	f000 f959 	bl	8001514 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001262:	230f      	movs	r3, #15
 8001264:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001266:	2302      	movs	r3, #2
 8001268:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800126e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001272:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001274:	2300      	movs	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	2102      	movs	r1, #2
 800127e:	4618      	mov	r0, r3
 8001280:	f002 fd94 	bl	8003dac <HAL_RCC_ClockConfig>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <SystemClock_Config+0xc6>
		Error_Handler();
 800128a:	f000 f943 	bl	8001514 <Error_Handler>
	}
}
 800128e:	bf00      	nop
 8001290:	3750      	adds	r7, #80	; 0x50
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40023800 	.word	0x40023800
 800129c:	40007000 	.word	0x40007000

080012a0 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b084      	sub	sp, #16
 80012a4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80012a6:	463b      	mov	r3, r7
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80012b2:	4b21      	ldr	r3, [pc, #132]	; (8001338 <MX_ADC1_Init+0x98>)
 80012b4:	4a21      	ldr	r2, [pc, #132]	; (800133c <MX_ADC1_Init+0x9c>)
 80012b6:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012b8:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <MX_ADC1_Init+0x98>)
 80012ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012be:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012c0:	4b1d      	ldr	r3, [pc, #116]	; (8001338 <MX_ADC1_Init+0x98>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80012c6:	4b1c      	ldr	r3, [pc, #112]	; (8001338 <MX_ADC1_Init+0x98>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 80012cc:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <MX_ADC1_Init+0x98>)
 80012ce:	2201      	movs	r2, #1
 80012d0:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012d2:	4b19      	ldr	r3, [pc, #100]	; (8001338 <MX_ADC1_Init+0x98>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012da:	4b17      	ldr	r3, [pc, #92]	; (8001338 <MX_ADC1_Init+0x98>)
 80012dc:	2200      	movs	r2, #0
 80012de:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e0:	4b15      	ldr	r3, [pc, #84]	; (8001338 <MX_ADC1_Init+0x98>)
 80012e2:	4a17      	ldr	r2, [pc, #92]	; (8001340 <MX_ADC1_Init+0xa0>)
 80012e4:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012e6:	4b14      	ldr	r3, [pc, #80]	; (8001338 <MX_ADC1_Init+0x98>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80012ec:	4b12      	ldr	r3, [pc, #72]	; (8001338 <MX_ADC1_Init+0x98>)
 80012ee:	2201      	movs	r2, #1
 80012f0:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <MX_ADC1_Init+0x98>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012fa:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <MX_ADC1_Init+0x98>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001300:	480d      	ldr	r0, [pc, #52]	; (8001338 <MX_ADC1_Init+0x98>)
 8001302:	f000 fbcb 	bl	8001a9c <HAL_ADC_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_ADC1_Init+0x70>
		Error_Handler();
 800130c:	f000 f902 	bl	8001514 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_14;
 8001310:	230e      	movs	r3, #14
 8001312:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001314:	2301      	movs	r3, #1
 8001316:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001318:	2300      	movs	r3, #0
 800131a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800131c:	463b      	mov	r3, r7
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	; (8001338 <MX_ADC1_Init+0x98>)
 8001322:	f000 fd4b 	bl	8001dbc <HAL_ADC_ConfigChannel>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_ADC1_Init+0x90>
		Error_Handler();
 800132c:	f000 f8f2 	bl	8001514 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001330:	bf00      	nop
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	2000023c 	.word	0x2000023c
 800133c:	40012000 	.word	0x40012000
 8001340:	0f000001 	.word	0x0f000001

08001344 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001348:	4b12      	ldr	r3, [pc, #72]	; (8001394 <MX_I2C1_Init+0x50>)
 800134a:	4a13      	ldr	r2, [pc, #76]	; (8001398 <MX_I2C1_Init+0x54>)
 800134c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <MX_I2C1_Init+0x50>)
 8001350:	4a12      	ldr	r2, [pc, #72]	; (800139c <MX_I2C1_Init+0x58>)
 8001352:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001354:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <MX_I2C1_Init+0x50>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800135a:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <MX_I2C1_Init+0x50>)
 800135c:	2200      	movs	r2, #0
 800135e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <MX_I2C1_Init+0x50>)
 8001362:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001366:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001368:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <MX_I2C1_Init+0x50>)
 800136a:	2200      	movs	r2, #0
 800136c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800136e:	4b09      	ldr	r3, [pc, #36]	; (8001394 <MX_I2C1_Init+0x50>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <MX_I2C1_Init+0x50>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800137a:	4b06      	ldr	r3, [pc, #24]	; (8001394 <MX_I2C1_Init+0x50>)
 800137c:	2200      	movs	r2, #0
 800137e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001380:	4804      	ldr	r0, [pc, #16]	; (8001394 <MX_I2C1_Init+0x50>)
 8001382:	f001 f9bd 	bl	8002700 <HAL_I2C_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_I2C1_Init+0x4c>
		Error_Handler();
 800138c:	f000 f8c2 	bl	8001514 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001390:	bf00      	nop
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000284 	.word	0x20000284
 8001398:	40005400 	.word	0x40005400
 800139c:	000186a0 	.word	0x000186a0

080013a0 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013a6:	4a12      	ldr	r2, [pc, #72]	; (80013f0 <MX_USART2_UART_Init+0x50>)
 80013a8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80013b0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80013be:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80013c4:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013c6:	220c      	movs	r2, #12
 80013c8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d0:	4b06      	ldr	r3, [pc, #24]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <MX_USART2_UART_Init+0x4c>)
 80013d8:	f002 ff08 	bl	80041ec <HAL_UART_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80013e2:	f000 f897 	bl	8001514 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	200002d8 	.word	0x200002d8
 80013f0:	40004400 	.word	0x40004400

080013f4 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	; 0x28
 80013f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	4b2d      	ldr	r3, [pc, #180]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a2c      	ldr	r2, [pc, #176]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001414:	f043 0304 	orr.w	r3, r3, #4
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b2a      	ldr	r3, [pc, #168]	; (80014c4 <MX_GPIO_Init+0xd0>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0304 	and.w	r3, r3, #4
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b26      	ldr	r3, [pc, #152]	; (80014c4 <MX_GPIO_Init+0xd0>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a25      	ldr	r2, [pc, #148]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b23      	ldr	r3, [pc, #140]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60bb      	str	r3, [r7, #8]
 8001446:	4b1f      	ldr	r3, [pc, #124]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a1e      	ldr	r2, [pc, #120]	; (80014c4 <MX_GPIO_Init+0xd0>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b1c      	ldr	r3, [pc, #112]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	60bb      	str	r3, [r7, #8]
 800145c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	607b      	str	r3, [r7, #4]
 8001462:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	4a17      	ldr	r2, [pc, #92]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001468:	f043 0302 	orr.w	r3, r3, #2
 800146c:	6313      	str	r3, [r2, #48]	; 0x30
 800146e:	4b15      	ldr	r3, [pc, #84]	; (80014c4 <MX_GPIO_Init+0xd0>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	607b      	str	r3, [r7, #4]
 8001478:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	2120      	movs	r1, #32
 800147e:	4812      	ldr	r0, [pc, #72]	; (80014c8 <MX_GPIO_Init+0xd4>)
 8001480:	f001 f924 	bl	80026cc <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001484:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001488:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800148a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800148e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	480c      	ldr	r0, [pc, #48]	; (80014cc <MX_GPIO_Init+0xd8>)
 800149c:	f000 ff92 	bl	80023c4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 80014a0:	2320      	movs	r3, #32
 80014a2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a4:	2301      	movs	r3, #1
 80014a6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ac:	2300      	movs	r3, #0
 80014ae:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	4619      	mov	r1, r3
 80014b6:	4804      	ldr	r0, [pc, #16]	; (80014c8 <MX_GPIO_Init+0xd4>)
 80014b8:	f000 ff84 	bl	80023c4 <HAL_GPIO_Init>

}
 80014bc:	bf00      	nop
 80014be:	3728      	adds	r7, #40	; 0x28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	40023800 	.word	0x40023800
 80014c8:	40020000 	.word	0x40020000
 80014cc:	40020800 	.word	0x40020800

080014d0 <EXTI15_10_IRQHandler>:

/* USER CODE BEGIN 4 */
void EXTI15_10_IRQHandler() {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
	if (gpio_IT_CHK(13)) {
 80014d4:	200d      	movs	r0, #13
 80014d6:	f003 fca7 	bl	8004e28 <gpio_IT_CHK>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d012      	beq.n	8001506 <EXTI15_10_IRQHandler+0x36>
		menu_select_flag = (menu_select_flag + 1) % 3;
 80014e0:	4b0a      	ldr	r3, [pc, #40]	; (800150c <EXTI15_10_IRQHandler+0x3c>)
 80014e2:	f993 3000 	ldrsb.w	r3, [r3]
 80014e6:	1c5a      	adds	r2, r3, #1
 80014e8:	4b09      	ldr	r3, [pc, #36]	; (8001510 <EXTI15_10_IRQHandler+0x40>)
 80014ea:	fb83 3102 	smull	r3, r1, r3, r2
 80014ee:	17d3      	asrs	r3, r2, #31
 80014f0:	1ac9      	subs	r1, r1, r3
 80014f2:	460b      	mov	r3, r1
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	440b      	add	r3, r1
 80014f8:	1ad1      	subs	r1, r2, r3
 80014fa:	b24a      	sxtb	r2, r1
 80014fc:	4b03      	ldr	r3, [pc, #12]	; (800150c <EXTI15_10_IRQHandler+0x3c>)
 80014fe:	701a      	strb	r2, [r3, #0]
		gpio_IT_CLR(13);
 8001500:	200d      	movs	r0, #13
 8001502:	f003 fcab 	bl	8004e5c <gpio_IT_CLR>
	}
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000000 	.word	0x20000000
 8001510:	55555556 	.word	0x55555556

08001514 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001518:	b672      	cpsid	i
}
 800151a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800151c:	e7fe      	b.n	800151c <Error_Handler+0x8>
	...

08001520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001526:	2300      	movs	r3, #0
 8001528:	607b      	str	r3, [r7, #4]
 800152a:	4b10      	ldr	r3, [pc, #64]	; (800156c <HAL_MspInit+0x4c>)
 800152c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152e:	4a0f      	ldr	r2, [pc, #60]	; (800156c <HAL_MspInit+0x4c>)
 8001530:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001534:	6453      	str	r3, [r2, #68]	; 0x44
 8001536:	4b0d      	ldr	r3, [pc, #52]	; (800156c <HAL_MspInit+0x4c>)
 8001538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	603b      	str	r3, [r7, #0]
 8001546:	4b09      	ldr	r3, [pc, #36]	; (800156c <HAL_MspInit+0x4c>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800154a:	4a08      	ldr	r2, [pc, #32]	; (800156c <HAL_MspInit+0x4c>)
 800154c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001550:	6413      	str	r3, [r2, #64]	; 0x40
 8001552:	4b06      	ldr	r3, [pc, #24]	; (800156c <HAL_MspInit+0x4c>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800155a:	603b      	str	r3, [r7, #0]
 800155c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800155e:	2007      	movs	r0, #7
 8001560:	f000 fefc 	bl	800235c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	40023800 	.word	0x40023800

08001570 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b08a      	sub	sp, #40	; 0x28
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 0314 	add.w	r3, r7, #20
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a17      	ldr	r2, [pc, #92]	; (80015ec <HAL_ADC_MspInit+0x7c>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d127      	bne.n	80015e2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <HAL_ADC_MspInit+0x80>)
 8001598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800159a:	4a15      	ldr	r2, [pc, #84]	; (80015f0 <HAL_ADC_MspInit+0x80>)
 800159c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015a0:	6453      	str	r3, [r2, #68]	; 0x44
 80015a2:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <HAL_ADC_MspInit+0x80>)
 80015a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015aa:	613b      	str	r3, [r7, #16]
 80015ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <HAL_ADC_MspInit+0x80>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	4a0e      	ldr	r2, [pc, #56]	; (80015f0 <HAL_ADC_MspInit+0x80>)
 80015b8:	f043 0304 	orr.w	r3, r3, #4
 80015bc:	6313      	str	r3, [r2, #48]	; 0x30
 80015be:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <HAL_ADC_MspInit+0x80>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	60fb      	str	r3, [r7, #12]
 80015c8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80015ca:	2310      	movs	r3, #16
 80015cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ce:	2303      	movs	r3, #3
 80015d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015d6:	f107 0314 	add.w	r3, r7, #20
 80015da:	4619      	mov	r1, r3
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <HAL_ADC_MspInit+0x84>)
 80015de:	f000 fef1 	bl	80023c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015e2:	bf00      	nop
 80015e4:	3728      	adds	r7, #40	; 0x28
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40012000 	.word	0x40012000
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40020800 	.word	0x40020800

080015f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	; 0x28
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a19      	ldr	r2, [pc, #100]	; (800167c <HAL_I2C_MspInit+0x84>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d12c      	bne.n	8001674 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	613b      	str	r3, [r7, #16]
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <HAL_I2C_MspInit+0x88>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	4a17      	ldr	r2, [pc, #92]	; (8001680 <HAL_I2C_MspInit+0x88>)
 8001624:	f043 0302 	orr.w	r3, r3, #2
 8001628:	6313      	str	r3, [r2, #48]	; 0x30
 800162a:	4b15      	ldr	r3, [pc, #84]	; (8001680 <HAL_I2C_MspInit+0x88>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001636:	f44f 7340 	mov.w	r3, #768	; 0x300
 800163a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800163c:	2312      	movs	r3, #18
 800163e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001640:	2301      	movs	r3, #1
 8001642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001644:	2303      	movs	r3, #3
 8001646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001648:	2304      	movs	r3, #4
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	480c      	ldr	r0, [pc, #48]	; (8001684 <HAL_I2C_MspInit+0x8c>)
 8001654:	f000 feb6 	bl	80023c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001658:	2300      	movs	r3, #0
 800165a:	60fb      	str	r3, [r7, #12]
 800165c:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_I2C_MspInit+0x88>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	4a07      	ldr	r2, [pc, #28]	; (8001680 <HAL_I2C_MspInit+0x88>)
 8001662:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001666:	6413      	str	r3, [r2, #64]	; 0x40
 8001668:	4b05      	ldr	r3, [pc, #20]	; (8001680 <HAL_I2C_MspInit+0x88>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001674:	bf00      	nop
 8001676:	3728      	adds	r7, #40	; 0x28
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40005400 	.word	0x40005400
 8001680:	40023800 	.word	0x40023800
 8001684:	40020400 	.word	0x40020400

08001688 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	; 0x28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a19      	ldr	r2, [pc, #100]	; (800170c <HAL_UART_MspInit+0x84>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d12b      	bne.n	8001702 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	613b      	str	r3, [r7, #16]
 80016ae:	4b18      	ldr	r3, [pc, #96]	; (8001710 <HAL_UART_MspInit+0x88>)
 80016b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b2:	4a17      	ldr	r2, [pc, #92]	; (8001710 <HAL_UART_MspInit+0x88>)
 80016b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b8:	6413      	str	r3, [r2, #64]	; 0x40
 80016ba:	4b15      	ldr	r3, [pc, #84]	; (8001710 <HAL_UART_MspInit+0x88>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c2:	613b      	str	r3, [r7, #16]
 80016c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	4b11      	ldr	r3, [pc, #68]	; (8001710 <HAL_UART_MspInit+0x88>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	4a10      	ldr	r2, [pc, #64]	; (8001710 <HAL_UART_MspInit+0x88>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6313      	str	r3, [r2, #48]	; 0x30
 80016d6:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <HAL_UART_MspInit+0x88>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016e2:	230c      	movs	r3, #12
 80016e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ee:	2300      	movs	r3, #0
 80016f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016f2:	2307      	movs	r3, #7
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	4805      	ldr	r0, [pc, #20]	; (8001714 <HAL_UART_MspInit+0x8c>)
 80016fe:	f000 fe61 	bl	80023c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001702:	bf00      	nop
 8001704:	3728      	adds	r7, #40	; 0x28
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40004400 	.word	0x40004400
 8001710:	40023800 	.word	0x40023800
 8001714:	40020000 	.word	0x40020000

08001718 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800171c:	e7fe      	b.n	800171c <NMI_Handler+0x4>

0800171e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001722:	e7fe      	b.n	8001722 <HardFault_Handler+0x4>

08001724 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001728:	e7fe      	b.n	8001728 <MemManage_Handler+0x4>

0800172a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800172a:	b480      	push	{r7}
 800172c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800172e:	e7fe      	b.n	800172e <BusFault_Handler+0x4>

08001730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001734:	e7fe      	b.n	8001734 <UsageFault_Handler+0x4>

08001736 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001736:	b480      	push	{r7}
 8001738:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr

08001752 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr

08001760 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001764:	f000 f956 	bl	8001a14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001768:	bf00      	nop
 800176a:	bd80      	pop	{r7, pc}

0800176c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
	return 1;
 8001770:	2301      	movs	r3, #1
}
 8001772:	4618      	mov	r0, r3
 8001774:	46bd      	mov	sp, r7
 8001776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177a:	4770      	bx	lr

0800177c <_kill>:

int _kill(int pid, int sig)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001786:	f004 fca3 	bl	80060d0 <__errno>
 800178a:	4603      	mov	r3, r0
 800178c:	2216      	movs	r2, #22
 800178e:	601a      	str	r2, [r3, #0]
	return -1;
 8001790:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001794:	4618      	mov	r0, r3
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <_exit>:

void _exit (int status)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80017a4:	f04f 31ff 	mov.w	r1, #4294967295
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7ff ffe7 	bl	800177c <_kill>
	while (1) {}		/* Make sure we hang here */
 80017ae:	e7fe      	b.n	80017ae <_exit+0x12>

080017b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	e00a      	b.n	80017d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017c2:	f3af 8000 	nop.w
 80017c6:	4601      	mov	r1, r0
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	1c5a      	adds	r2, r3, #1
 80017cc:	60ba      	str	r2, [r7, #8]
 80017ce:	b2ca      	uxtb	r2, r1
 80017d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	3301      	adds	r3, #1
 80017d6:	617b      	str	r3, [r7, #20]
 80017d8:	697a      	ldr	r2, [r7, #20]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	429a      	cmp	r2, r3
 80017de:	dbf0      	blt.n	80017c2 <_read+0x12>
	}

return len;
 80017e0:	687b      	ldr	r3, [r7, #4]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b086      	sub	sp, #24
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	60f8      	str	r0, [r7, #12]
 80017f2:	60b9      	str	r1, [r7, #8]
 80017f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	e009      	b.n	8001810 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	1c5a      	adds	r2, r3, #1
 8001800:	60ba      	str	r2, [r7, #8]
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	4618      	mov	r0, r3
 8001806:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	3301      	adds	r3, #1
 800180e:	617b      	str	r3, [r7, #20]
 8001810:	697a      	ldr	r2, [r7, #20]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	429a      	cmp	r2, r3
 8001816:	dbf1      	blt.n	80017fc <_write+0x12>
	}
	return len;
 8001818:	687b      	ldr	r3, [r7, #4]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <_close>:

int _close(int file)
{
 8001822:	b480      	push	{r7}
 8001824:	b083      	sub	sp, #12
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
	return -1;
 800182a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800182e:	4618      	mov	r0, r3
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
 8001842:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800184a:	605a      	str	r2, [r3, #4]
	return 0;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <_isatty>:

int _isatty(int file)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
	return 1;
 8001862:	2301      	movs	r3, #1
}
 8001864:	4618      	mov	r0, r3
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001870:	b480      	push	{r7}
 8001872:	b085      	sub	sp, #20
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
	return 0;
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
	...

0800188c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b086      	sub	sp, #24
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001894:	4a14      	ldr	r2, [pc, #80]	; (80018e8 <_sbrk+0x5c>)
 8001896:	4b15      	ldr	r3, [pc, #84]	; (80018ec <_sbrk+0x60>)
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018a0:	4b13      	ldr	r3, [pc, #76]	; (80018f0 <_sbrk+0x64>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d102      	bne.n	80018ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <_sbrk+0x64>)
 80018aa:	4a12      	ldr	r2, [pc, #72]	; (80018f4 <_sbrk+0x68>)
 80018ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ae:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <_sbrk+0x64>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4413      	add	r3, r2
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d207      	bcs.n	80018cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018bc:	f004 fc08 	bl	80060d0 <__errno>
 80018c0:	4603      	mov	r3, r0
 80018c2:	220c      	movs	r2, #12
 80018c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018c6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ca:	e009      	b.n	80018e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018cc:	4b08      	ldr	r3, [pc, #32]	; (80018f0 <_sbrk+0x64>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018d2:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <_sbrk+0x64>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4413      	add	r3, r2
 80018da:	4a05      	ldr	r2, [pc, #20]	; (80018f0 <_sbrk+0x64>)
 80018dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018de:	68fb      	ldr	r3, [r7, #12]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3718      	adds	r7, #24
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	20018000 	.word	0x20018000
 80018ec:	00000400 	.word	0x00000400
 80018f0:	200003a4 	.word	0x200003a4
 80018f4:	20000500 	.word	0x20000500

080018f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018fc:	4b06      	ldr	r3, [pc, #24]	; (8001918 <SystemInit+0x20>)
 80018fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001902:	4a05      	ldr	r2, [pc, #20]	; (8001918 <SystemInit+0x20>)
 8001904:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001908:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800191c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001954 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001920:	480d      	ldr	r0, [pc, #52]	; (8001958 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001922:	490e      	ldr	r1, [pc, #56]	; (800195c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001924:	4a0e      	ldr	r2, [pc, #56]	; (8001960 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001928:	e002      	b.n	8001930 <LoopCopyDataInit>

0800192a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800192a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800192c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800192e:	3304      	adds	r3, #4

08001930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001934:	d3f9      	bcc.n	800192a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001936:	4a0b      	ldr	r2, [pc, #44]	; (8001964 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001938:	4c0b      	ldr	r4, [pc, #44]	; (8001968 <LoopFillZerobss+0x26>)
  movs r3, #0
 800193a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800193c:	e001      	b.n	8001942 <LoopFillZerobss>

0800193e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800193e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001940:	3204      	adds	r2, #4

08001942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001944:	d3fb      	bcc.n	800193e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001946:	f7ff ffd7 	bl	80018f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800194a:	f004 fbc7 	bl	80060dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800194e:	f7ff fb05 	bl	8000f5c <main>
  bx  lr    
 8001952:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001954:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800195c:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8001960:	08009ad4 	.word	0x08009ad4
  ldr r2, =_sbss
 8001964:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8001968:	20000500 	.word	0x20000500

0800196c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800196c:	e7fe      	b.n	800196c <ADC_IRQHandler>
	...

08001970 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001974:	4b0e      	ldr	r3, [pc, #56]	; (80019b0 <HAL_Init+0x40>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a0d      	ldr	r2, [pc, #52]	; (80019b0 <HAL_Init+0x40>)
 800197a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800197e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001980:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <HAL_Init+0x40>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a0a      	ldr	r2, [pc, #40]	; (80019b0 <HAL_Init+0x40>)
 8001986:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800198a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800198c:	4b08      	ldr	r3, [pc, #32]	; (80019b0 <HAL_Init+0x40>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a07      	ldr	r2, [pc, #28]	; (80019b0 <HAL_Init+0x40>)
 8001992:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001996:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001998:	2003      	movs	r0, #3
 800199a:	f000 fcdf 	bl	800235c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800199e:	2000      	movs	r0, #0
 80019a0:	f000 f808 	bl	80019b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019a4:	f7ff fdbc 	bl	8001520 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019a8:	2300      	movs	r3, #0
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	40023c00 	.word	0x40023c00

080019b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019bc:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <HAL_InitTick+0x54>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b12      	ldr	r3, [pc, #72]	; (8001a0c <HAL_InitTick+0x58>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	4619      	mov	r1, r3
 80019c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 fce9 	bl	80023aa <HAL_SYSTICK_Config>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
 80019e0:	e00e      	b.n	8001a00 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b0f      	cmp	r3, #15
 80019e6:	d80a      	bhi.n	80019fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e8:	2200      	movs	r2, #0
 80019ea:	6879      	ldr	r1, [r7, #4]
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295
 80019f0:	f000 fcbf 	bl	8002372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019f4:	4a06      	ldr	r2, [pc, #24]	; (8001a10 <HAL_InitTick+0x5c>)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
 80019fc:	e000      	b.n	8001a00 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20000004 	.word	0x20000004
 8001a0c:	2000000c 	.word	0x2000000c
 8001a10:	20000008 	.word	0x20000008

08001a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a18:	4b06      	ldr	r3, [pc, #24]	; (8001a34 <HAL_IncTick+0x20>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b06      	ldr	r3, [pc, #24]	; (8001a38 <HAL_IncTick+0x24>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4413      	add	r3, r2
 8001a24:	4a04      	ldr	r2, [pc, #16]	; (8001a38 <HAL_IncTick+0x24>)
 8001a26:	6013      	str	r3, [r2, #0]
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	2000000c 	.word	0x2000000c
 8001a38:	200003a8 	.word	0x200003a8

08001a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a40:	4b03      	ldr	r3, [pc, #12]	; (8001a50 <HAL_GetTick+0x14>)
 8001a42:	681b      	ldr	r3, [r3, #0]
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	200003a8 	.word	0x200003a8

08001a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a5c:	f7ff ffee 	bl	8001a3c <HAL_GetTick>
 8001a60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a6c:	d005      	beq.n	8001a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <HAL_Delay+0x44>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	461a      	mov	r2, r3
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4413      	add	r3, r2
 8001a78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a7a:	bf00      	nop
 8001a7c:	f7ff ffde 	bl	8001a3c <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	68fa      	ldr	r2, [r7, #12]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d8f7      	bhi.n	8001a7c <HAL_Delay+0x28>
  {
  }
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000000c 	.word	0x2000000c

08001a9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e033      	b.n	8001b1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d109      	bne.n	8001ace <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff fd58 	bl	8001570 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	f003 0310 	and.w	r3, r3, #16
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d118      	bne.n	8001b0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ade:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001ae2:	f023 0302 	bic.w	r3, r3, #2
 8001ae6:	f043 0202 	orr.w	r2, r3, #2
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f000 fa86 	bl	8002000 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	f023 0303 	bic.w	r3, r3, #3
 8001b02:	f043 0201 	orr.w	r2, r3, #1
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	641a      	str	r2, [r3, #64]	; 0x40
 8001b0a:	e001      	b.n	8001b10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
	...

08001b24 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d101      	bne.n	8001b3e <HAL_ADC_Start+0x1a>
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	e097      	b.n	8001c6e <HAL_ADC_Start+0x14a>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2201      	movs	r2, #1
 8001b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d018      	beq.n	8001b86 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	689a      	ldr	r2, [r3, #8]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f042 0201 	orr.w	r2, r2, #1
 8001b62:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b64:	4b45      	ldr	r3, [pc, #276]	; (8001c7c <HAL_ADC_Start+0x158>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a45      	ldr	r2, [pc, #276]	; (8001c80 <HAL_ADC_Start+0x15c>)
 8001b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6e:	0c9a      	lsrs	r2, r3, #18
 8001b70:	4613      	mov	r3, r2
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	4413      	add	r3, r2
 8001b76:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b78:	e002      	b.n	8001b80 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	3b01      	subs	r3, #1
 8001b7e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1f9      	bne.n	8001b7a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d15f      	bne.n	8001c54 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b98:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b9c:	f023 0301 	bic.w	r3, r3, #1
 8001ba0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d007      	beq.n	8001bc6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001bbe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bd2:	d106      	bne.n	8001be2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bd8:	f023 0206 	bic.w	r2, r3, #6
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	645a      	str	r2, [r3, #68]	; 0x44
 8001be0:	e002      	b.n	8001be8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001bf0:	4b24      	ldr	r3, [pc, #144]	; (8001c84 <HAL_ADC_Start+0x160>)
 8001bf2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001bfc:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f003 031f 	and.w	r3, r3, #31
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d10f      	bne.n	8001c2a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d129      	bne.n	8001c6c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	689a      	ldr	r2, [r3, #8]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	e020      	b.n	8001c6c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a16      	ldr	r2, [pc, #88]	; (8001c88 <HAL_ADC_Start+0x164>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d11b      	bne.n	8001c6c <HAL_ADC_Start+0x148>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d114      	bne.n	8001c6c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c50:	609a      	str	r2, [r3, #8]
 8001c52:	e00b      	b.n	8001c6c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c58:	f043 0210 	orr.w	r2, r3, #16
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c64:	f043 0201 	orr.w	r2, r3, #1
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3714      	adds	r7, #20
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	20000004 	.word	0x20000004
 8001c80:	431bde83 	.word	0x431bde83
 8001c84:	40012300 	.word	0x40012300
 8001c88:	40012000 	.word	0x40012000

08001c8c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
 8001c94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ca4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ca8:	d113      	bne.n	8001cd2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001cb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001cb8:	d10b      	bne.n	8001cd2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbe:	f043 0220 	orr.w	r2, r3, #32
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e063      	b.n	8001d9a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001cd2:	f7ff feb3 	bl	8001a3c <HAL_GetTick>
 8001cd6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cd8:	e021      	b.n	8001d1e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce0:	d01d      	beq.n	8001d1e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d007      	beq.n	8001cf8 <HAL_ADC_PollForConversion+0x6c>
 8001ce8:	f7ff fea8 	bl	8001a3c <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	683a      	ldr	r2, [r7, #0]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d212      	bcs.n	8001d1e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d00b      	beq.n	8001d1e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	f043 0204 	orr.w	r2, r3, #4
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e03d      	b.n	8001d9a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d1d6      	bne.n	8001cda <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f06f 0212 	mvn.w	r2, #18
 8001d34:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d123      	bne.n	8001d98 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d11f      	bne.n	8001d98 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d006      	beq.n	8001d74 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d111      	bne.n	8001d98 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d78:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d105      	bne.n	8001d98 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d90:	f043 0201 	orr.w	r2, r3, #1
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001d98:	2300      	movs	r3, #0
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d101      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x1c>
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	e105      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x228>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2b09      	cmp	r3, #9
 8001de6:	d925      	bls.n	8001e34 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	68d9      	ldr	r1, [r3, #12]
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	461a      	mov	r2, r3
 8001df6:	4613      	mov	r3, r2
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	4413      	add	r3, r2
 8001dfc:	3b1e      	subs	r3, #30
 8001dfe:	2207      	movs	r2, #7
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43da      	mvns	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	400a      	ands	r2, r1
 8001e0c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68d9      	ldr	r1, [r3, #12]
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	689a      	ldr	r2, [r3, #8]
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	4618      	mov	r0, r3
 8001e20:	4603      	mov	r3, r0
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4403      	add	r3, r0
 8001e26:	3b1e      	subs	r3, #30
 8001e28:	409a      	lsls	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	e022      	b.n	8001e7a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6919      	ldr	r1, [r3, #16]
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	461a      	mov	r2, r3
 8001e42:	4613      	mov	r3, r2
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	4413      	add	r3, r2
 8001e48:	2207      	movs	r2, #7
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	43da      	mvns	r2, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	400a      	ands	r2, r1
 8001e56:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6919      	ldr	r1, [r3, #16]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	4618      	mov	r0, r3
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	4403      	add	r3, r0
 8001e70:	409a      	lsls	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	430a      	orrs	r2, r1
 8001e78:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b06      	cmp	r3, #6
 8001e80:	d824      	bhi.n	8001ecc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	3b05      	subs	r3, #5
 8001e94:	221f      	movs	r2, #31
 8001e96:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9a:	43da      	mvns	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	400a      	ands	r2, r1
 8001ea2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	685a      	ldr	r2, [r3, #4]
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	009b      	lsls	r3, r3, #2
 8001eba:	4413      	add	r3, r2
 8001ebc:	3b05      	subs	r3, #5
 8001ebe:	fa00 f203 	lsl.w	r2, r0, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	635a      	str	r2, [r3, #52]	; 0x34
 8001eca:	e04c      	b.n	8001f66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	2b0c      	cmp	r3, #12
 8001ed2:	d824      	bhi.n	8001f1e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685a      	ldr	r2, [r3, #4]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	3b23      	subs	r3, #35	; 0x23
 8001ee6:	221f      	movs	r2, #31
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	43da      	mvns	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	400a      	ands	r2, r1
 8001ef4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	b29b      	uxth	r3, r3
 8001f02:	4618      	mov	r0, r3
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3b23      	subs	r3, #35	; 0x23
 8001f10:	fa00 f203 	lsl.w	r2, r0, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f1c:	e023      	b.n	8001f66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	4613      	mov	r3, r2
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3b41      	subs	r3, #65	; 0x41
 8001f30:	221f      	movs	r2, #31
 8001f32:	fa02 f303 	lsl.w	r3, r2, r3
 8001f36:	43da      	mvns	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	400a      	ands	r2, r1
 8001f3e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	4613      	mov	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	4413      	add	r3, r2
 8001f58:	3b41      	subs	r3, #65	; 0x41
 8001f5a:	fa00 f203 	lsl.w	r2, r0, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f66:	4b22      	ldr	r3, [pc, #136]	; (8001ff0 <HAL_ADC_ConfigChannel+0x234>)
 8001f68:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a21      	ldr	r2, [pc, #132]	; (8001ff4 <HAL_ADC_ConfigChannel+0x238>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d109      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x1cc>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b12      	cmp	r3, #18
 8001f7a:	d105      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a19      	ldr	r2, [pc, #100]	; (8001ff4 <HAL_ADC_ConfigChannel+0x238>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d123      	bne.n	8001fda <HAL_ADC_ConfigChannel+0x21e>
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2b10      	cmp	r3, #16
 8001f98:	d003      	beq.n	8001fa2 <HAL_ADC_ConfigChannel+0x1e6>
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2b11      	cmp	r3, #17
 8001fa0:	d11b      	bne.n	8001fda <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b10      	cmp	r3, #16
 8001fb4:	d111      	bne.n	8001fda <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001fb6:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <HAL_ADC_ConfigChannel+0x23c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a10      	ldr	r2, [pc, #64]	; (8001ffc <HAL_ADC_ConfigChannel+0x240>)
 8001fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc0:	0c9a      	lsrs	r2, r3, #18
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fcc:	e002      	b.n	8001fd4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f9      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001fe2:	2300      	movs	r3, #0
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3714      	adds	r7, #20
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr
 8001ff0:	40012300 	.word	0x40012300
 8001ff4:	40012000 	.word	0x40012000
 8001ff8:	20000004 	.word	0x20000004
 8001ffc:	431bde83 	.word	0x431bde83

08002000 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002008:	4b79      	ldr	r3, [pc, #484]	; (80021f0 <ADC_Init+0x1f0>)
 800200a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	685a      	ldr	r2, [r3, #4]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	431a      	orrs	r2, r3
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002034:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	6859      	ldr	r1, [r3, #4]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	021a      	lsls	r2, r3, #8
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	685a      	ldr	r2, [r3, #4]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002058:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	6859      	ldr	r1, [r3, #4]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689a      	ldr	r2, [r3, #8]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	430a      	orrs	r2, r1
 800206a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800207a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6899      	ldr	r1, [r3, #8]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002092:	4a58      	ldr	r2, [pc, #352]	; (80021f4 <ADC_Init+0x1f4>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d022      	beq.n	80020de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6899      	ldr	r1, [r3, #8]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	430a      	orrs	r2, r1
 80020b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689a      	ldr	r2, [r3, #8]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6899      	ldr	r1, [r3, #8]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	430a      	orrs	r2, r1
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	e00f      	b.n	80020fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	689a      	ldr	r2, [r3, #8]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f022 0202 	bic.w	r2, r2, #2
 800210c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6899      	ldr	r1, [r3, #8]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	7e1b      	ldrb	r3, [r3, #24]
 8002118:	005a      	lsls	r2, r3, #1
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d01b      	beq.n	8002164 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800213a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	685a      	ldr	r2, [r3, #4]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800214a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6859      	ldr	r1, [r3, #4]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002156:	3b01      	subs	r3, #1
 8002158:	035a      	lsls	r2, r3, #13
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	430a      	orrs	r2, r1
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	e007      	b.n	8002174 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002172:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002182:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	69db      	ldr	r3, [r3, #28]
 800218e:	3b01      	subs	r3, #1
 8002190:	051a      	lsls	r2, r3, #20
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	430a      	orrs	r2, r1
 8002198:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	689a      	ldr	r2, [r3, #8]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80021a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	6899      	ldr	r1, [r3, #8]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021b6:	025a      	lsls	r2, r3, #9
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	430a      	orrs	r2, r1
 80021be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6899      	ldr	r1, [r3, #8]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	695b      	ldr	r3, [r3, #20]
 80021da:	029a      	lsls	r2, r3, #10
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	609a      	str	r2, [r3, #8]
}
 80021e4:	bf00      	nop
 80021e6:	3714      	adds	r7, #20
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	40012300 	.word	0x40012300
 80021f4:	0f000001 	.word	0x0f000001

080021f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f003 0307 	and.w	r3, r3, #7
 8002206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002208:	4b0c      	ldr	r3, [pc, #48]	; (800223c <__NVIC_SetPriorityGrouping+0x44>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002214:	4013      	ands	r3, r2
 8002216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002220:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800222a:	4a04      	ldr	r2, [pc, #16]	; (800223c <__NVIC_SetPriorityGrouping+0x44>)
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	60d3      	str	r3, [r2, #12]
}
 8002230:	bf00      	nop
 8002232:	3714      	adds	r7, #20
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	e000ed00 	.word	0xe000ed00

08002240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002244:	4b04      	ldr	r3, [pc, #16]	; (8002258 <__NVIC_GetPriorityGrouping+0x18>)
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	0a1b      	lsrs	r3, r3, #8
 800224a:	f003 0307 	and.w	r3, r3, #7
}
 800224e:	4618      	mov	r0, r3
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr
 8002258:	e000ed00 	.word	0xe000ed00

0800225c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	4603      	mov	r3, r0
 8002264:	6039      	str	r1, [r7, #0]
 8002266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226c:	2b00      	cmp	r3, #0
 800226e:	db0a      	blt.n	8002286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	b2da      	uxtb	r2, r3
 8002274:	490c      	ldr	r1, [pc, #48]	; (80022a8 <__NVIC_SetPriority+0x4c>)
 8002276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227a:	0112      	lsls	r2, r2, #4
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	440b      	add	r3, r1
 8002280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002284:	e00a      	b.n	800229c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	b2da      	uxtb	r2, r3
 800228a:	4908      	ldr	r1, [pc, #32]	; (80022ac <__NVIC_SetPriority+0x50>)
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	f003 030f 	and.w	r3, r3, #15
 8002292:	3b04      	subs	r3, #4
 8002294:	0112      	lsls	r2, r2, #4
 8002296:	b2d2      	uxtb	r2, r2
 8002298:	440b      	add	r3, r1
 800229a:	761a      	strb	r2, [r3, #24]
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000e100 	.word	0xe000e100
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b089      	sub	sp, #36	; 0x24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	f1c3 0307 	rsb	r3, r3, #7
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	bf28      	it	cs
 80022ce:	2304      	movcs	r3, #4
 80022d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3304      	adds	r3, #4
 80022d6:	2b06      	cmp	r3, #6
 80022d8:	d902      	bls.n	80022e0 <NVIC_EncodePriority+0x30>
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3b03      	subs	r3, #3
 80022de:	e000      	b.n	80022e2 <NVIC_EncodePriority+0x32>
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e4:	f04f 32ff 	mov.w	r2, #4294967295
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43da      	mvns	r2, r3
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	401a      	ands	r2, r3
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f8:	f04f 31ff 	mov.w	r1, #4294967295
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002302:	43d9      	mvns	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002308:	4313      	orrs	r3, r2
         );
}
 800230a:	4618      	mov	r0, r3
 800230c:	3724      	adds	r7, #36	; 0x24
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	3b01      	subs	r3, #1
 8002324:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002328:	d301      	bcc.n	800232e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800232a:	2301      	movs	r3, #1
 800232c:	e00f      	b.n	800234e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800232e:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <SysTick_Config+0x40>)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3b01      	subs	r3, #1
 8002334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002336:	210f      	movs	r1, #15
 8002338:	f04f 30ff 	mov.w	r0, #4294967295
 800233c:	f7ff ff8e 	bl	800225c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <SysTick_Config+0x40>)
 8002342:	2200      	movs	r2, #0
 8002344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002346:	4b04      	ldr	r3, [pc, #16]	; (8002358 <SysTick_Config+0x40>)
 8002348:	2207      	movs	r2, #7
 800234a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	e000e010 	.word	0xe000e010

0800235c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7ff ff47 	bl	80021f8 <__NVIC_SetPriorityGrouping>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002372:	b580      	push	{r7, lr}
 8002374:	b086      	sub	sp, #24
 8002376:	af00      	add	r7, sp, #0
 8002378:	4603      	mov	r3, r0
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
 800237e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002384:	f7ff ff5c 	bl	8002240 <__NVIC_GetPriorityGrouping>
 8002388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	68b9      	ldr	r1, [r7, #8]
 800238e:	6978      	ldr	r0, [r7, #20]
 8002390:	f7ff ff8e 	bl	80022b0 <NVIC_EncodePriority>
 8002394:	4602      	mov	r2, r0
 8002396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800239a:	4611      	mov	r1, r2
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff ff5d 	bl	800225c <__NVIC_SetPriority>
}
 80023a2:	bf00      	nop
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b082      	sub	sp, #8
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f7ff ffb0 	bl	8002318 <SysTick_Config>
 80023b8:	4603      	mov	r3, r0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
	...

080023c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b089      	sub	sp, #36	; 0x24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023ce:	2300      	movs	r3, #0
 80023d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023da:	2300      	movs	r3, #0
 80023dc:	61fb      	str	r3, [r7, #28]
 80023de:	e159      	b.n	8002694 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023e0:	2201      	movs	r2, #1
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023f4:	693a      	ldr	r2, [r7, #16]
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	429a      	cmp	r2, r3
 80023fa:	f040 8148 	bne.w	800268e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	f003 0303 	and.w	r3, r3, #3
 8002406:	2b01      	cmp	r3, #1
 8002408:	d005      	beq.n	8002416 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002412:	2b02      	cmp	r3, #2
 8002414:	d130      	bne.n	8002478 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	2203      	movs	r2, #3
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4013      	ands	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	69fb      	ldr	r3, [r7, #28]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4313      	orrs	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	69ba      	ldr	r2, [r7, #24]
 8002444:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800244c:	2201      	movs	r2, #1
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	69ba      	ldr	r2, [r7, #24]
 8002458:	4013      	ands	r3, r2
 800245a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	091b      	lsrs	r3, r3, #4
 8002462:	f003 0201 	and.w	r2, r3, #1
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	2b03      	cmp	r3, #3
 8002482:	d017      	beq.n	80024b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	4013      	ands	r3, r2
 800249a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0303 	and.w	r3, r3, #3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d123      	bne.n	8002508 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	08da      	lsrs	r2, r3, #3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3208      	adds	r2, #8
 80024c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	220f      	movs	r2, #15
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4013      	ands	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	08da      	lsrs	r2, r3, #3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3208      	adds	r2, #8
 8002502:	69b9      	ldr	r1, [r7, #24]
 8002504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	2203      	movs	r2, #3
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	4013      	ands	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 0203 	and.w	r2, r3, #3
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	69ba      	ldr	r2, [r7, #24]
 8002532:	4313      	orrs	r3, r2
 8002534:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80a2 	beq.w	800268e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800254a:	2300      	movs	r3, #0
 800254c:	60fb      	str	r3, [r7, #12]
 800254e:	4b57      	ldr	r3, [pc, #348]	; (80026ac <HAL_GPIO_Init+0x2e8>)
 8002550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002552:	4a56      	ldr	r2, [pc, #344]	; (80026ac <HAL_GPIO_Init+0x2e8>)
 8002554:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002558:	6453      	str	r3, [r2, #68]	; 0x44
 800255a:	4b54      	ldr	r3, [pc, #336]	; (80026ac <HAL_GPIO_Init+0x2e8>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002566:	4a52      	ldr	r2, [pc, #328]	; (80026b0 <HAL_GPIO_Init+0x2ec>)
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	089b      	lsrs	r3, r3, #2
 800256c:	3302      	adds	r3, #2
 800256e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002572:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	f003 0303 	and.w	r3, r3, #3
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	220f      	movs	r2, #15
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	43db      	mvns	r3, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4013      	ands	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a49      	ldr	r2, [pc, #292]	; (80026b4 <HAL_GPIO_Init+0x2f0>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d019      	beq.n	80025c6 <HAL_GPIO_Init+0x202>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a48      	ldr	r2, [pc, #288]	; (80026b8 <HAL_GPIO_Init+0x2f4>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d013      	beq.n	80025c2 <HAL_GPIO_Init+0x1fe>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a47      	ldr	r2, [pc, #284]	; (80026bc <HAL_GPIO_Init+0x2f8>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d00d      	beq.n	80025be <HAL_GPIO_Init+0x1fa>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a46      	ldr	r2, [pc, #280]	; (80026c0 <HAL_GPIO_Init+0x2fc>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d007      	beq.n	80025ba <HAL_GPIO_Init+0x1f6>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a45      	ldr	r2, [pc, #276]	; (80026c4 <HAL_GPIO_Init+0x300>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d101      	bne.n	80025b6 <HAL_GPIO_Init+0x1f2>
 80025b2:	2304      	movs	r3, #4
 80025b4:	e008      	b.n	80025c8 <HAL_GPIO_Init+0x204>
 80025b6:	2307      	movs	r3, #7
 80025b8:	e006      	b.n	80025c8 <HAL_GPIO_Init+0x204>
 80025ba:	2303      	movs	r3, #3
 80025bc:	e004      	b.n	80025c8 <HAL_GPIO_Init+0x204>
 80025be:	2302      	movs	r3, #2
 80025c0:	e002      	b.n	80025c8 <HAL_GPIO_Init+0x204>
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <HAL_GPIO_Init+0x204>
 80025c6:	2300      	movs	r3, #0
 80025c8:	69fa      	ldr	r2, [r7, #28]
 80025ca:	f002 0203 	and.w	r2, r2, #3
 80025ce:	0092      	lsls	r2, r2, #2
 80025d0:	4093      	lsls	r3, r2
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025d8:	4935      	ldr	r1, [pc, #212]	; (80026b0 <HAL_GPIO_Init+0x2ec>)
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	089b      	lsrs	r3, r3, #2
 80025de:	3302      	adds	r3, #2
 80025e0:	69ba      	ldr	r2, [r7, #24]
 80025e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025e6:	4b38      	ldr	r3, [pc, #224]	; (80026c8 <HAL_GPIO_Init+0x304>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	43db      	mvns	r3, r3
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	4013      	ands	r3, r2
 80025f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d003      	beq.n	800260a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	4313      	orrs	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800260a:	4a2f      	ldr	r2, [pc, #188]	; (80026c8 <HAL_GPIO_Init+0x304>)
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002610:	4b2d      	ldr	r3, [pc, #180]	; (80026c8 <HAL_GPIO_Init+0x304>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	43db      	mvns	r3, r3
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	4013      	ands	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d003      	beq.n	8002634 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	4313      	orrs	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002634:	4a24      	ldr	r2, [pc, #144]	; (80026c8 <HAL_GPIO_Init+0x304>)
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800263a:	4b23      	ldr	r3, [pc, #140]	; (80026c8 <HAL_GPIO_Init+0x304>)
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	43db      	mvns	r3, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4013      	ands	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d003      	beq.n	800265e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	4313      	orrs	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800265e:	4a1a      	ldr	r2, [pc, #104]	; (80026c8 <HAL_GPIO_Init+0x304>)
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002664:	4b18      	ldr	r3, [pc, #96]	; (80026c8 <HAL_GPIO_Init+0x304>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	43db      	mvns	r3, r3
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	4013      	ands	r3, r2
 8002672:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	4313      	orrs	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002688:	4a0f      	ldr	r2, [pc, #60]	; (80026c8 <HAL_GPIO_Init+0x304>)
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	3301      	adds	r3, #1
 8002692:	61fb      	str	r3, [r7, #28]
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	2b0f      	cmp	r3, #15
 8002698:	f67f aea2 	bls.w	80023e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800269c:	bf00      	nop
 800269e:	bf00      	nop
 80026a0:	3724      	adds	r7, #36	; 0x24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40013800 	.word	0x40013800
 80026b4:	40020000 	.word	0x40020000
 80026b8:	40020400 	.word	0x40020400
 80026bc:	40020800 	.word	0x40020800
 80026c0:	40020c00 	.word	0x40020c00
 80026c4:	40021000 	.word	0x40021000
 80026c8:	40013c00 	.word	0x40013c00

080026cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	460b      	mov	r3, r1
 80026d6:	807b      	strh	r3, [r7, #2]
 80026d8:	4613      	mov	r3, r2
 80026da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026dc:	787b      	ldrb	r3, [r7, #1]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026e2:	887a      	ldrh	r2, [r7, #2]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026e8:	e003      	b.n	80026f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026ea:	887b      	ldrh	r3, [r7, #2]
 80026ec:	041a      	lsls	r2, r3, #16
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	619a      	str	r2, [r3, #24]
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
	...

08002700 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e12b      	b.n	800296a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002718:	b2db      	uxtb	r3, r3
 800271a:	2b00      	cmp	r3, #0
 800271c:	d106      	bne.n	800272c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f7fe ff66 	bl	80015f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2224      	movs	r2, #36	; 0x24
 8002730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 0201 	bic.w	r2, r2, #1
 8002742:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002752:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002762:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002764:	f001 fd1a 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8002768:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	4a81      	ldr	r2, [pc, #516]	; (8002974 <HAL_I2C_Init+0x274>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d807      	bhi.n	8002784 <HAL_I2C_Init+0x84>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	4a80      	ldr	r2, [pc, #512]	; (8002978 <HAL_I2C_Init+0x278>)
 8002778:	4293      	cmp	r3, r2
 800277a:	bf94      	ite	ls
 800277c:	2301      	movls	r3, #1
 800277e:	2300      	movhi	r3, #0
 8002780:	b2db      	uxtb	r3, r3
 8002782:	e006      	b.n	8002792 <HAL_I2C_Init+0x92>
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4a7d      	ldr	r2, [pc, #500]	; (800297c <HAL_I2C_Init+0x27c>)
 8002788:	4293      	cmp	r3, r2
 800278a:	bf94      	ite	ls
 800278c:	2301      	movls	r3, #1
 800278e:	2300      	movhi	r3, #0
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e0e7      	b.n	800296a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	4a78      	ldr	r2, [pc, #480]	; (8002980 <HAL_I2C_Init+0x280>)
 800279e:	fba2 2303 	umull	r2, r3, r2, r3
 80027a2:	0c9b      	lsrs	r3, r3, #18
 80027a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	68ba      	ldr	r2, [r7, #8]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6a1b      	ldr	r3, [r3, #32]
 80027c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	4a6a      	ldr	r2, [pc, #424]	; (8002974 <HAL_I2C_Init+0x274>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d802      	bhi.n	80027d4 <HAL_I2C_Init+0xd4>
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	3301      	adds	r3, #1
 80027d2:	e009      	b.n	80027e8 <HAL_I2C_Init+0xe8>
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027da:	fb02 f303 	mul.w	r3, r2, r3
 80027de:	4a69      	ldr	r2, [pc, #420]	; (8002984 <HAL_I2C_Init+0x284>)
 80027e0:	fba2 2303 	umull	r2, r3, r2, r3
 80027e4:	099b      	lsrs	r3, r3, #6
 80027e6:	3301      	adds	r3, #1
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	430b      	orrs	r3, r1
 80027ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80027fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	495c      	ldr	r1, [pc, #368]	; (8002974 <HAL_I2C_Init+0x274>)
 8002804:	428b      	cmp	r3, r1
 8002806:	d819      	bhi.n	800283c <HAL_I2C_Init+0x13c>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	1e59      	subs	r1, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	005b      	lsls	r3, r3, #1
 8002812:	fbb1 f3f3 	udiv	r3, r1, r3
 8002816:	1c59      	adds	r1, r3, #1
 8002818:	f640 73fc 	movw	r3, #4092	; 0xffc
 800281c:	400b      	ands	r3, r1
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00a      	beq.n	8002838 <HAL_I2C_Init+0x138>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	1e59      	subs	r1, r3, #1
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002830:	3301      	adds	r3, #1
 8002832:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002836:	e051      	b.n	80028dc <HAL_I2C_Init+0x1dc>
 8002838:	2304      	movs	r3, #4
 800283a:	e04f      	b.n	80028dc <HAL_I2C_Init+0x1dc>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d111      	bne.n	8002868 <HAL_I2C_Init+0x168>
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	1e58      	subs	r0, r3, #1
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6859      	ldr	r1, [r3, #4]
 800284c:	460b      	mov	r3, r1
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	440b      	add	r3, r1
 8002852:	fbb0 f3f3 	udiv	r3, r0, r3
 8002856:	3301      	adds	r3, #1
 8002858:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800285c:	2b00      	cmp	r3, #0
 800285e:	bf0c      	ite	eq
 8002860:	2301      	moveq	r3, #1
 8002862:	2300      	movne	r3, #0
 8002864:	b2db      	uxtb	r3, r3
 8002866:	e012      	b.n	800288e <HAL_I2C_Init+0x18e>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	1e58      	subs	r0, r3, #1
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6859      	ldr	r1, [r3, #4]
 8002870:	460b      	mov	r3, r1
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	440b      	add	r3, r1
 8002876:	0099      	lsls	r1, r3, #2
 8002878:	440b      	add	r3, r1
 800287a:	fbb0 f3f3 	udiv	r3, r0, r3
 800287e:	3301      	adds	r3, #1
 8002880:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002884:	2b00      	cmp	r3, #0
 8002886:	bf0c      	ite	eq
 8002888:	2301      	moveq	r3, #1
 800288a:	2300      	movne	r3, #0
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <HAL_I2C_Init+0x196>
 8002892:	2301      	movs	r3, #1
 8002894:	e022      	b.n	80028dc <HAL_I2C_Init+0x1dc>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10e      	bne.n	80028bc <HAL_I2C_Init+0x1bc>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	1e58      	subs	r0, r3, #1
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6859      	ldr	r1, [r3, #4]
 80028a6:	460b      	mov	r3, r1
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	440b      	add	r3, r1
 80028ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80028b0:	3301      	adds	r3, #1
 80028b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80028ba:	e00f      	b.n	80028dc <HAL_I2C_Init+0x1dc>
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	1e58      	subs	r0, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6859      	ldr	r1, [r3, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	440b      	add	r3, r1
 80028ca:	0099      	lsls	r1, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80028d2:	3301      	adds	r3, #1
 80028d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80028dc:	6879      	ldr	r1, [r7, #4]
 80028de:	6809      	ldr	r1, [r1, #0]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	69da      	ldr	r2, [r3, #28]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	430a      	orrs	r2, r1
 80028fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800290a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	6911      	ldr	r1, [r2, #16]
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	68d2      	ldr	r2, [r2, #12]
 8002916:	4311      	orrs	r1, r2
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	6812      	ldr	r2, [r2, #0]
 800291c:	430b      	orrs	r3, r1
 800291e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68db      	ldr	r3, [r3, #12]
 8002926:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	695a      	ldr	r2, [r3, #20]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	699b      	ldr	r3, [r3, #24]
 8002932:	431a      	orrs	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2220      	movs	r2, #32
 8002956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	000186a0 	.word	0x000186a0
 8002978:	001e847f 	.word	0x001e847f
 800297c:	003d08ff 	.word	0x003d08ff
 8002980:	431bde83 	.word	0x431bde83
 8002984:	10624dd3 	.word	0x10624dd3

08002988 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b088      	sub	sp, #32
 800298c:	af02      	add	r7, sp, #8
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	607a      	str	r2, [r7, #4]
 8002992:	461a      	mov	r2, r3
 8002994:	460b      	mov	r3, r1
 8002996:	817b      	strh	r3, [r7, #10]
 8002998:	4613      	mov	r3, r2
 800299a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800299c:	f7ff f84e 	bl	8001a3c <HAL_GetTick>
 80029a0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	2b20      	cmp	r3, #32
 80029ac:	f040 80e0 	bne.w	8002b70 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	2319      	movs	r3, #25
 80029b6:	2201      	movs	r2, #1
 80029b8:	4970      	ldr	r1, [pc, #448]	; (8002b7c <HAL_I2C_Master_Transmit+0x1f4>)
 80029ba:	68f8      	ldr	r0, [r7, #12]
 80029bc:	f000 fda0 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029c6:	2302      	movs	r3, #2
 80029c8:	e0d3      	b.n	8002b72 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d101      	bne.n	80029d8 <HAL_I2C_Master_Transmit+0x50>
 80029d4:	2302      	movs	r3, #2
 80029d6:	e0cc      	b.n	8002b72 <HAL_I2C_Master_Transmit+0x1ea>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d007      	beq.n	80029fe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f042 0201 	orr.w	r2, r2, #1
 80029fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a0c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2221      	movs	r2, #33	; 0x21
 8002a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2210      	movs	r2, #16
 8002a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	893a      	ldrh	r2, [r7, #8]
 8002a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a34:	b29a      	uxth	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	4a50      	ldr	r2, [pc, #320]	; (8002b80 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a3e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a40:	8979      	ldrh	r1, [r7, #10]
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	6a3a      	ldr	r2, [r7, #32]
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f000 fbf0 	bl	800322c <I2C_MasterRequestWrite>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e08d      	b.n	8002b72 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a56:	2300      	movs	r3, #0
 8002a58:	613b      	str	r3, [r7, #16]
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	695b      	ldr	r3, [r3, #20]
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	613b      	str	r3, [r7, #16]
 8002a6a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a6c:	e066      	b.n	8002b3c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	6a39      	ldr	r1, [r7, #32]
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 fe1a 	bl	80036ac <I2C_WaitOnTXEFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00d      	beq.n	8002a9a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a82:	2b04      	cmp	r3, #4
 8002a84:	d107      	bne.n	8002a96 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e06b      	b.n	8002b72 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	781a      	ldrb	r2, [r3, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	1c5a      	adds	r2, r3, #1
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	f003 0304 	and.w	r3, r3, #4
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d11b      	bne.n	8002b10 <HAL_I2C_Master_Transmit+0x188>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d017      	beq.n	8002b10 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	781a      	ldrb	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af0:	1c5a      	adds	r2, r3, #1
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	b29a      	uxth	r2, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	6a39      	ldr	r1, [r7, #32]
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f000 fe0a 	bl	800372e <I2C_WaitOnBTFFlagUntilTimeout>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00d      	beq.n	8002b3c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b24:	2b04      	cmp	r3, #4
 8002b26:	d107      	bne.n	8002b38 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b36:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e01a      	b.n	8002b72 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d194      	bne.n	8002a6e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2220      	movs	r2, #32
 8002b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	e000      	b.n	8002b72 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b70:	2302      	movs	r3, #2
  }
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3718      	adds	r7, #24
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	00100002 	.word	0x00100002
 8002b80:	ffff0000 	.word	0xffff0000

08002b84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08c      	sub	sp, #48	; 0x30
 8002b88:	af02      	add	r7, sp, #8
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	4608      	mov	r0, r1
 8002b8e:	4611      	mov	r1, r2
 8002b90:	461a      	mov	r2, r3
 8002b92:	4603      	mov	r3, r0
 8002b94:	817b      	strh	r3, [r7, #10]
 8002b96:	460b      	mov	r3, r1
 8002b98:	813b      	strh	r3, [r7, #8]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b9e:	f7fe ff4d 	bl	8001a3c <HAL_GetTick>
 8002ba2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b20      	cmp	r3, #32
 8002bae:	f040 8208 	bne.w	8002fc2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	2319      	movs	r3, #25
 8002bb8:	2201      	movs	r2, #1
 8002bba:	497b      	ldr	r1, [pc, #492]	; (8002da8 <HAL_I2C_Mem_Read+0x224>)
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 fc9f 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e1fb      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d101      	bne.n	8002bda <HAL_I2C_Mem_Read+0x56>
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	e1f4      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0301 	and.w	r3, r3, #1
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d007      	beq.n	8002c00 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f042 0201 	orr.w	r2, r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2222      	movs	r2, #34	; 0x22
 8002c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2240      	movs	r2, #64	; 0x40
 8002c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002c30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	4a5b      	ldr	r2, [pc, #364]	; (8002dac <HAL_I2C_Mem_Read+0x228>)
 8002c40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002c42:	88f8      	ldrh	r0, [r7, #6]
 8002c44:	893a      	ldrh	r2, [r7, #8]
 8002c46:	8979      	ldrh	r1, [r7, #10]
 8002c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4a:	9301      	str	r3, [sp, #4]
 8002c4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	4603      	mov	r3, r0
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f000 fb6c 	bl	8003330 <I2C_RequestMemoryRead>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e1b0      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d113      	bne.n	8002c92 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	623b      	str	r3, [r7, #32]
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	695b      	ldr	r3, [r3, #20]
 8002c74:	623b      	str	r3, [r7, #32]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	623b      	str	r3, [r7, #32]
 8002c7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	e184      	b.n	8002f9c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d11b      	bne.n	8002cd2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ca8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695b      	ldr	r3, [r3, #20]
 8002cb4:	61fb      	str	r3, [r7, #28]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	61fb      	str	r3, [r7, #28]
 8002cbe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	e164      	b.n	8002f9c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d11b      	bne.n	8002d12 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ce8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002cf8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61bb      	str	r3, [r7, #24]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	695b      	ldr	r3, [r3, #20]
 8002d04:	61bb      	str	r3, [r7, #24]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	61bb      	str	r3, [r7, #24]
 8002d0e:	69bb      	ldr	r3, [r7, #24]
 8002d10:	e144      	b.n	8002f9c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d12:	2300      	movs	r3, #0
 8002d14:	617b      	str	r3, [r7, #20]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	695b      	ldr	r3, [r3, #20]
 8002d1c:	617b      	str	r3, [r7, #20]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	617b      	str	r3, [r7, #20]
 8002d26:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002d28:	e138      	b.n	8002f9c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d2e:	2b03      	cmp	r3, #3
 8002d30:	f200 80f1 	bhi.w	8002f16 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d123      	bne.n	8002d84 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 fd35 	bl	80037b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e139      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	691a      	ldr	r2, [r3, #16]
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d5a:	b2d2      	uxtb	r2, r2
 8002d5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d62:	1c5a      	adds	r2, r3, #1
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	3b01      	subs	r3, #1
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d82:	e10b      	b.n	8002f9c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d14e      	bne.n	8002e2a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d92:	2200      	movs	r2, #0
 8002d94:	4906      	ldr	r1, [pc, #24]	; (8002db0 <HAL_I2C_Mem_Read+0x22c>)
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 fbb2 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d008      	beq.n	8002db4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e10e      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
 8002da6:	bf00      	nop
 8002da8:	00100002 	.word	0x00100002
 8002dac:	ffff0000 	.word	0xffff0000
 8002db0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	691a      	ldr	r2, [r3, #16]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002de0:	3b01      	subs	r3, #1
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3b01      	subs	r3, #1
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	691a      	ldr	r2, [r3, #16]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e00:	b2d2      	uxtb	r2, r2
 8002e02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e08:	1c5a      	adds	r2, r3, #1
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e12:	3b01      	subs	r3, #1
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	3b01      	subs	r3, #1
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e28:	e0b8      	b.n	8002f9c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e30:	2200      	movs	r2, #0
 8002e32:	4966      	ldr	r1, [pc, #408]	; (8002fcc <HAL_I2C_Mem_Read+0x448>)
 8002e34:	68f8      	ldr	r0, [r7, #12]
 8002e36:	f000 fb63 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d001      	beq.n	8002e44 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e0bf      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	691a      	ldr	r2, [r3, #16]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e66:	1c5a      	adds	r2, r3, #1
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e70:	3b01      	subs	r3, #1
 8002e72:	b29a      	uxth	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	494f      	ldr	r1, [pc, #316]	; (8002fcc <HAL_I2C_Mem_Read+0x448>)
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 fb35 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e091      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002eae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	691a      	ldr	r2, [r3, #16]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eba:	b2d2      	uxtb	r2, r2
 8002ebc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	3b01      	subs	r3, #1
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	691a      	ldr	r2, [r3, #16]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eec:	b2d2      	uxtb	r2, r2
 8002eee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef4:	1c5a      	adds	r2, r3, #1
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efe:	3b01      	subs	r3, #1
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f14:	e042      	b.n	8002f9c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f18:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 fc48 	bl	80037b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e04c      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	691a      	ldr	r2, [r3, #16]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f34:	b2d2      	uxtb	r2, r2
 8002f36:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3c:	1c5a      	adds	r2, r3, #1
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f46:	3b01      	subs	r3, #1
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b29a      	uxth	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	f003 0304 	and.w	r3, r3, #4
 8002f66:	2b04      	cmp	r3, #4
 8002f68:	d118      	bne.n	8002f9c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	691a      	ldr	r2, [r3, #16]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	b2d2      	uxtb	r2, r2
 8002f76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7c:	1c5a      	adds	r2, r3, #1
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	3b01      	subs	r3, #1
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f47f aec2 	bne.w	8002d2a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	e000      	b.n	8002fc4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002fc2:	2302      	movs	r3, #2
  }
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3728      	adds	r7, #40	; 0x28
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	00010004 	.word	0x00010004

08002fd0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b08a      	sub	sp, #40	; 0x28
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	607a      	str	r2, [r7, #4]
 8002fda:	603b      	str	r3, [r7, #0]
 8002fdc:	460b      	mov	r3, r1
 8002fde:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002fe0:	f7fe fd2c 	bl	8001a3c <HAL_GetTick>
 8002fe4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b20      	cmp	r3, #32
 8002ff4:	f040 8111 	bne.w	800321a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	2319      	movs	r3, #25
 8002ffe:	2201      	movs	r2, #1
 8003000:	4988      	ldr	r1, [pc, #544]	; (8003224 <HAL_I2C_IsDeviceReady+0x254>)
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	f000 fa7c 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800300e:	2302      	movs	r3, #2
 8003010:	e104      	b.n	800321c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_I2C_IsDeviceReady+0x50>
 800301c:	2302      	movs	r3, #2
 800301e:	e0fd      	b.n	800321c <HAL_I2C_IsDeviceReady+0x24c>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0301 	and.w	r3, r3, #1
 8003032:	2b01      	cmp	r3, #1
 8003034:	d007      	beq.n	8003046 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f042 0201 	orr.w	r2, r2, #1
 8003044:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003054:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2224      	movs	r2, #36	; 0x24
 800305a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4a70      	ldr	r2, [pc, #448]	; (8003228 <HAL_I2C_IsDeviceReady+0x258>)
 8003068:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003078:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	2200      	movs	r2, #0
 8003082:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003086:	68f8      	ldr	r0, [r7, #12]
 8003088:	f000 fa3a 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00d      	beq.n	80030ae <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a0:	d103      	bne.n	80030aa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030a8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e0b6      	b.n	800321c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030ae:	897b      	ldrh	r3, [r7, #10]
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	461a      	mov	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80030bc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80030be:	f7fe fcbd 	bl	8001a3c <HAL_GetTick>
 80030c2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	bf0c      	ite	eq
 80030d2:	2301      	moveq	r3, #1
 80030d4:	2300      	movne	r3, #0
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030e8:	bf0c      	ite	eq
 80030ea:	2301      	moveq	r3, #1
 80030ec:	2300      	movne	r3, #0
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80030f2:	e025      	b.n	8003140 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80030f4:	f7fe fca2 	bl	8001a3c <HAL_GetTick>
 80030f8:	4602      	mov	r2, r0
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	683a      	ldr	r2, [r7, #0]
 8003100:	429a      	cmp	r2, r3
 8003102:	d302      	bcc.n	800310a <HAL_I2C_IsDeviceReady+0x13a>
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d103      	bne.n	8003112 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	22a0      	movs	r2, #160	; 0xa0
 800310e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	695b      	ldr	r3, [r3, #20]
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b02      	cmp	r3, #2
 800311e:	bf0c      	ite	eq
 8003120:	2301      	moveq	r3, #1
 8003122:	2300      	movne	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003132:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003136:	bf0c      	ite	eq
 8003138:	2301      	moveq	r3, #1
 800313a:	2300      	movne	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2ba0      	cmp	r3, #160	; 0xa0
 800314a:	d005      	beq.n	8003158 <HAL_I2C_IsDeviceReady+0x188>
 800314c:	7dfb      	ldrb	r3, [r7, #23]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d102      	bne.n	8003158 <HAL_I2C_IsDeviceReady+0x188>
 8003152:	7dbb      	ldrb	r3, [r7, #22]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0cd      	beq.n	80030f4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2220      	movs	r2, #32
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b02      	cmp	r3, #2
 800316c:	d129      	bne.n	80031c2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800317c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317e:	2300      	movs	r3, #0
 8003180:	613b      	str	r3, [r7, #16]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695b      	ldr	r3, [r3, #20]
 8003188:	613b      	str	r3, [r7, #16]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	699b      	ldr	r3, [r3, #24]
 8003190:	613b      	str	r3, [r7, #16]
 8003192:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	9300      	str	r3, [sp, #0]
 8003198:	2319      	movs	r3, #25
 800319a:	2201      	movs	r2, #1
 800319c:	4921      	ldr	r1, [pc, #132]	; (8003224 <HAL_I2C_IsDeviceReady+0x254>)
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f000 f9ae 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e036      	b.n	800321c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2220      	movs	r2, #32
 80031b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80031be:	2300      	movs	r3, #0
 80031c0:	e02c      	b.n	800321c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031d0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80031da:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	9300      	str	r3, [sp, #0]
 80031e0:	2319      	movs	r3, #25
 80031e2:	2201      	movs	r2, #1
 80031e4:	490f      	ldr	r1, [pc, #60]	; (8003224 <HAL_I2C_IsDeviceReady+0x254>)
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f000 f98a 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e012      	b.n	800321c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	3301      	adds	r3, #1
 80031fa:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	429a      	cmp	r2, r3
 8003202:	f4ff af32 	bcc.w	800306a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2220      	movs	r2, #32
 800320a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800321a:	2302      	movs	r3, #2
  }
}
 800321c:	4618      	mov	r0, r3
 800321e:	3720      	adds	r7, #32
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	00100002 	.word	0x00100002
 8003228:	ffff0000 	.word	0xffff0000

0800322c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af02      	add	r7, sp, #8
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	607a      	str	r2, [r7, #4]
 8003236:	603b      	str	r3, [r7, #0]
 8003238:	460b      	mov	r3, r1
 800323a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003240:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2b08      	cmp	r3, #8
 8003246:	d006      	beq.n	8003256 <I2C_MasterRequestWrite+0x2a>
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d003      	beq.n	8003256 <I2C_MasterRequestWrite+0x2a>
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003254:	d108      	bne.n	8003268 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003264:	601a      	str	r2, [r3, #0]
 8003266:	e00b      	b.n	8003280 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326c:	2b12      	cmp	r3, #18
 800326e:	d107      	bne.n	8003280 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800327e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	9300      	str	r3, [sp, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f937 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 8003292:	4603      	mov	r3, r0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00d      	beq.n	80032b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032a6:	d103      	bne.n	80032b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e035      	b.n	8003320 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032bc:	d108      	bne.n	80032d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032be:	897b      	ldrh	r3, [r7, #10]
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	461a      	mov	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80032cc:	611a      	str	r2, [r3, #16]
 80032ce:	e01b      	b.n	8003308 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032d0:	897b      	ldrh	r3, [r7, #10]
 80032d2:	11db      	asrs	r3, r3, #7
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	f003 0306 	and.w	r3, r3, #6
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	f063 030f 	orn	r3, r3, #15
 80032e0:	b2da      	uxtb	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	490e      	ldr	r1, [pc, #56]	; (8003328 <I2C_MasterRequestWrite+0xfc>)
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	f000 f95d 	bl	80035ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e010      	b.n	8003320 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80032fe:	897b      	ldrh	r3, [r7, #10]
 8003300:	b2da      	uxtb	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	4907      	ldr	r1, [pc, #28]	; (800332c <I2C_MasterRequestWrite+0x100>)
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f000 f94d 	bl	80035ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800331a:	2301      	movs	r3, #1
 800331c:	e000      	b.n	8003320 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3718      	adds	r7, #24
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	00010008 	.word	0x00010008
 800332c:	00010002 	.word	0x00010002

08003330 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b088      	sub	sp, #32
 8003334:	af02      	add	r7, sp, #8
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	4608      	mov	r0, r1
 800333a:	4611      	mov	r1, r2
 800333c:	461a      	mov	r2, r3
 800333e:	4603      	mov	r3, r0
 8003340:	817b      	strh	r3, [r7, #10]
 8003342:	460b      	mov	r3, r1
 8003344:	813b      	strh	r3, [r7, #8]
 8003346:	4613      	mov	r3, r2
 8003348:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003358:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003368:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800336a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	6a3b      	ldr	r3, [r7, #32]
 8003370:	2200      	movs	r2, #0
 8003372:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f000 f8c2 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00d      	beq.n	800339e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800338c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003390:	d103      	bne.n	800339a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003398:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e0aa      	b.n	80034f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800339e:	897b      	ldrh	r3, [r7, #10]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	461a      	mov	r2, r3
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80033ac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b0:	6a3a      	ldr	r2, [r7, #32]
 80033b2:	4952      	ldr	r1, [pc, #328]	; (80034fc <I2C_RequestMemoryRead+0x1cc>)
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f000 f8fa 	bl	80035ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d001      	beq.n	80033c4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e097      	b.n	80034f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	617b      	str	r3, [r7, #20]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	617b      	str	r3, [r7, #20]
 80033d8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033dc:	6a39      	ldr	r1, [r7, #32]
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 f964 	bl	80036ac <I2C_WaitOnTXEFlagUntilTimeout>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00d      	beq.n	8003406 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	2b04      	cmp	r3, #4
 80033f0:	d107      	bne.n	8003402 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003400:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e076      	b.n	80034f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d105      	bne.n	8003418 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800340c:	893b      	ldrh	r3, [r7, #8]
 800340e:	b2da      	uxtb	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	611a      	str	r2, [r3, #16]
 8003416:	e021      	b.n	800345c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003418:	893b      	ldrh	r3, [r7, #8]
 800341a:	0a1b      	lsrs	r3, r3, #8
 800341c:	b29b      	uxth	r3, r3
 800341e:	b2da      	uxtb	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003428:	6a39      	ldr	r1, [r7, #32]
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f93e 	bl	80036ac <I2C_WaitOnTXEFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00d      	beq.n	8003452 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	2b04      	cmp	r3, #4
 800343c:	d107      	bne.n	800344e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800344c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e050      	b.n	80034f4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003452:	893b      	ldrh	r3, [r7, #8]
 8003454:	b2da      	uxtb	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800345c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800345e:	6a39      	ldr	r1, [r7, #32]
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f000 f923 	bl	80036ac <I2C_WaitOnTXEFlagUntilTimeout>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00d      	beq.n	8003488 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003470:	2b04      	cmp	r3, #4
 8003472:	d107      	bne.n	8003484 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003482:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e035      	b.n	80034f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003496:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	6a3b      	ldr	r3, [r7, #32]
 800349e:	2200      	movs	r2, #0
 80034a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 f82b 	bl	8003500 <I2C_WaitOnFlagUntilTimeout>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00d      	beq.n	80034cc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034be:	d103      	bne.n	80034c8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80034c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e013      	b.n	80034f4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80034cc:	897b      	ldrh	r3, [r7, #10]
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	b2da      	uxtb	r2, r3
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034de:	6a3a      	ldr	r2, [r7, #32]
 80034e0:	4906      	ldr	r1, [pc, #24]	; (80034fc <I2C_RequestMemoryRead+0x1cc>)
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 f863 	bl	80035ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e000      	b.n	80034f4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3718      	adds	r7, #24
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	00010002 	.word	0x00010002

08003500 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b084      	sub	sp, #16
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	4613      	mov	r3, r2
 800350e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003510:	e025      	b.n	800355e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003518:	d021      	beq.n	800355e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800351a:	f7fe fa8f 	bl	8001a3c <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	683a      	ldr	r2, [r7, #0]
 8003526:	429a      	cmp	r2, r3
 8003528:	d302      	bcc.n	8003530 <I2C_WaitOnFlagUntilTimeout+0x30>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d116      	bne.n	800355e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354a:	f043 0220 	orr.w	r2, r3, #32
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e023      	b.n	80035a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	0c1b      	lsrs	r3, r3, #16
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b01      	cmp	r3, #1
 8003566:	d10d      	bne.n	8003584 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	43da      	mvns	r2, r3
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	4013      	ands	r3, r2
 8003574:	b29b      	uxth	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	bf0c      	ite	eq
 800357a:	2301      	moveq	r3, #1
 800357c:	2300      	movne	r3, #0
 800357e:	b2db      	uxtb	r3, r3
 8003580:	461a      	mov	r2, r3
 8003582:	e00c      	b.n	800359e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	43da      	mvns	r2, r3
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4013      	ands	r3, r2
 8003590:	b29b      	uxth	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	bf0c      	ite	eq
 8003596:	2301      	moveq	r3, #1
 8003598:	2300      	movne	r3, #0
 800359a:	b2db      	uxtb	r3, r3
 800359c:	461a      	mov	r2, r3
 800359e:	79fb      	ldrb	r3, [r7, #7]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d0b6      	beq.n	8003512 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b084      	sub	sp, #16
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	60f8      	str	r0, [r7, #12]
 80035b6:	60b9      	str	r1, [r7, #8]
 80035b8:	607a      	str	r2, [r7, #4]
 80035ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035bc:	e051      	b.n	8003662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035cc:	d123      	bne.n	8003616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2220      	movs	r2, #32
 80035f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003602:	f043 0204 	orr.w	r2, r3, #4
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e046      	b.n	80036a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800361c:	d021      	beq.n	8003662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800361e:	f7fe fa0d 	bl	8001a3c <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	429a      	cmp	r2, r3
 800362c:	d302      	bcc.n	8003634 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d116      	bne.n	8003662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364e:	f043 0220 	orr.w	r2, r3, #32
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e020      	b.n	80036a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	0c1b      	lsrs	r3, r3, #16
 8003666:	b2db      	uxtb	r3, r3
 8003668:	2b01      	cmp	r3, #1
 800366a:	d10c      	bne.n	8003686 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	43da      	mvns	r2, r3
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4013      	ands	r3, r2
 8003678:	b29b      	uxth	r3, r3
 800367a:	2b00      	cmp	r3, #0
 800367c:	bf14      	ite	ne
 800367e:	2301      	movne	r3, #1
 8003680:	2300      	moveq	r3, #0
 8003682:	b2db      	uxtb	r3, r3
 8003684:	e00b      	b.n	800369e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	699b      	ldr	r3, [r3, #24]
 800368c:	43da      	mvns	r2, r3
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	4013      	ands	r3, r2
 8003692:	b29b      	uxth	r3, r3
 8003694:	2b00      	cmp	r3, #0
 8003696:	bf14      	ite	ne
 8003698:	2301      	movne	r3, #1
 800369a:	2300      	moveq	r3, #0
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d18d      	bne.n	80035be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036b8:	e02d      	b.n	8003716 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f8ce 	bl	800385c <I2C_IsAcknowledgeFailed>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e02d      	b.n	8003726 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d0:	d021      	beq.n	8003716 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036d2:	f7fe f9b3 	bl	8001a3c <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d302      	bcc.n	80036e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d116      	bne.n	8003716 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2220      	movs	r2, #32
 80036f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003702:	f043 0220 	orr.w	r2, r3, #32
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e007      	b.n	8003726 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	695b      	ldr	r3, [r3, #20]
 800371c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003720:	2b80      	cmp	r3, #128	; 0x80
 8003722:	d1ca      	bne.n	80036ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b084      	sub	sp, #16
 8003732:	af00      	add	r7, sp, #0
 8003734:	60f8      	str	r0, [r7, #12]
 8003736:	60b9      	str	r1, [r7, #8]
 8003738:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800373a:	e02d      	b.n	8003798 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 f88d 	bl	800385c <I2C_IsAcknowledgeFailed>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e02d      	b.n	80037a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003752:	d021      	beq.n	8003798 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003754:	f7fe f972 	bl	8001a3c <HAL_GetTick>
 8003758:	4602      	mov	r2, r0
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	1ad3      	subs	r3, r2, r3
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	429a      	cmp	r2, r3
 8003762:	d302      	bcc.n	800376a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d116      	bne.n	8003798 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2220      	movs	r2, #32
 8003774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003784:	f043 0220 	orr.w	r2, r3, #32
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e007      	b.n	80037a8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	f003 0304 	and.w	r3, r3, #4
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	d1ca      	bne.n	800373c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037bc:	e042      	b.n	8003844 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695b      	ldr	r3, [r3, #20]
 80037c4:	f003 0310 	and.w	r3, r3, #16
 80037c8:	2b10      	cmp	r3, #16
 80037ca:	d119      	bne.n	8003800 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f06f 0210 	mvn.w	r2, #16
 80037d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2220      	movs	r2, #32
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e029      	b.n	8003854 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003800:	f7fe f91c 	bl	8001a3c <HAL_GetTick>
 8003804:	4602      	mov	r2, r0
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	1ad3      	subs	r3, r2, r3
 800380a:	68ba      	ldr	r2, [r7, #8]
 800380c:	429a      	cmp	r2, r3
 800380e:	d302      	bcc.n	8003816 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d116      	bne.n	8003844 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2220      	movs	r2, #32
 8003820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003830:	f043 0220 	orr.w	r2, r3, #32
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e007      	b.n	8003854 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800384e:	2b40      	cmp	r3, #64	; 0x40
 8003850:	d1b5      	bne.n	80037be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3710      	adds	r7, #16
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800386e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003872:	d11b      	bne.n	80038ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800387c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2220      	movs	r2, #32
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003898:	f043 0204 	orr.w	r2, r3, #4
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e000      	b.n	80038ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
	...

080038bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e267      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 0301 	and.w	r3, r3, #1
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d075      	beq.n	80039c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038da:	4b88      	ldr	r3, [pc, #544]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f003 030c 	and.w	r3, r3, #12
 80038e2:	2b04      	cmp	r3, #4
 80038e4:	d00c      	beq.n	8003900 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038e6:	4b85      	ldr	r3, [pc, #532]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038ee:	2b08      	cmp	r3, #8
 80038f0:	d112      	bne.n	8003918 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038f2:	4b82      	ldr	r3, [pc, #520]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038fe:	d10b      	bne.n	8003918 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003900:	4b7e      	ldr	r3, [pc, #504]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d05b      	beq.n	80039c4 <HAL_RCC_OscConfig+0x108>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d157      	bne.n	80039c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e242      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003920:	d106      	bne.n	8003930 <HAL_RCC_OscConfig+0x74>
 8003922:	4b76      	ldr	r3, [pc, #472]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a75      	ldr	r2, [pc, #468]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800392c:	6013      	str	r3, [r2, #0]
 800392e:	e01d      	b.n	800396c <HAL_RCC_OscConfig+0xb0>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003938:	d10c      	bne.n	8003954 <HAL_RCC_OscConfig+0x98>
 800393a:	4b70      	ldr	r3, [pc, #448]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a6f      	ldr	r2, [pc, #444]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003940:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	4b6d      	ldr	r3, [pc, #436]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a6c      	ldr	r2, [pc, #432]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 800394c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003950:	6013      	str	r3, [r2, #0]
 8003952:	e00b      	b.n	800396c <HAL_RCC_OscConfig+0xb0>
 8003954:	4b69      	ldr	r3, [pc, #420]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a68      	ldr	r2, [pc, #416]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 800395a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800395e:	6013      	str	r3, [r2, #0]
 8003960:	4b66      	ldr	r3, [pc, #408]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a65      	ldr	r2, [pc, #404]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003966:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800396a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d013      	beq.n	800399c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003974:	f7fe f862 	bl	8001a3c <HAL_GetTick>
 8003978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397a:	e008      	b.n	800398e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800397c:	f7fe f85e 	bl	8001a3c <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b64      	cmp	r3, #100	; 0x64
 8003988:	d901      	bls.n	800398e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e207      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800398e:	4b5b      	ldr	r3, [pc, #364]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d0f0      	beq.n	800397c <HAL_RCC_OscConfig+0xc0>
 800399a:	e014      	b.n	80039c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399c:	f7fe f84e 	bl	8001a3c <HAL_GetTick>
 80039a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039a2:	e008      	b.n	80039b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039a4:	f7fe f84a 	bl	8001a3c <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	2b64      	cmp	r3, #100	; 0x64
 80039b0:	d901      	bls.n	80039b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e1f3      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039b6:	4b51      	ldr	r3, [pc, #324]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1f0      	bne.n	80039a4 <HAL_RCC_OscConfig+0xe8>
 80039c2:	e000      	b.n	80039c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d063      	beq.n	8003a9a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039d2:	4b4a      	ldr	r3, [pc, #296]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	f003 030c 	and.w	r3, r3, #12
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00b      	beq.n	80039f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039de:	4b47      	ldr	r3, [pc, #284]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039e6:	2b08      	cmp	r3, #8
 80039e8:	d11c      	bne.n	8003a24 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ea:	4b44      	ldr	r3, [pc, #272]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d116      	bne.n	8003a24 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039f6:	4b41      	ldr	r3, [pc, #260]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d005      	beq.n	8003a0e <HAL_RCC_OscConfig+0x152>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d001      	beq.n	8003a0e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e1c7      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a0e:	4b3b      	ldr	r3, [pc, #236]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	4937      	ldr	r1, [pc, #220]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a22:	e03a      	b.n	8003a9a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d020      	beq.n	8003a6e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a2c:	4b34      	ldr	r3, [pc, #208]	; (8003b00 <HAL_RCC_OscConfig+0x244>)
 8003a2e:	2201      	movs	r2, #1
 8003a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a32:	f7fe f803 	bl	8001a3c <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a3a:	f7fd ffff 	bl	8001a3c <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e1a8      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a4c:	4b2b      	ldr	r3, [pc, #172]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0f0      	beq.n	8003a3a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a58:	4b28      	ldr	r3, [pc, #160]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	4925      	ldr	r1, [pc, #148]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	600b      	str	r3, [r1, #0]
 8003a6c:	e015      	b.n	8003a9a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a6e:	4b24      	ldr	r3, [pc, #144]	; (8003b00 <HAL_RCC_OscConfig+0x244>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a74:	f7fd ffe2 	bl	8001a3c <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a7c:	f7fd ffde 	bl	8001a3c <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e187      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a8e:	4b1b      	ldr	r3, [pc, #108]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1f0      	bne.n	8003a7c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d036      	beq.n	8003b14 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d016      	beq.n	8003adc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aae:	4b15      	ldr	r3, [pc, #84]	; (8003b04 <HAL_RCC_OscConfig+0x248>)
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab4:	f7fd ffc2 	bl	8001a3c <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003abc:	f7fd ffbe 	bl	8001a3c <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e167      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ace:	4b0b      	ldr	r3, [pc, #44]	; (8003afc <HAL_RCC_OscConfig+0x240>)
 8003ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d0f0      	beq.n	8003abc <HAL_RCC_OscConfig+0x200>
 8003ada:	e01b      	b.n	8003b14 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003adc:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <HAL_RCC_OscConfig+0x248>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae2:	f7fd ffab 	bl	8001a3c <HAL_GetTick>
 8003ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae8:	e00e      	b.n	8003b08 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003aea:	f7fd ffa7 	bl	8001a3c <HAL_GetTick>
 8003aee:	4602      	mov	r2, r0
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d907      	bls.n	8003b08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003af8:	2303      	movs	r3, #3
 8003afa:	e150      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
 8003afc:	40023800 	.word	0x40023800
 8003b00:	42470000 	.word	0x42470000
 8003b04:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b08:	4b88      	ldr	r3, [pc, #544]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003b0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1ea      	bne.n	8003aea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 8097 	beq.w	8003c50 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b22:	2300      	movs	r3, #0
 8003b24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b26:	4b81      	ldr	r3, [pc, #516]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d10f      	bne.n	8003b52 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b32:	2300      	movs	r3, #0
 8003b34:	60bb      	str	r3, [r7, #8]
 8003b36:	4b7d      	ldr	r3, [pc, #500]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	4a7c      	ldr	r2, [pc, #496]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003b3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b40:	6413      	str	r3, [r2, #64]	; 0x40
 8003b42:	4b7a      	ldr	r3, [pc, #488]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b4a:	60bb      	str	r3, [r7, #8]
 8003b4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b52:	4b77      	ldr	r3, [pc, #476]	; (8003d30 <HAL_RCC_OscConfig+0x474>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d118      	bne.n	8003b90 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b5e:	4b74      	ldr	r3, [pc, #464]	; (8003d30 <HAL_RCC_OscConfig+0x474>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a73      	ldr	r2, [pc, #460]	; (8003d30 <HAL_RCC_OscConfig+0x474>)
 8003b64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b6a:	f7fd ff67 	bl	8001a3c <HAL_GetTick>
 8003b6e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b70:	e008      	b.n	8003b84 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b72:	f7fd ff63 	bl	8001a3c <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e10c      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b84:	4b6a      	ldr	r3, [pc, #424]	; (8003d30 <HAL_RCC_OscConfig+0x474>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0f0      	beq.n	8003b72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d106      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x2ea>
 8003b98:	4b64      	ldr	r3, [pc, #400]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b9c:	4a63      	ldr	r2, [pc, #396]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ba4:	e01c      	b.n	8003be0 <HAL_RCC_OscConfig+0x324>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	2b05      	cmp	r3, #5
 8003bac:	d10c      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x30c>
 8003bae:	4b5f      	ldr	r3, [pc, #380]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003bb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb2:	4a5e      	ldr	r2, [pc, #376]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003bb4:	f043 0304 	orr.w	r3, r3, #4
 8003bb8:	6713      	str	r3, [r2, #112]	; 0x70
 8003bba:	4b5c      	ldr	r3, [pc, #368]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bbe:	4a5b      	ldr	r2, [pc, #364]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003bc0:	f043 0301 	orr.w	r3, r3, #1
 8003bc4:	6713      	str	r3, [r2, #112]	; 0x70
 8003bc6:	e00b      	b.n	8003be0 <HAL_RCC_OscConfig+0x324>
 8003bc8:	4b58      	ldr	r3, [pc, #352]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bcc:	4a57      	ldr	r2, [pc, #348]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003bce:	f023 0301 	bic.w	r3, r3, #1
 8003bd2:	6713      	str	r3, [r2, #112]	; 0x70
 8003bd4:	4b55      	ldr	r3, [pc, #340]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd8:	4a54      	ldr	r2, [pc, #336]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003bda:	f023 0304 	bic.w	r3, r3, #4
 8003bde:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d015      	beq.n	8003c14 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be8:	f7fd ff28 	bl	8001a3c <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bee:	e00a      	b.n	8003c06 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bf0:	f7fd ff24 	bl	8001a3c <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e0cb      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c06:	4b49      	ldr	r3, [pc, #292]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003c08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c0a:	f003 0302 	and.w	r3, r3, #2
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0ee      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x334>
 8003c12:	e014      	b.n	8003c3e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c14:	f7fd ff12 	bl	8001a3c <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c1a:	e00a      	b.n	8003c32 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c1c:	f7fd ff0e 	bl	8001a3c <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e0b5      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c32:	4b3e      	ldr	r3, [pc, #248]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003c34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1ee      	bne.n	8003c1c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c3e:	7dfb      	ldrb	r3, [r7, #23]
 8003c40:	2b01      	cmp	r3, #1
 8003c42:	d105      	bne.n	8003c50 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c44:	4b39      	ldr	r3, [pc, #228]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	4a38      	ldr	r2, [pc, #224]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003c4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c4e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	f000 80a1 	beq.w	8003d9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c5a:	4b34      	ldr	r3, [pc, #208]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 030c 	and.w	r3, r3, #12
 8003c62:	2b08      	cmp	r3, #8
 8003c64:	d05c      	beq.n	8003d20 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d141      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c6e:	4b31      	ldr	r3, [pc, #196]	; (8003d34 <HAL_RCC_OscConfig+0x478>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c74:	f7fd fee2 	bl	8001a3c <HAL_GetTick>
 8003c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c7a:	e008      	b.n	8003c8e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c7c:	f7fd fede 	bl	8001a3c <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d901      	bls.n	8003c8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e087      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c8e:	4b27      	ldr	r3, [pc, #156]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d1f0      	bne.n	8003c7c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69da      	ldr	r2, [r3, #28]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a1b      	ldr	r3, [r3, #32]
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca8:	019b      	lsls	r3, r3, #6
 8003caa:	431a      	orrs	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb0:	085b      	lsrs	r3, r3, #1
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	041b      	lsls	r3, r3, #16
 8003cb6:	431a      	orrs	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cbc:	061b      	lsls	r3, r3, #24
 8003cbe:	491b      	ldr	r1, [pc, #108]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cc4:	4b1b      	ldr	r3, [pc, #108]	; (8003d34 <HAL_RCC_OscConfig+0x478>)
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cca:	f7fd feb7 	bl	8001a3c <HAL_GetTick>
 8003cce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cd0:	e008      	b.n	8003ce4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cd2:	f7fd feb3 	bl	8001a3c <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d901      	bls.n	8003ce4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e05c      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ce4:	4b11      	ldr	r3, [pc, #68]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d0f0      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x416>
 8003cf0:	e054      	b.n	8003d9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cf2:	4b10      	ldr	r3, [pc, #64]	; (8003d34 <HAL_RCC_OscConfig+0x478>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf8:	f7fd fea0 	bl	8001a3c <HAL_GetTick>
 8003cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cfe:	e008      	b.n	8003d12 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d00:	f7fd fe9c 	bl	8001a3c <HAL_GetTick>
 8003d04:	4602      	mov	r2, r0
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	1ad3      	subs	r3, r2, r3
 8003d0a:	2b02      	cmp	r3, #2
 8003d0c:	d901      	bls.n	8003d12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	e045      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d12:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <HAL_RCC_OscConfig+0x470>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1f0      	bne.n	8003d00 <HAL_RCC_OscConfig+0x444>
 8003d1e:	e03d      	b.n	8003d9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d107      	bne.n	8003d38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e038      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
 8003d2c:	40023800 	.word	0x40023800
 8003d30:	40007000 	.word	0x40007000
 8003d34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d38:	4b1b      	ldr	r3, [pc, #108]	; (8003da8 <HAL_RCC_OscConfig+0x4ec>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d028      	beq.n	8003d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d121      	bne.n	8003d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d11a      	bne.n	8003d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d62:	68fa      	ldr	r2, [r7, #12]
 8003d64:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d68:	4013      	ands	r3, r2
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d111      	bne.n	8003d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7e:	085b      	lsrs	r3, r3, #1
 8003d80:	3b01      	subs	r3, #1
 8003d82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d107      	bne.n	8003d98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d001      	beq.n	8003d9c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e000      	b.n	8003d9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3718      	adds	r7, #24
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40023800 	.word	0x40023800

08003dac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e0cc      	b.n	8003f5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003dc0:	4b68      	ldr	r3, [pc, #416]	; (8003f64 <HAL_RCC_ClockConfig+0x1b8>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 0307 	and.w	r3, r3, #7
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d90c      	bls.n	8003de8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dce:	4b65      	ldr	r3, [pc, #404]	; (8003f64 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd0:	683a      	ldr	r2, [r7, #0]
 8003dd2:	b2d2      	uxtb	r2, r2
 8003dd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd6:	4b63      	ldr	r3, [pc, #396]	; (8003f64 <HAL_RCC_ClockConfig+0x1b8>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d001      	beq.n	8003de8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e0b8      	b.n	8003f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d020      	beq.n	8003e36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0304 	and.w	r3, r3, #4
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d005      	beq.n	8003e0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e00:	4b59      	ldr	r3, [pc, #356]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	4a58      	ldr	r2, [pc, #352]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0308 	and.w	r3, r3, #8
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d005      	beq.n	8003e24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e18:	4b53      	ldr	r3, [pc, #332]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	4a52      	ldr	r2, [pc, #328]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e24:	4b50      	ldr	r3, [pc, #320]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	494d      	ldr	r1, [pc, #308]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d044      	beq.n	8003ecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d107      	bne.n	8003e5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e4a:	4b47      	ldr	r3, [pc, #284]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d119      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e07f      	b.n	8003f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d003      	beq.n	8003e6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e66:	2b03      	cmp	r3, #3
 8003e68:	d107      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e6a:	4b3f      	ldr	r3, [pc, #252]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d109      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e06f      	b.n	8003f5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e7a:	4b3b      	ldr	r3, [pc, #236]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d101      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e067      	b.n	8003f5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e8a:	4b37      	ldr	r3, [pc, #220]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f023 0203 	bic.w	r2, r3, #3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	4934      	ldr	r1, [pc, #208]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e9c:	f7fd fdce 	bl	8001a3c <HAL_GetTick>
 8003ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ea2:	e00a      	b.n	8003eba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea4:	f7fd fdca 	bl	8001a3c <HAL_GetTick>
 8003ea8:	4602      	mov	r2, r0
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e04f      	b.n	8003f5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eba:	4b2b      	ldr	r3, [pc, #172]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f003 020c 	and.w	r2, r3, #12
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d1eb      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ecc:	4b25      	ldr	r3, [pc, #148]	; (8003f64 <HAL_RCC_ClockConfig+0x1b8>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0307 	and.w	r3, r3, #7
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d20c      	bcs.n	8003ef4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eda:	4b22      	ldr	r3, [pc, #136]	; (8003f64 <HAL_RCC_ClockConfig+0x1b8>)
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ee2:	4b20      	ldr	r3, [pc, #128]	; (8003f64 <HAL_RCC_ClockConfig+0x1b8>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0307 	and.w	r3, r3, #7
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d001      	beq.n	8003ef4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e032      	b.n	8003f5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0304 	and.w	r3, r3, #4
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d008      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f00:	4b19      	ldr	r3, [pc, #100]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	4916      	ldr	r1, [pc, #88]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d009      	beq.n	8003f32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f1e:	4b12      	ldr	r3, [pc, #72]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	00db      	lsls	r3, r3, #3
 8003f2c:	490e      	ldr	r1, [pc, #56]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f32:	f000 f821 	bl	8003f78 <HAL_RCC_GetSysClockFreq>
 8003f36:	4602      	mov	r2, r0
 8003f38:	4b0b      	ldr	r3, [pc, #44]	; (8003f68 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	091b      	lsrs	r3, r3, #4
 8003f3e:	f003 030f 	and.w	r3, r3, #15
 8003f42:	490a      	ldr	r1, [pc, #40]	; (8003f6c <HAL_RCC_ClockConfig+0x1c0>)
 8003f44:	5ccb      	ldrb	r3, [r1, r3]
 8003f46:	fa22 f303 	lsr.w	r3, r2, r3
 8003f4a:	4a09      	ldr	r2, [pc, #36]	; (8003f70 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f4e:	4b09      	ldr	r3, [pc, #36]	; (8003f74 <HAL_RCC_ClockConfig+0x1c8>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4618      	mov	r0, r3
 8003f54:	f7fd fd2e 	bl	80019b4 <HAL_InitTick>

  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3710      	adds	r7, #16
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	40023c00 	.word	0x40023c00
 8003f68:	40023800 	.word	0x40023800
 8003f6c:	080096d4 	.word	0x080096d4
 8003f70:	20000004 	.word	0x20000004
 8003f74:	20000008 	.word	0x20000008

08003f78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f7c:	b094      	sub	sp, #80	; 0x50
 8003f7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f80:	2300      	movs	r3, #0
 8003f82:	647b      	str	r3, [r7, #68]	; 0x44
 8003f84:	2300      	movs	r3, #0
 8003f86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f88:	2300      	movs	r3, #0
 8003f8a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f90:	4b79      	ldr	r3, [pc, #484]	; (8004178 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f003 030c 	and.w	r3, r3, #12
 8003f98:	2b08      	cmp	r3, #8
 8003f9a:	d00d      	beq.n	8003fb8 <HAL_RCC_GetSysClockFreq+0x40>
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	f200 80e1 	bhi.w	8004164 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d002      	beq.n	8003fac <HAL_RCC_GetSysClockFreq+0x34>
 8003fa6:	2b04      	cmp	r3, #4
 8003fa8:	d003      	beq.n	8003fb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003faa:	e0db      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fac:	4b73      	ldr	r3, [pc, #460]	; (800417c <HAL_RCC_GetSysClockFreq+0x204>)
 8003fae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003fb0:	e0db      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fb2:	4b73      	ldr	r3, [pc, #460]	; (8004180 <HAL_RCC_GetSysClockFreq+0x208>)
 8003fb4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fb6:	e0d8      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fb8:	4b6f      	ldr	r3, [pc, #444]	; (8004178 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fc0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fc2:	4b6d      	ldr	r3, [pc, #436]	; (8004178 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d063      	beq.n	8004096 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fce:	4b6a      	ldr	r3, [pc, #424]	; (8004178 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	099b      	lsrs	r3, r3, #6
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fd8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003fda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fe0:	633b      	str	r3, [r7, #48]	; 0x30
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	637b      	str	r3, [r7, #52]	; 0x34
 8003fe6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003fea:	4622      	mov	r2, r4
 8003fec:	462b      	mov	r3, r5
 8003fee:	f04f 0000 	mov.w	r0, #0
 8003ff2:	f04f 0100 	mov.w	r1, #0
 8003ff6:	0159      	lsls	r1, r3, #5
 8003ff8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ffc:	0150      	lsls	r0, r2, #5
 8003ffe:	4602      	mov	r2, r0
 8004000:	460b      	mov	r3, r1
 8004002:	4621      	mov	r1, r4
 8004004:	1a51      	subs	r1, r2, r1
 8004006:	6139      	str	r1, [r7, #16]
 8004008:	4629      	mov	r1, r5
 800400a:	eb63 0301 	sbc.w	r3, r3, r1
 800400e:	617b      	str	r3, [r7, #20]
 8004010:	f04f 0200 	mov.w	r2, #0
 8004014:	f04f 0300 	mov.w	r3, #0
 8004018:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800401c:	4659      	mov	r1, fp
 800401e:	018b      	lsls	r3, r1, #6
 8004020:	4651      	mov	r1, sl
 8004022:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004026:	4651      	mov	r1, sl
 8004028:	018a      	lsls	r2, r1, #6
 800402a:	4651      	mov	r1, sl
 800402c:	ebb2 0801 	subs.w	r8, r2, r1
 8004030:	4659      	mov	r1, fp
 8004032:	eb63 0901 	sbc.w	r9, r3, r1
 8004036:	f04f 0200 	mov.w	r2, #0
 800403a:	f04f 0300 	mov.w	r3, #0
 800403e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004042:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004046:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800404a:	4690      	mov	r8, r2
 800404c:	4699      	mov	r9, r3
 800404e:	4623      	mov	r3, r4
 8004050:	eb18 0303 	adds.w	r3, r8, r3
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	462b      	mov	r3, r5
 8004058:	eb49 0303 	adc.w	r3, r9, r3
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	f04f 0200 	mov.w	r2, #0
 8004062:	f04f 0300 	mov.w	r3, #0
 8004066:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800406a:	4629      	mov	r1, r5
 800406c:	024b      	lsls	r3, r1, #9
 800406e:	4621      	mov	r1, r4
 8004070:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004074:	4621      	mov	r1, r4
 8004076:	024a      	lsls	r2, r1, #9
 8004078:	4610      	mov	r0, r2
 800407a:	4619      	mov	r1, r3
 800407c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800407e:	2200      	movs	r2, #0
 8004080:	62bb      	str	r3, [r7, #40]	; 0x28
 8004082:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004084:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004088:	f7fc fde6 	bl	8000c58 <__aeabi_uldivmod>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4613      	mov	r3, r2
 8004092:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004094:	e058      	b.n	8004148 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004096:	4b38      	ldr	r3, [pc, #224]	; (8004178 <HAL_RCC_GetSysClockFreq+0x200>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	099b      	lsrs	r3, r3, #6
 800409c:	2200      	movs	r2, #0
 800409e:	4618      	mov	r0, r3
 80040a0:	4611      	mov	r1, r2
 80040a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040a6:	623b      	str	r3, [r7, #32]
 80040a8:	2300      	movs	r3, #0
 80040aa:	627b      	str	r3, [r7, #36]	; 0x24
 80040ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040b0:	4642      	mov	r2, r8
 80040b2:	464b      	mov	r3, r9
 80040b4:	f04f 0000 	mov.w	r0, #0
 80040b8:	f04f 0100 	mov.w	r1, #0
 80040bc:	0159      	lsls	r1, r3, #5
 80040be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040c2:	0150      	lsls	r0, r2, #5
 80040c4:	4602      	mov	r2, r0
 80040c6:	460b      	mov	r3, r1
 80040c8:	4641      	mov	r1, r8
 80040ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80040ce:	4649      	mov	r1, r9
 80040d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040e8:	ebb2 040a 	subs.w	r4, r2, sl
 80040ec:	eb63 050b 	sbc.w	r5, r3, fp
 80040f0:	f04f 0200 	mov.w	r2, #0
 80040f4:	f04f 0300 	mov.w	r3, #0
 80040f8:	00eb      	lsls	r3, r5, #3
 80040fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040fe:	00e2      	lsls	r2, r4, #3
 8004100:	4614      	mov	r4, r2
 8004102:	461d      	mov	r5, r3
 8004104:	4643      	mov	r3, r8
 8004106:	18e3      	adds	r3, r4, r3
 8004108:	603b      	str	r3, [r7, #0]
 800410a:	464b      	mov	r3, r9
 800410c:	eb45 0303 	adc.w	r3, r5, r3
 8004110:	607b      	str	r3, [r7, #4]
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	f04f 0300 	mov.w	r3, #0
 800411a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800411e:	4629      	mov	r1, r5
 8004120:	028b      	lsls	r3, r1, #10
 8004122:	4621      	mov	r1, r4
 8004124:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004128:	4621      	mov	r1, r4
 800412a:	028a      	lsls	r2, r1, #10
 800412c:	4610      	mov	r0, r2
 800412e:	4619      	mov	r1, r3
 8004130:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004132:	2200      	movs	r2, #0
 8004134:	61bb      	str	r3, [r7, #24]
 8004136:	61fa      	str	r2, [r7, #28]
 8004138:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800413c:	f7fc fd8c 	bl	8000c58 <__aeabi_uldivmod>
 8004140:	4602      	mov	r2, r0
 8004142:	460b      	mov	r3, r1
 8004144:	4613      	mov	r3, r2
 8004146:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004148:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <HAL_RCC_GetSysClockFreq+0x200>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	0c1b      	lsrs	r3, r3, #16
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	3301      	adds	r3, #1
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004158:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800415a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800415c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004160:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004162:	e002      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004164:	4b05      	ldr	r3, [pc, #20]	; (800417c <HAL_RCC_GetSysClockFreq+0x204>)
 8004166:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800416a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800416c:	4618      	mov	r0, r3
 800416e:	3750      	adds	r7, #80	; 0x50
 8004170:	46bd      	mov	sp, r7
 8004172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004176:	bf00      	nop
 8004178:	40023800 	.word	0x40023800
 800417c:	00f42400 	.word	0x00f42400
 8004180:	007a1200 	.word	0x007a1200

08004184 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004188:	4b03      	ldr	r3, [pc, #12]	; (8004198 <HAL_RCC_GetHCLKFreq+0x14>)
 800418a:	681b      	ldr	r3, [r3, #0]
}
 800418c:	4618      	mov	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	20000004 	.word	0x20000004

0800419c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80041a0:	f7ff fff0 	bl	8004184 <HAL_RCC_GetHCLKFreq>
 80041a4:	4602      	mov	r2, r0
 80041a6:	4b05      	ldr	r3, [pc, #20]	; (80041bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	0a9b      	lsrs	r3, r3, #10
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	4903      	ldr	r1, [pc, #12]	; (80041c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b2:	5ccb      	ldrb	r3, [r1, r3]
 80041b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40023800 	.word	0x40023800
 80041c0:	080096e4 	.word	0x080096e4

080041c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80041c8:	f7ff ffdc 	bl	8004184 <HAL_RCC_GetHCLKFreq>
 80041cc:	4602      	mov	r2, r0
 80041ce:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	0b5b      	lsrs	r3, r3, #13
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	4903      	ldr	r1, [pc, #12]	; (80041e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041da:	5ccb      	ldrb	r3, [r1, r3]
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40023800 	.word	0x40023800
 80041e8:	080096e4 	.word	0x080096e4

080041ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e03f      	b.n	800427e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d106      	bne.n	8004218 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fd fa38 	bl	8001688 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2224      	movs	r2, #36	; 0x24
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	68da      	ldr	r2, [r3, #12]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800422e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f829 	bl	8004288 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004244:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695a      	ldr	r2, [r3, #20]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004254:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004264:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2220      	movs	r2, #32
 8004270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
	...

08004288 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004288:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800428c:	b0c0      	sub	sp, #256	; 0x100
 800428e:	af00      	add	r7, sp, #0
 8004290:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80042a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042a4:	68d9      	ldr	r1, [r3, #12]
 80042a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	ea40 0301 	orr.w	r3, r0, r1
 80042b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b6:	689a      	ldr	r2, [r3, #8]
 80042b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	431a      	orrs	r2, r3
 80042c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	431a      	orrs	r2, r3
 80042c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80042d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80042e0:	f021 010c 	bic.w	r1, r1, #12
 80042e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80042ee:	430b      	orrs	r3, r1
 80042f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80042fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004302:	6999      	ldr	r1, [r3, #24]
 8004304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	ea40 0301 	orr.w	r3, r0, r1
 800430e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	4b8f      	ldr	r3, [pc, #572]	; (8004554 <UART_SetConfig+0x2cc>)
 8004318:	429a      	cmp	r2, r3
 800431a:	d005      	beq.n	8004328 <UART_SetConfig+0xa0>
 800431c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	4b8d      	ldr	r3, [pc, #564]	; (8004558 <UART_SetConfig+0x2d0>)
 8004324:	429a      	cmp	r2, r3
 8004326:	d104      	bne.n	8004332 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004328:	f7ff ff4c 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 800432c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004330:	e003      	b.n	800433a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004332:	f7ff ff33 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8004336:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800433a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800433e:	69db      	ldr	r3, [r3, #28]
 8004340:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004344:	f040 810c 	bne.w	8004560 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004348:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800434c:	2200      	movs	r2, #0
 800434e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004352:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004356:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800435a:	4622      	mov	r2, r4
 800435c:	462b      	mov	r3, r5
 800435e:	1891      	adds	r1, r2, r2
 8004360:	65b9      	str	r1, [r7, #88]	; 0x58
 8004362:	415b      	adcs	r3, r3
 8004364:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004366:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800436a:	4621      	mov	r1, r4
 800436c:	eb12 0801 	adds.w	r8, r2, r1
 8004370:	4629      	mov	r1, r5
 8004372:	eb43 0901 	adc.w	r9, r3, r1
 8004376:	f04f 0200 	mov.w	r2, #0
 800437a:	f04f 0300 	mov.w	r3, #0
 800437e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004382:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004386:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800438a:	4690      	mov	r8, r2
 800438c:	4699      	mov	r9, r3
 800438e:	4623      	mov	r3, r4
 8004390:	eb18 0303 	adds.w	r3, r8, r3
 8004394:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004398:	462b      	mov	r3, r5
 800439a:	eb49 0303 	adc.w	r3, r9, r3
 800439e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80043a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80043ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80043b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80043b6:	460b      	mov	r3, r1
 80043b8:	18db      	adds	r3, r3, r3
 80043ba:	653b      	str	r3, [r7, #80]	; 0x50
 80043bc:	4613      	mov	r3, r2
 80043be:	eb42 0303 	adc.w	r3, r2, r3
 80043c2:	657b      	str	r3, [r7, #84]	; 0x54
 80043c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80043c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80043cc:	f7fc fc44 	bl	8000c58 <__aeabi_uldivmod>
 80043d0:	4602      	mov	r2, r0
 80043d2:	460b      	mov	r3, r1
 80043d4:	4b61      	ldr	r3, [pc, #388]	; (800455c <UART_SetConfig+0x2d4>)
 80043d6:	fba3 2302 	umull	r2, r3, r3, r2
 80043da:	095b      	lsrs	r3, r3, #5
 80043dc:	011c      	lsls	r4, r3, #4
 80043de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043e2:	2200      	movs	r2, #0
 80043e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80043e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80043ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80043f0:	4642      	mov	r2, r8
 80043f2:	464b      	mov	r3, r9
 80043f4:	1891      	adds	r1, r2, r2
 80043f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80043f8:	415b      	adcs	r3, r3
 80043fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004400:	4641      	mov	r1, r8
 8004402:	eb12 0a01 	adds.w	sl, r2, r1
 8004406:	4649      	mov	r1, r9
 8004408:	eb43 0b01 	adc.w	fp, r3, r1
 800440c:	f04f 0200 	mov.w	r2, #0
 8004410:	f04f 0300 	mov.w	r3, #0
 8004414:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004418:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800441c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004420:	4692      	mov	sl, r2
 8004422:	469b      	mov	fp, r3
 8004424:	4643      	mov	r3, r8
 8004426:	eb1a 0303 	adds.w	r3, sl, r3
 800442a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800442e:	464b      	mov	r3, r9
 8004430:	eb4b 0303 	adc.w	r3, fp, r3
 8004434:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004444:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004448:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800444c:	460b      	mov	r3, r1
 800444e:	18db      	adds	r3, r3, r3
 8004450:	643b      	str	r3, [r7, #64]	; 0x40
 8004452:	4613      	mov	r3, r2
 8004454:	eb42 0303 	adc.w	r3, r2, r3
 8004458:	647b      	str	r3, [r7, #68]	; 0x44
 800445a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800445e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004462:	f7fc fbf9 	bl	8000c58 <__aeabi_uldivmod>
 8004466:	4602      	mov	r2, r0
 8004468:	460b      	mov	r3, r1
 800446a:	4611      	mov	r1, r2
 800446c:	4b3b      	ldr	r3, [pc, #236]	; (800455c <UART_SetConfig+0x2d4>)
 800446e:	fba3 2301 	umull	r2, r3, r3, r1
 8004472:	095b      	lsrs	r3, r3, #5
 8004474:	2264      	movs	r2, #100	; 0x64
 8004476:	fb02 f303 	mul.w	r3, r2, r3
 800447a:	1acb      	subs	r3, r1, r3
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004482:	4b36      	ldr	r3, [pc, #216]	; (800455c <UART_SetConfig+0x2d4>)
 8004484:	fba3 2302 	umull	r2, r3, r3, r2
 8004488:	095b      	lsrs	r3, r3, #5
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004490:	441c      	add	r4, r3
 8004492:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004496:	2200      	movs	r2, #0
 8004498:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800449c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80044a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80044a4:	4642      	mov	r2, r8
 80044a6:	464b      	mov	r3, r9
 80044a8:	1891      	adds	r1, r2, r2
 80044aa:	63b9      	str	r1, [r7, #56]	; 0x38
 80044ac:	415b      	adcs	r3, r3
 80044ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80044b4:	4641      	mov	r1, r8
 80044b6:	1851      	adds	r1, r2, r1
 80044b8:	6339      	str	r1, [r7, #48]	; 0x30
 80044ba:	4649      	mov	r1, r9
 80044bc:	414b      	adcs	r3, r1
 80044be:	637b      	str	r3, [r7, #52]	; 0x34
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80044cc:	4659      	mov	r1, fp
 80044ce:	00cb      	lsls	r3, r1, #3
 80044d0:	4651      	mov	r1, sl
 80044d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044d6:	4651      	mov	r1, sl
 80044d8:	00ca      	lsls	r2, r1, #3
 80044da:	4610      	mov	r0, r2
 80044dc:	4619      	mov	r1, r3
 80044de:	4603      	mov	r3, r0
 80044e0:	4642      	mov	r2, r8
 80044e2:	189b      	adds	r3, r3, r2
 80044e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80044e8:	464b      	mov	r3, r9
 80044ea:	460a      	mov	r2, r1
 80044ec:	eb42 0303 	adc.w	r3, r2, r3
 80044f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80044f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004500:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004504:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004508:	460b      	mov	r3, r1
 800450a:	18db      	adds	r3, r3, r3
 800450c:	62bb      	str	r3, [r7, #40]	; 0x28
 800450e:	4613      	mov	r3, r2
 8004510:	eb42 0303 	adc.w	r3, r2, r3
 8004514:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004516:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800451a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800451e:	f7fc fb9b 	bl	8000c58 <__aeabi_uldivmod>
 8004522:	4602      	mov	r2, r0
 8004524:	460b      	mov	r3, r1
 8004526:	4b0d      	ldr	r3, [pc, #52]	; (800455c <UART_SetConfig+0x2d4>)
 8004528:	fba3 1302 	umull	r1, r3, r3, r2
 800452c:	095b      	lsrs	r3, r3, #5
 800452e:	2164      	movs	r1, #100	; 0x64
 8004530:	fb01 f303 	mul.w	r3, r1, r3
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	00db      	lsls	r3, r3, #3
 8004538:	3332      	adds	r3, #50	; 0x32
 800453a:	4a08      	ldr	r2, [pc, #32]	; (800455c <UART_SetConfig+0x2d4>)
 800453c:	fba2 2303 	umull	r2, r3, r2, r3
 8004540:	095b      	lsrs	r3, r3, #5
 8004542:	f003 0207 	and.w	r2, r3, #7
 8004546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4422      	add	r2, r4
 800454e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004550:	e105      	b.n	800475e <UART_SetConfig+0x4d6>
 8004552:	bf00      	nop
 8004554:	40011000 	.word	0x40011000
 8004558:	40011400 	.word	0x40011400
 800455c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004560:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004564:	2200      	movs	r2, #0
 8004566:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800456a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800456e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004572:	4642      	mov	r2, r8
 8004574:	464b      	mov	r3, r9
 8004576:	1891      	adds	r1, r2, r2
 8004578:	6239      	str	r1, [r7, #32]
 800457a:	415b      	adcs	r3, r3
 800457c:	627b      	str	r3, [r7, #36]	; 0x24
 800457e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004582:	4641      	mov	r1, r8
 8004584:	1854      	adds	r4, r2, r1
 8004586:	4649      	mov	r1, r9
 8004588:	eb43 0501 	adc.w	r5, r3, r1
 800458c:	f04f 0200 	mov.w	r2, #0
 8004590:	f04f 0300 	mov.w	r3, #0
 8004594:	00eb      	lsls	r3, r5, #3
 8004596:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800459a:	00e2      	lsls	r2, r4, #3
 800459c:	4614      	mov	r4, r2
 800459e:	461d      	mov	r5, r3
 80045a0:	4643      	mov	r3, r8
 80045a2:	18e3      	adds	r3, r4, r3
 80045a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80045a8:	464b      	mov	r3, r9
 80045aa:	eb45 0303 	adc.w	r3, r5, r3
 80045ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80045b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80045be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	f04f 0300 	mov.w	r3, #0
 80045ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80045ce:	4629      	mov	r1, r5
 80045d0:	008b      	lsls	r3, r1, #2
 80045d2:	4621      	mov	r1, r4
 80045d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045d8:	4621      	mov	r1, r4
 80045da:	008a      	lsls	r2, r1, #2
 80045dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80045e0:	f7fc fb3a 	bl	8000c58 <__aeabi_uldivmod>
 80045e4:	4602      	mov	r2, r0
 80045e6:	460b      	mov	r3, r1
 80045e8:	4b60      	ldr	r3, [pc, #384]	; (800476c <UART_SetConfig+0x4e4>)
 80045ea:	fba3 2302 	umull	r2, r3, r3, r2
 80045ee:	095b      	lsrs	r3, r3, #5
 80045f0:	011c      	lsls	r4, r3, #4
 80045f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045f6:	2200      	movs	r2, #0
 80045f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80045fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004600:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004604:	4642      	mov	r2, r8
 8004606:	464b      	mov	r3, r9
 8004608:	1891      	adds	r1, r2, r2
 800460a:	61b9      	str	r1, [r7, #24]
 800460c:	415b      	adcs	r3, r3
 800460e:	61fb      	str	r3, [r7, #28]
 8004610:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004614:	4641      	mov	r1, r8
 8004616:	1851      	adds	r1, r2, r1
 8004618:	6139      	str	r1, [r7, #16]
 800461a:	4649      	mov	r1, r9
 800461c:	414b      	adcs	r3, r1
 800461e:	617b      	str	r3, [r7, #20]
 8004620:	f04f 0200 	mov.w	r2, #0
 8004624:	f04f 0300 	mov.w	r3, #0
 8004628:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800462c:	4659      	mov	r1, fp
 800462e:	00cb      	lsls	r3, r1, #3
 8004630:	4651      	mov	r1, sl
 8004632:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004636:	4651      	mov	r1, sl
 8004638:	00ca      	lsls	r2, r1, #3
 800463a:	4610      	mov	r0, r2
 800463c:	4619      	mov	r1, r3
 800463e:	4603      	mov	r3, r0
 8004640:	4642      	mov	r2, r8
 8004642:	189b      	adds	r3, r3, r2
 8004644:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004648:	464b      	mov	r3, r9
 800464a:	460a      	mov	r2, r1
 800464c:	eb42 0303 	adc.w	r3, r2, r3
 8004650:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	67bb      	str	r3, [r7, #120]	; 0x78
 800465e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004660:	f04f 0200 	mov.w	r2, #0
 8004664:	f04f 0300 	mov.w	r3, #0
 8004668:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800466c:	4649      	mov	r1, r9
 800466e:	008b      	lsls	r3, r1, #2
 8004670:	4641      	mov	r1, r8
 8004672:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004676:	4641      	mov	r1, r8
 8004678:	008a      	lsls	r2, r1, #2
 800467a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800467e:	f7fc faeb 	bl	8000c58 <__aeabi_uldivmod>
 8004682:	4602      	mov	r2, r0
 8004684:	460b      	mov	r3, r1
 8004686:	4b39      	ldr	r3, [pc, #228]	; (800476c <UART_SetConfig+0x4e4>)
 8004688:	fba3 1302 	umull	r1, r3, r3, r2
 800468c:	095b      	lsrs	r3, r3, #5
 800468e:	2164      	movs	r1, #100	; 0x64
 8004690:	fb01 f303 	mul.w	r3, r1, r3
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	011b      	lsls	r3, r3, #4
 8004698:	3332      	adds	r3, #50	; 0x32
 800469a:	4a34      	ldr	r2, [pc, #208]	; (800476c <UART_SetConfig+0x4e4>)
 800469c:	fba2 2303 	umull	r2, r3, r2, r3
 80046a0:	095b      	lsrs	r3, r3, #5
 80046a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046a6:	441c      	add	r4, r3
 80046a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046ac:	2200      	movs	r2, #0
 80046ae:	673b      	str	r3, [r7, #112]	; 0x70
 80046b0:	677a      	str	r2, [r7, #116]	; 0x74
 80046b2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80046b6:	4642      	mov	r2, r8
 80046b8:	464b      	mov	r3, r9
 80046ba:	1891      	adds	r1, r2, r2
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	415b      	adcs	r3, r3
 80046c0:	60fb      	str	r3, [r7, #12]
 80046c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046c6:	4641      	mov	r1, r8
 80046c8:	1851      	adds	r1, r2, r1
 80046ca:	6039      	str	r1, [r7, #0]
 80046cc:	4649      	mov	r1, r9
 80046ce:	414b      	adcs	r3, r1
 80046d0:	607b      	str	r3, [r7, #4]
 80046d2:	f04f 0200 	mov.w	r2, #0
 80046d6:	f04f 0300 	mov.w	r3, #0
 80046da:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80046de:	4659      	mov	r1, fp
 80046e0:	00cb      	lsls	r3, r1, #3
 80046e2:	4651      	mov	r1, sl
 80046e4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046e8:	4651      	mov	r1, sl
 80046ea:	00ca      	lsls	r2, r1, #3
 80046ec:	4610      	mov	r0, r2
 80046ee:	4619      	mov	r1, r3
 80046f0:	4603      	mov	r3, r0
 80046f2:	4642      	mov	r2, r8
 80046f4:	189b      	adds	r3, r3, r2
 80046f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80046f8:	464b      	mov	r3, r9
 80046fa:	460a      	mov	r2, r1
 80046fc:	eb42 0303 	adc.w	r3, r2, r3
 8004700:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	663b      	str	r3, [r7, #96]	; 0x60
 800470c:	667a      	str	r2, [r7, #100]	; 0x64
 800470e:	f04f 0200 	mov.w	r2, #0
 8004712:	f04f 0300 	mov.w	r3, #0
 8004716:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800471a:	4649      	mov	r1, r9
 800471c:	008b      	lsls	r3, r1, #2
 800471e:	4641      	mov	r1, r8
 8004720:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004724:	4641      	mov	r1, r8
 8004726:	008a      	lsls	r2, r1, #2
 8004728:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800472c:	f7fc fa94 	bl	8000c58 <__aeabi_uldivmod>
 8004730:	4602      	mov	r2, r0
 8004732:	460b      	mov	r3, r1
 8004734:	4b0d      	ldr	r3, [pc, #52]	; (800476c <UART_SetConfig+0x4e4>)
 8004736:	fba3 1302 	umull	r1, r3, r3, r2
 800473a:	095b      	lsrs	r3, r3, #5
 800473c:	2164      	movs	r1, #100	; 0x64
 800473e:	fb01 f303 	mul.w	r3, r1, r3
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	011b      	lsls	r3, r3, #4
 8004746:	3332      	adds	r3, #50	; 0x32
 8004748:	4a08      	ldr	r2, [pc, #32]	; (800476c <UART_SetConfig+0x4e4>)
 800474a:	fba2 2303 	umull	r2, r3, r2, r3
 800474e:	095b      	lsrs	r3, r3, #5
 8004750:	f003 020f 	and.w	r2, r3, #15
 8004754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4422      	add	r2, r4
 800475c:	609a      	str	r2, [r3, #8]
}
 800475e:	bf00      	nop
 8004760:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004764:	46bd      	mov	sp, r7
 8004766:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800476a:	bf00      	nop
 800476c:	51eb851f 	.word	0x51eb851f

08004770 <__NVIC_EnableIRQ>:
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	4603      	mov	r3, r0
 8004778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800477a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800477e:	2b00      	cmp	r3, #0
 8004780:	db0b      	blt.n	800479a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	f003 021f 	and.w	r2, r3, #31
 8004788:	4907      	ldr	r1, [pc, #28]	; (80047a8 <__NVIC_EnableIRQ+0x38>)
 800478a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	2001      	movs	r0, #1
 8004792:	fa00 f202 	lsl.w	r2, r0, r2
 8004796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	e000e100 	.word	0xe000e100

080047ac <gpio_clk_en>:
		uint16_t out_max) {
	return (((x - in_min) * (out_max - out_min)) / ((in_max - in_min) + out_min));
}

/**********************Enable clock Function*************************************/
void gpio_clk_en(GPIO_TypeDef *port) {
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
	if (port == GPIOA) {
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a1b      	ldr	r2, [pc, #108]	; (8004824 <gpio_clk_en+0x78>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d106      	bne.n	80047ca <gpio_clk_en+0x1e>
		GPIOA_CLK_EN;
 80047bc:	4b1a      	ldr	r3, [pc, #104]	; (8004828 <gpio_clk_en+0x7c>)
 80047be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c0:	4a19      	ldr	r2, [pc, #100]	; (8004828 <gpio_clk_en+0x7c>)
 80047c2:	f043 0301 	orr.w	r3, r3, #1
 80047c6:	6313      	str	r3, [r2, #48]	; 0x30
	} else if (port == GPIOD) {
		GPIOD_CLK_EN;
	} else {
		GPIOH_CLK_EN;
	}
}
 80047c8:	e026      	b.n	8004818 <gpio_clk_en+0x6c>
	} else if (port == GPIOB) {
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	4a17      	ldr	r2, [pc, #92]	; (800482c <gpio_clk_en+0x80>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	d106      	bne.n	80047e0 <gpio_clk_en+0x34>
		GPIOB_CLK_EN;
 80047d2:	4b15      	ldr	r3, [pc, #84]	; (8004828 <gpio_clk_en+0x7c>)
 80047d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d6:	4a14      	ldr	r2, [pc, #80]	; (8004828 <gpio_clk_en+0x7c>)
 80047d8:	f043 0302 	orr.w	r3, r3, #2
 80047dc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80047de:	e01b      	b.n	8004818 <gpio_clk_en+0x6c>
	} else if (port == GPIOC) {
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a13      	ldr	r2, [pc, #76]	; (8004830 <gpio_clk_en+0x84>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d106      	bne.n	80047f6 <gpio_clk_en+0x4a>
		GPIOC_CLK_EN;
 80047e8:	4b0f      	ldr	r3, [pc, #60]	; (8004828 <gpio_clk_en+0x7c>)
 80047ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ec:	4a0e      	ldr	r2, [pc, #56]	; (8004828 <gpio_clk_en+0x7c>)
 80047ee:	f043 0304 	orr.w	r3, r3, #4
 80047f2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80047f4:	e010      	b.n	8004818 <gpio_clk_en+0x6c>
	} else if (port == GPIOD) {
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a0e      	ldr	r2, [pc, #56]	; (8004834 <gpio_clk_en+0x88>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d106      	bne.n	800480c <gpio_clk_en+0x60>
		GPIOD_CLK_EN;
 80047fe:	4b0a      	ldr	r3, [pc, #40]	; (8004828 <gpio_clk_en+0x7c>)
 8004800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004802:	4a09      	ldr	r2, [pc, #36]	; (8004828 <gpio_clk_en+0x7c>)
 8004804:	f043 0308 	orr.w	r3, r3, #8
 8004808:	6313      	str	r3, [r2, #48]	; 0x30
}
 800480a:	e005      	b.n	8004818 <gpio_clk_en+0x6c>
		GPIOH_CLK_EN;
 800480c:	4b06      	ldr	r3, [pc, #24]	; (8004828 <gpio_clk_en+0x7c>)
 800480e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004810:	4a05      	ldr	r2, [pc, #20]	; (8004828 <gpio_clk_en+0x7c>)
 8004812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004816:	6313      	str	r3, [r2, #48]	; 0x30
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr
 8004824:	40020000 	.word	0x40020000
 8004828:	40023800 	.word	0x40023800
 800482c:	40020400 	.word	0x40020400
 8004830:	40020800 	.word	0x40020800
 8004834:	40020c00 	.word	0x40020c00

08004838 <gpio_config>:
/**********************************************************************************/

/********************GPIO Configuration Functions**********************************/
void gpio_config(GPIO_TypeDef *port, uint32_t pinNumber, uint32_t pinMode,
		uint32_t pinSpeed, uint32_t pinPUPD, uint32_t PHPL_OD) {
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	607a      	str	r2, [r7, #4]
 8004844:	603b      	str	r3, [r7, #0]

	if (pinMode == OUTPUT_MODE) {
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d117      	bne.n	800487c <gpio_config+0x44>
		gpio_clk_en(port);
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	f7ff ffad 	bl	80047ac <gpio_clk_en>
		gpio_moder(port, pinNumber, pinMode);
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	68b9      	ldr	r1, [r7, #8]
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 f846 	bl	80048e8 <gpio_moder>
		gpio_speed(port, pinNumber, pinSpeed);
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	68b9      	ldr	r1, [r7, #8]
 8004860:	68f8      	ldr	r0, [r7, #12]
 8004862:	f000 f85b 	bl	800491c <gpio_speed>
		gpio_PUPD(port, pinNumber, pinPUPD);
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 f870 	bl	8004950 <gpio_PUPD>
		gpio_PHPL_OD(port, pinNumber, PHPL_OD);
 8004870:	69fa      	ldr	r2, [r7, #28]
 8004872:	68b9      	ldr	r1, [r7, #8]
 8004874:	68f8      	ldr	r0, [r7, #12]
 8004876:	f000 f885 	bl	8004984 <gpio_PHPL_OD>
	} else if (pinMode == ANALOG_MODE) {
		gpio_clk_en(port);
		gpio_moder(port, pinNumber, pinMode);
//		adc_chsel(port, pinNumber);
	}
}
 800487a:	e031      	b.n	80048e0 <gpio_config+0xa8>
	} else if (pinMode == INPUT_MODE) {
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d10d      	bne.n	800489e <gpio_config+0x66>
		gpio_clk_en(port);
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f7ff ff92 	bl	80047ac <gpio_clk_en>
		gpio_moder(port, pinNumber, pinMode);
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	68b9      	ldr	r1, [r7, #8]
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 f82b 	bl	80048e8 <gpio_moder>
		gpio_PUPD(port, pinNumber, pinPUPD);
 8004892:	69ba      	ldr	r2, [r7, #24]
 8004894:	68b9      	ldr	r1, [r7, #8]
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f000 f85a 	bl	8004950 <gpio_PUPD>
}
 800489c:	e020      	b.n	80048e0 <gpio_config+0xa8>
	} else if (pinMode == ALT_MODE) {
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d112      	bne.n	80048ca <gpio_config+0x92>
		gpio_clk_en(port);
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f7ff ff81 	bl	80047ac <gpio_clk_en>
		gpio_moder(port, pinNumber, pinMode);
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	68b9      	ldr	r1, [r7, #8]
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 f81a 	bl	80048e8 <gpio_moder>
		gpio_PUPD(port, pinNumber, pinPUPD);
 80048b4:	69ba      	ldr	r2, [r7, #24]
 80048b6:	68b9      	ldr	r1, [r7, #8]
 80048b8:	68f8      	ldr	r0, [r7, #12]
 80048ba:	f000 f849 	bl	8004950 <gpio_PUPD>
		gpio_PHPL_OD(port, pinNumber, PHPL_OD);
 80048be:	69fa      	ldr	r2, [r7, #28]
 80048c0:	68b9      	ldr	r1, [r7, #8]
 80048c2:	68f8      	ldr	r0, [r7, #12]
 80048c4:	f000 f85e 	bl	8004984 <gpio_PHPL_OD>
}
 80048c8:	e00a      	b.n	80048e0 <gpio_config+0xa8>
	} else if (pinMode == ANALOG_MODE) {
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b03      	cmp	r3, #3
 80048ce:	d107      	bne.n	80048e0 <gpio_config+0xa8>
		gpio_clk_en(port);
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f7ff ff6b 	bl	80047ac <gpio_clk_en>
		gpio_moder(port, pinNumber, pinMode);
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	68b9      	ldr	r1, [r7, #8]
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f000 f804 	bl	80048e8 <gpio_moder>
}
 80048e0:	bf00      	nop
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <gpio_moder>:

void gpio_moder(GPIO_TypeDef *port, uint32_t pinNumber, uint32_t pinMode) {	// Config the mode
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
	port->MODER |= (pinMode << (PINPOS_2B[pinNumber]));	// IN/OP/Alternate/ANALOG
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	4907      	ldr	r1, [pc, #28]	; (8004918 <gpio_moder+0x30>)
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004900:	6879      	ldr	r1, [r7, #4]
 8004902:	fa01 f303 	lsl.w	r3, r1, r3
 8004906:	431a      	orrs	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	601a      	str	r2, [r3, #0]
}
 800490c:	bf00      	nop
 800490e:	3714      	adds	r7, #20
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr
 8004918:	20000010 	.word	0x20000010

0800491c <gpio_speed>:

void gpio_speed(GPIO_TypeDef *port, uint32_t pinNumber, uint32_t pinSpeed) {// Config the speed
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
	port->OSPEEDR |= (pinSpeed << PINPOS_2B[pinNumber]);		// LOW/MED/HIGH/VERYHIGH
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	4907      	ldr	r1, [pc, #28]	; (800494c <gpio_speed+0x30>)
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004934:	6879      	ldr	r1, [r7, #4]
 8004936:	fa01 f303 	lsl.w	r3, r1, r3
 800493a:	431a      	orrs	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	609a      	str	r2, [r3, #8]
}
 8004940:	bf00      	nop
 8004942:	3714      	adds	r7, #20
 8004944:	46bd      	mov	sp, r7
 8004946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494a:	4770      	bx	lr
 800494c:	20000010 	.word	0x20000010

08004950 <gpio_PUPD>:

void gpio_PUPD(GPIO_TypeDef *port, uint32_t pinNumber, uint32_t pinPUPD) {// ENABLE/DISABLE
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
	port->PUPDR |= (pinPUPD << PINPOS_2B[pinNumber]);		// PULL-UP/PULL-DOWN
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	68da      	ldr	r2, [r3, #12]
 8004960:	4907      	ldr	r1, [pc, #28]	; (8004980 <gpio_PUPD+0x30>)
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004968:	6879      	ldr	r1, [r7, #4]
 800496a:	fa01 f303 	lsl.w	r3, r1, r3
 800496e:	431a      	orrs	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	60da      	str	r2, [r3, #12]
}
 8004974:	bf00      	nop
 8004976:	3714      	adds	r7, #20
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr
 8004980:	20000010 	.word	0x20000010

08004984 <gpio_PHPL_OD>:
void gpio_PHPL_OD(GPIO_TypeDef *port, uint32_t pinNumber, uint32_t PHPL_OD) {// ENABLE/DISABLE
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]
	port->OTYPER |= (PHPL_OD << pinNumber);	// PUSH-PULL/OPEN DRAIN
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	6879      	ldr	r1, [r7, #4]
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	fa01 f303 	lsl.w	r3, r1, r3
 800499c:	431a      	orrs	r2, r3
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	605a      	str	r2, [r3, #4]
}
 80049a2:	bf00      	nop
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
	...

080049b0 <gpio_IT_config>:
	return flag;
}
/**************************************************************************************/

/*******************************INTERRUPT CONFIGURATION*********************************/
void gpio_IT_config(GPIO_TypeDef *port, uint32_t pinNumber, uint8_t edge) {
 80049b0:	b480      	push	{r7}
 80049b2:	b085      	sub	sp, #20
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	4613      	mov	r3, r2
 80049bc:	71fb      	strb	r3, [r7, #7]
	SYSCFG_CLK_EN;
 80049be:	4baa      	ldr	r3, [pc, #680]	; (8004c68 <gpio_IT_config+0x2b8>)
 80049c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049c2:	4aa9      	ldr	r2, [pc, #676]	; (8004c68 <gpio_IT_config+0x2b8>)
 80049c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80049c8:	6453      	str	r3, [r2, #68]	; 0x44
	if (port == GPIOA) {
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	4aa7      	ldr	r2, [pc, #668]	; (8004c6c <gpio_IT_config+0x2bc>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d166      	bne.n	8004aa0 <gpio_IT_config+0xf0>
		switch (pinNumber) {
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2b0f      	cmp	r3, #15
 80049d6:	f200 81ca 	bhi.w	8004d6e <gpio_IT_config+0x3be>
 80049da:	a201      	add	r2, pc, #4	; (adr r2, 80049e0 <gpio_IT_config+0x30>)
 80049dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e0:	08004a21 	.word	0x08004a21
 80049e4:	08004a29 	.word	0x08004a29
 80049e8:	08004a31 	.word	0x08004a31
 80049ec:	08004a39 	.word	0x08004a39
 80049f0:	08004a41 	.word	0x08004a41
 80049f4:	08004a49 	.word	0x08004a49
 80049f8:	08004a51 	.word	0x08004a51
 80049fc:	08004a59 	.word	0x08004a59
 8004a00:	08004a61 	.word	0x08004a61
 8004a04:	08004a69 	.word	0x08004a69
 8004a08:	08004a71 	.word	0x08004a71
 8004a0c:	08004a79 	.word	0x08004a79
 8004a10:	08004a81 	.word	0x08004a81
 8004a14:	08004a89 	.word	0x08004a89
 8004a18:	08004a91 	.word	0x08004a91
 8004a1c:	08004a99 	.word	0x08004a99
		case 0:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI0_PA;
 8004a20:	4b93      	ldr	r3, [pc, #588]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a22:	2200      	movs	r2, #0
 8004a24:	609a      	str	r2, [r3, #8]
			break;
 8004a26:	e1a2      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 1:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI1_PA;
 8004a28:	4b91      	ldr	r3, [pc, #580]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	609a      	str	r2, [r3, #8]
			break;
 8004a2e:	e19e      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 2:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI2_PA;
 8004a30:	4b8f      	ldr	r3, [pc, #572]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	609a      	str	r2, [r3, #8]
			break;
 8004a36:	e19a      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 3:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI3_PA;
 8004a38:	4b8d      	ldr	r3, [pc, #564]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	609a      	str	r2, [r3, #8]
			break;
 8004a3e:	e196      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 4:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI4_PA;
 8004a40:	4b8b      	ldr	r3, [pc, #556]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	60da      	str	r2, [r3, #12]
			break;
 8004a46:	e192      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 5:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI5_PA;
 8004a48:	4b89      	ldr	r3, [pc, #548]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	60da      	str	r2, [r3, #12]
			break;
 8004a4e:	e18e      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 6:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI6_PA;
 8004a50:	4b87      	ldr	r3, [pc, #540]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	60da      	str	r2, [r3, #12]
			break;
 8004a56:	e18a      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 7:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI7_PA;
 8004a58:	4b85      	ldr	r3, [pc, #532]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	60da      	str	r2, [r3, #12]
			break;
 8004a5e:	e186      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 8:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI8_PA;
 8004a60:	4b83      	ldr	r3, [pc, #524]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	611a      	str	r2, [r3, #16]
			break;
 8004a66:	e182      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 9:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI9_PA;
 8004a68:	4b81      	ldr	r3, [pc, #516]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	611a      	str	r2, [r3, #16]
			break;
 8004a6e:	e17e      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 10:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI10_PA;
 8004a70:	4b7f      	ldr	r3, [pc, #508]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a72:	2200      	movs	r2, #0
 8004a74:	611a      	str	r2, [r3, #16]
			break;
 8004a76:	e17a      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 11:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI11_PA;
 8004a78:	4b7d      	ldr	r3, [pc, #500]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	611a      	str	r2, [r3, #16]
			break;
 8004a7e:	e176      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 12:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI12_PA;
 8004a80:	4b7b      	ldr	r3, [pc, #492]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	615a      	str	r2, [r3, #20]
			break;
 8004a86:	e172      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 13:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI13_PA;
 8004a88:	4b79      	ldr	r3, [pc, #484]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	615a      	str	r2, [r3, #20]
			break;
 8004a8e:	e16e      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 14:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI14_PA;
 8004a90:	4b77      	ldr	r3, [pc, #476]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	615a      	str	r2, [r3, #20]
			break;
 8004a96:	e16a      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 15:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI15_PA;
 8004a98:	4b75      	ldr	r3, [pc, #468]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	615a      	str	r2, [r3, #20]
			break;
 8004a9e:	e166      	b.n	8004d6e <gpio_IT_config+0x3be>
		}	// end of Port A
	} else if (port == GPIOB) {
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	4a74      	ldr	r2, [pc, #464]	; (8004c74 <gpio_IT_config+0x2c4>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d16f      	bne.n	8004b88 <gpio_IT_config+0x1d8>
		switch (pinNumber) {
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	2b0f      	cmp	r3, #15
 8004aac:	f200 815f 	bhi.w	8004d6e <gpio_IT_config+0x3be>
 8004ab0:	a201      	add	r2, pc, #4	; (adr r2, 8004ab8 <gpio_IT_config+0x108>)
 8004ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab6:	bf00      	nop
 8004ab8:	08004af9 	.word	0x08004af9
 8004abc:	08004b01 	.word	0x08004b01
 8004ac0:	08004b09 	.word	0x08004b09
 8004ac4:	08004b13 	.word	0x08004b13
 8004ac8:	08004b1d 	.word	0x08004b1d
 8004acc:	08004b25 	.word	0x08004b25
 8004ad0:	08004b2d 	.word	0x08004b2d
 8004ad4:	08004b37 	.word	0x08004b37
 8004ad8:	08004b41 	.word	0x08004b41
 8004adc:	08004b49 	.word	0x08004b49
 8004ae0:	08004b51 	.word	0x08004b51
 8004ae4:	08004b5b 	.word	0x08004b5b
 8004ae8:	08004b65 	.word	0x08004b65
 8004aec:	08004b6d 	.word	0x08004b6d
 8004af0:	08004b75 	.word	0x08004b75
 8004af4:	08004b7f 	.word	0x08004b7f
		case 0:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI0_PB;
 8004af8:	4b5d      	ldr	r3, [pc, #372]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004afa:	2201      	movs	r2, #1
 8004afc:	609a      	str	r2, [r3, #8]
			break;
 8004afe:	e136      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 1:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI1_PB;
 8004b00:	4b5b      	ldr	r3, [pc, #364]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b02:	2210      	movs	r2, #16
 8004b04:	609a      	str	r2, [r3, #8]
			break;
 8004b06:	e132      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 2:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI2_PB;
 8004b08:	4b59      	ldr	r3, [pc, #356]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b0e:	609a      	str	r2, [r3, #8]
			break;
 8004b10:	e12d      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 3:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI3_PB;
 8004b12:	4b57      	ldr	r3, [pc, #348]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b18:	609a      	str	r2, [r3, #8]
			break;
 8004b1a:	e128      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 4:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI4_PB;
 8004b1c:	4b54      	ldr	r3, [pc, #336]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b1e:	2201      	movs	r2, #1
 8004b20:	60da      	str	r2, [r3, #12]
			break;
 8004b22:	e124      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 5:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI5_PB;
 8004b24:	4b52      	ldr	r3, [pc, #328]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b26:	2210      	movs	r2, #16
 8004b28:	60da      	str	r2, [r3, #12]
			break;
 8004b2a:	e120      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 6:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI6_PB;
 8004b2c:	4b50      	ldr	r3, [pc, #320]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b32:	60da      	str	r2, [r3, #12]
			break;
 8004b34:	e11b      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 7:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI7_PB;
 8004b36:	4b4e      	ldr	r3, [pc, #312]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b3c:	60da      	str	r2, [r3, #12]
			break;
 8004b3e:	e116      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 8:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI8_PB;
 8004b40:	4b4b      	ldr	r3, [pc, #300]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b42:	2201      	movs	r2, #1
 8004b44:	611a      	str	r2, [r3, #16]
			break;
 8004b46:	e112      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 9:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI9_PB;
 8004b48:	4b49      	ldr	r3, [pc, #292]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b4a:	2210      	movs	r2, #16
 8004b4c:	611a      	str	r2, [r3, #16]
			break;
 8004b4e:	e10e      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 10:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI10_PB;
 8004b50:	4b47      	ldr	r3, [pc, #284]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b56:	611a      	str	r2, [r3, #16]
			break;
 8004b58:	e109      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 11:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI11_PB;
 8004b5a:	4b45      	ldr	r3, [pc, #276]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b60:	611a      	str	r2, [r3, #16]
			break;
 8004b62:	e104      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 12:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI12_PB;
 8004b64:	4b42      	ldr	r3, [pc, #264]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b66:	2201      	movs	r2, #1
 8004b68:	615a      	str	r2, [r3, #20]
			break;
 8004b6a:	e100      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 13:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI13_PB;
 8004b6c:	4b40      	ldr	r3, [pc, #256]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b6e:	2210      	movs	r2, #16
 8004b70:	615a      	str	r2, [r3, #20]
			break;
 8004b72:	e0fc      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 14:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI14_PB;
 8004b74:	4b3e      	ldr	r3, [pc, #248]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b7a:	615a      	str	r2, [r3, #20]
			break;
 8004b7c:	e0f7      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 15:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI15_PB;
 8004b7e:	4b3c      	ldr	r3, [pc, #240]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004b80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004b84:	615a      	str	r2, [r3, #20]
			break;
 8004b86:	e0f2      	b.n	8004d6e <gpio_IT_config+0x3be>
		}	// end of Port B
	} else if (port == GPIOC) {
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a3b      	ldr	r2, [pc, #236]	; (8004c78 <gpio_IT_config+0x2c8>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d17a      	bne.n	8004c86 <gpio_IT_config+0x2d6>
		switch (pinNumber) {
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b0f      	cmp	r3, #15
 8004b94:	f200 80eb 	bhi.w	8004d6e <gpio_IT_config+0x3be>
 8004b98:	a201      	add	r2, pc, #4	; (adr r2, 8004ba0 <gpio_IT_config+0x1f0>)
 8004b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b9e:	bf00      	nop
 8004ba0:	08004be1 	.word	0x08004be1
 8004ba4:	08004be9 	.word	0x08004be9
 8004ba8:	08004bf1 	.word	0x08004bf1
 8004bac:	08004bfb 	.word	0x08004bfb
 8004bb0:	08004c05 	.word	0x08004c05
 8004bb4:	08004c0d 	.word	0x08004c0d
 8004bb8:	08004c15 	.word	0x08004c15
 8004bbc:	08004c1f 	.word	0x08004c1f
 8004bc0:	08004c29 	.word	0x08004c29
 8004bc4:	08004c31 	.word	0x08004c31
 8004bc8:	08004c39 	.word	0x08004c39
 8004bcc:	08004c43 	.word	0x08004c43
 8004bd0:	08004c4d 	.word	0x08004c4d
 8004bd4:	08004c55 	.word	0x08004c55
 8004bd8:	08004c5d 	.word	0x08004c5d
 8004bdc:	08004c7d 	.word	0x08004c7d
		case 0:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI0_PC;
 8004be0:	4b23      	ldr	r3, [pc, #140]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004be2:	2202      	movs	r2, #2
 8004be4:	609a      	str	r2, [r3, #8]
			break;
 8004be6:	e0c2      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 1:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI1_PC;
 8004be8:	4b21      	ldr	r3, [pc, #132]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004bea:	2220      	movs	r2, #32
 8004bec:	609a      	str	r2, [r3, #8]
			break;
 8004bee:	e0be      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 2:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI2_PC;
 8004bf0:	4b1f      	ldr	r3, [pc, #124]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004bf2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bf6:	609a      	str	r2, [r3, #8]
			break;
 8004bf8:	e0b9      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 3:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI3_PC;
 8004bfa:	4b1d      	ldr	r3, [pc, #116]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004bfc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c00:	609a      	str	r2, [r3, #8]
			break;
 8004c02:	e0b4      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 4:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI4_PC;
 8004c04:	4b1a      	ldr	r3, [pc, #104]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c06:	2202      	movs	r2, #2
 8004c08:	60da      	str	r2, [r3, #12]
			break;
 8004c0a:	e0b0      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 5:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI5_PC;
 8004c0c:	4b18      	ldr	r3, [pc, #96]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c0e:	2220      	movs	r2, #32
 8004c10:	60da      	str	r2, [r3, #12]
			break;
 8004c12:	e0ac      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 6:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI6_PC;
 8004c14:	4b16      	ldr	r3, [pc, #88]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c1a:	60da      	str	r2, [r3, #12]
			break;
 8004c1c:	e0a7      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 7:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI7_PC;
 8004c1e:	4b14      	ldr	r3, [pc, #80]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c20:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c24:	60da      	str	r2, [r3, #12]
			break;
 8004c26:	e0a2      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 8:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI8_PC;
 8004c28:	4b11      	ldr	r3, [pc, #68]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	611a      	str	r2, [r3, #16]
			break;
 8004c2e:	e09e      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 9:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI9_PC;
 8004c30:	4b0f      	ldr	r3, [pc, #60]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c32:	2220      	movs	r2, #32
 8004c34:	611a      	str	r2, [r3, #16]
			break;
 8004c36:	e09a      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 10:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI10_PC;
 8004c38:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c3e:	611a      	str	r2, [r3, #16]
			break;
 8004c40:	e095      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 11:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI11_PC;
 8004c42:	4b0b      	ldr	r3, [pc, #44]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c44:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c48:	611a      	str	r2, [r3, #16]
			break;
 8004c4a:	e090      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 12:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI12_PC;
 8004c4c:	4b08      	ldr	r3, [pc, #32]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c4e:	2202      	movs	r2, #2
 8004c50:	615a      	str	r2, [r3, #20]
			break;
 8004c52:	e08c      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 13:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI13_PC;
 8004c54:	4b06      	ldr	r3, [pc, #24]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c56:	2220      	movs	r2, #32
 8004c58:	615a      	str	r2, [r3, #20]
			break;
 8004c5a:	e088      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 14:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI14_PC;
 8004c5c:	4b04      	ldr	r3, [pc, #16]	; (8004c70 <gpio_IT_config+0x2c0>)
 8004c5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c62:	615a      	str	r2, [r3, #20]
			break;
 8004c64:	e083      	b.n	8004d6e <gpio_IT_config+0x3be>
 8004c66:	bf00      	nop
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	40020000 	.word	0x40020000
 8004c70:	40013800 	.word	0x40013800
 8004c74:	40020400 	.word	0x40020400
 8004c78:	40020800 	.word	0x40020800
		case 15:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI15_PC;
 8004c7c:	4b58      	ldr	r3, [pc, #352]	; (8004de0 <gpio_IT_config+0x430>)
 8004c7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c82:	615a      	str	r2, [r3, #20]
			break;
 8004c84:	e073      	b.n	8004d6e <gpio_IT_config+0x3be>
		}	// end of Port C
	} else if (port == GPIOD) {
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	4a56      	ldr	r2, [pc, #344]	; (8004de4 <gpio_IT_config+0x434>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d16e      	bne.n	8004d6c <gpio_IT_config+0x3bc>
		switch (pinNumber) {
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	2b0f      	cmp	r3, #15
 8004c92:	d86c      	bhi.n	8004d6e <gpio_IT_config+0x3be>
 8004c94:	a201      	add	r2, pc, #4	; (adr r2, 8004c9c <gpio_IT_config+0x2ec>)
 8004c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9a:	bf00      	nop
 8004c9c:	08004cdd 	.word	0x08004cdd
 8004ca0:	08004ce5 	.word	0x08004ce5
 8004ca4:	08004ced 	.word	0x08004ced
 8004ca8:	08004cf7 	.word	0x08004cf7
 8004cac:	08004d01 	.word	0x08004d01
 8004cb0:	08004d09 	.word	0x08004d09
 8004cb4:	08004d11 	.word	0x08004d11
 8004cb8:	08004d1b 	.word	0x08004d1b
 8004cbc:	08004d25 	.word	0x08004d25
 8004cc0:	08004d2d 	.word	0x08004d2d
 8004cc4:	08004d35 	.word	0x08004d35
 8004cc8:	08004d3f 	.word	0x08004d3f
 8004ccc:	08004d49 	.word	0x08004d49
 8004cd0:	08004d51 	.word	0x08004d51
 8004cd4:	08004d59 	.word	0x08004d59
 8004cd8:	08004d63 	.word	0x08004d63
		case 0:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI0_PD;
 8004cdc:	4b40      	ldr	r3, [pc, #256]	; (8004de0 <gpio_IT_config+0x430>)
 8004cde:	2203      	movs	r2, #3
 8004ce0:	609a      	str	r2, [r3, #8]
			break;
 8004ce2:	e044      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 1:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI1_PD;
 8004ce4:	4b3e      	ldr	r3, [pc, #248]	; (8004de0 <gpio_IT_config+0x430>)
 8004ce6:	2230      	movs	r2, #48	; 0x30
 8004ce8:	609a      	str	r2, [r3, #8]
			break;
 8004cea:	e040      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 2:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI2_PD;
 8004cec:	4b3c      	ldr	r3, [pc, #240]	; (8004de0 <gpio_IT_config+0x430>)
 8004cee:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004cf2:	609a      	str	r2, [r3, #8]
			break;
 8004cf4:	e03b      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 3:
			SYSCFG->EXTICR[0] = SYSCFG_EXTICR1_EXTI3_PD;
 8004cf6:	4b3a      	ldr	r3, [pc, #232]	; (8004de0 <gpio_IT_config+0x430>)
 8004cf8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004cfc:	609a      	str	r2, [r3, #8]
			break;
 8004cfe:	e036      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 4:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI4_PD;
 8004d00:	4b37      	ldr	r3, [pc, #220]	; (8004de0 <gpio_IT_config+0x430>)
 8004d02:	2203      	movs	r2, #3
 8004d04:	60da      	str	r2, [r3, #12]
			break;
 8004d06:	e032      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 5:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI5_PD;
 8004d08:	4b35      	ldr	r3, [pc, #212]	; (8004de0 <gpio_IT_config+0x430>)
 8004d0a:	2230      	movs	r2, #48	; 0x30
 8004d0c:	60da      	str	r2, [r3, #12]
			break;
 8004d0e:	e02e      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 6:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI6_PD;
 8004d10:	4b33      	ldr	r3, [pc, #204]	; (8004de0 <gpio_IT_config+0x430>)
 8004d12:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004d16:	60da      	str	r2, [r3, #12]
			break;
 8004d18:	e029      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 7:
			SYSCFG->EXTICR[1] = SYSCFG_EXTICR2_EXTI7_PD;
 8004d1a:	4b31      	ldr	r3, [pc, #196]	; (8004de0 <gpio_IT_config+0x430>)
 8004d1c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004d20:	60da      	str	r2, [r3, #12]
			break;
 8004d22:	e024      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 8:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI8_PD;
 8004d24:	4b2e      	ldr	r3, [pc, #184]	; (8004de0 <gpio_IT_config+0x430>)
 8004d26:	2203      	movs	r2, #3
 8004d28:	611a      	str	r2, [r3, #16]
			break;
 8004d2a:	e020      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 9:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI9_PD;
 8004d2c:	4b2c      	ldr	r3, [pc, #176]	; (8004de0 <gpio_IT_config+0x430>)
 8004d2e:	2230      	movs	r2, #48	; 0x30
 8004d30:	611a      	str	r2, [r3, #16]
			break;
 8004d32:	e01c      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 10:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI10_PD;
 8004d34:	4b2a      	ldr	r3, [pc, #168]	; (8004de0 <gpio_IT_config+0x430>)
 8004d36:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004d3a:	611a      	str	r2, [r3, #16]
			break;
 8004d3c:	e017      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 11:
			SYSCFG->EXTICR[2] = SYSCFG_EXTICR3_EXTI11_PD;
 8004d3e:	4b28      	ldr	r3, [pc, #160]	; (8004de0 <gpio_IT_config+0x430>)
 8004d40:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004d44:	611a      	str	r2, [r3, #16]
			break;
 8004d46:	e012      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 12:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI12_PD;
 8004d48:	4b25      	ldr	r3, [pc, #148]	; (8004de0 <gpio_IT_config+0x430>)
 8004d4a:	2203      	movs	r2, #3
 8004d4c:	615a      	str	r2, [r3, #20]
			break;
 8004d4e:	e00e      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 13:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI13_PD;
 8004d50:	4b23      	ldr	r3, [pc, #140]	; (8004de0 <gpio_IT_config+0x430>)
 8004d52:	2230      	movs	r2, #48	; 0x30
 8004d54:	615a      	str	r2, [r3, #20]
			break;
 8004d56:	e00a      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 14:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI14_PD;
 8004d58:	4b21      	ldr	r3, [pc, #132]	; (8004de0 <gpio_IT_config+0x430>)
 8004d5a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8004d5e:	615a      	str	r2, [r3, #20]
			break;
 8004d60:	e005      	b.n	8004d6e <gpio_IT_config+0x3be>
		case 15:
			SYSCFG->EXTICR[3] = SYSCFG_EXTICR4_EXTI15_PD;
 8004d62:	4b1f      	ldr	r3, [pc, #124]	; (8004de0 <gpio_IT_config+0x430>)
 8004d64:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004d68:	615a      	str	r2, [r3, #20]
			break;
 8004d6a:	e000      	b.n	8004d6e <gpio_IT_config+0x3be>
		}	// end of Port D
	}
 8004d6c:	bf00      	nop

	if (edge == RISING_EDGE) {
 8004d6e:	79fb      	ldrb	r3, [r7, #7]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d10a      	bne.n	8004d8a <gpio_IT_config+0x3da>
		EXTI->RTSR |= 1 << pinNumber;
 8004d74:	4b1c      	ldr	r3, [pc, #112]	; (8004de8 <gpio_IT_config+0x438>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	2101      	movs	r1, #1
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d80:	4611      	mov	r1, r2
 8004d82:	4a19      	ldr	r2, [pc, #100]	; (8004de8 <gpio_IT_config+0x438>)
 8004d84:	430b      	orrs	r3, r1
 8004d86:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= 1 << pinNumber;
	} else if (edge == RISING_FALLING_EDGE) {
		EXTI->RTSR |= 1 << pinNumber;
		EXTI->FTSR |= 1 << pinNumber;
	}
}
 8004d88:	e024      	b.n	8004dd4 <gpio_IT_config+0x424>
	} else if (edge == FALLING_EDGE) {
 8004d8a:	79fb      	ldrb	r3, [r7, #7]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d10a      	bne.n	8004da6 <gpio_IT_config+0x3f6>
		EXTI->FTSR |= 1 << pinNumber;
 8004d90:	4b15      	ldr	r3, [pc, #84]	; (8004de8 <gpio_IT_config+0x438>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	2101      	movs	r1, #1
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	fa01 f202 	lsl.w	r2, r1, r2
 8004d9c:	4611      	mov	r1, r2
 8004d9e:	4a12      	ldr	r2, [pc, #72]	; (8004de8 <gpio_IT_config+0x438>)
 8004da0:	430b      	orrs	r3, r1
 8004da2:	60d3      	str	r3, [r2, #12]
}
 8004da4:	e016      	b.n	8004dd4 <gpio_IT_config+0x424>
	} else if (edge == RISING_FALLING_EDGE) {
 8004da6:	79fb      	ldrb	r3, [r7, #7]
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d113      	bne.n	8004dd4 <gpio_IT_config+0x424>
		EXTI->RTSR |= 1 << pinNumber;
 8004dac:	4b0e      	ldr	r3, [pc, #56]	; (8004de8 <gpio_IT_config+0x438>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	2101      	movs	r1, #1
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	fa01 f202 	lsl.w	r2, r1, r2
 8004db8:	4611      	mov	r1, r2
 8004dba:	4a0b      	ldr	r2, [pc, #44]	; (8004de8 <gpio_IT_config+0x438>)
 8004dbc:	430b      	orrs	r3, r1
 8004dbe:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= 1 << pinNumber;
 8004dc0:	4b09      	ldr	r3, [pc, #36]	; (8004de8 <gpio_IT_config+0x438>)
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	fa01 f202 	lsl.w	r2, r1, r2
 8004dcc:	4611      	mov	r1, r2
 8004dce:	4a06      	ldr	r2, [pc, #24]	; (8004de8 <gpio_IT_config+0x438>)
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	60d3      	str	r3, [r2, #12]
}
 8004dd4:	bf00      	nop
 8004dd6:	3714      	adds	r7, #20
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr
 8004de0:	40013800 	.word	0x40013800
 8004de4:	40020c00 	.word	0x40020c00
 8004de8:	40013c00 	.word	0x40013c00

08004dec <gpio_IT_EN>:

void gpio_IT_EN(uint8_t pinNumber, IRQn_Type irqNumber) {//Interrupt Enable Function
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	4603      	mov	r3, r0
 8004df4:	460a      	mov	r2, r1
 8004df6:	71fb      	strb	r3, [r7, #7]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	71bb      	strb	r3, [r7, #6]
	EXTI->IMR |= 1 << pinNumber;	//enable interrupt in EXTI
 8004dfc:	4b09      	ldr	r3, [pc, #36]	; (8004e24 <gpio_IT_EN+0x38>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	79fa      	ldrb	r2, [r7, #7]
 8004e02:	2101      	movs	r1, #1
 8004e04:	fa01 f202 	lsl.w	r2, r1, r2
 8004e08:	4611      	mov	r1, r2
 8004e0a:	4a06      	ldr	r2, [pc, #24]	; (8004e24 <gpio_IT_EN+0x38>)
 8004e0c:	430b      	orrs	r3, r1
 8004e0e:	6013      	str	r3, [r2, #0]
	NVIC_EnableIRQ(irqNumber);		//enable interrupt in NVIC
 8004e10:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff fcab 	bl	8004770 <__NVIC_EnableIRQ>
}
 8004e1a:	bf00      	nop
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}
 8004e22:	bf00      	nop
 8004e24:	40013c00 	.word	0x40013c00

08004e28 <gpio_IT_CHK>:

void gpio_IT_SW(uint8_t pinNumber) {			//Interrupt Software generate
	EXTI->SWIER |= 1 << pinNumber;				//TODO: Not Done for now
}

uint8_t gpio_IT_CHK(uint8_t pinNumber) {			//Interrupt check function
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	4603      	mov	r3, r0
 8004e30:	71fb      	strb	r3, [r7, #7]
	if ((EXTI->PR) & (1 << pinNumber)) {				//Check pending register
 8004e32:	4b09      	ldr	r3, [pc, #36]	; (8004e58 <gpio_IT_CHK+0x30>)
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	79fa      	ldrb	r2, [r7, #7]
 8004e38:	2101      	movs	r1, #1
 8004e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8004e3e:	4013      	ands	r3, r2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <gpio_IT_CHK+0x20>
		return 1;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e000      	b.n	8004e4a <gpio_IT_CHK+0x22>
	} else {
		return 0;
 8004e48:	2300      	movs	r3, #0
	}
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40013c00 	.word	0x40013c00

08004e5c <gpio_IT_CLR>:

void gpio_IT_CLR(uint8_t pinNumber) {				//Interrupt clear function
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	4603      	mov	r3, r0
 8004e64:	71fb      	strb	r3, [r7, #7]
	EXTI->PR = 1 << pinNumber;		//clear pending register
 8004e66:	79fb      	ldrb	r3, [r7, #7]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	409a      	lsls	r2, r3
 8004e6c:	4b03      	ldr	r3, [pc, #12]	; (8004e7c <gpio_IT_CLR+0x20>)
 8004e6e:	615a      	str	r2, [r3, #20]
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr
 8004e7c:	40013c00 	.word	0x40013c00

08004e80 <USART_WRITE>:
	uint32_t baud = (uint32_t) (SystemCoreClock / bd_rate);
	usart->BRR |= baud / 2;
}

/* Write a character to USART1 */
BML_StatusTypeDef USART_WRITE(USART_TypeDef *usart, uint8_t *ch, uint32_t len, uint16_t timeout) {
 8004e80:	b480      	push	{r7}
 8004e82:	b087      	sub	sp, #28
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
 8004e8c:	807b      	strh	r3, [r7, #2]
	uint16_t i = timeout;
 8004e8e:	887b      	ldrh	r3, [r7, #2]
 8004e90:	82bb      	strh	r3, [r7, #20]
	for (uint8_t i = 0; i < len; i++) {
 8004e92:	2300      	movs	r3, #0
 8004e94:	75fb      	strb	r3, [r7, #23]
 8004e96:	e017      	b.n	8004ec8 <USART_WRITE+0x48>
		if (len == 1) {
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d103      	bne.n	8004ea6 <USART_WRITE+0x26>
			usart->DR = ch;
 8004e9e:	68ba      	ldr	r2, [r7, #8]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	605a      	str	r2, [r3, #4]
 8004ea4:	e006      	b.n	8004eb4 <USART_WRITE+0x34>
		} else {
			usart->DR = ch[i];
 8004ea6:	7dfb      	ldrb	r3, [r7, #23]
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	4413      	add	r3, r2
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	605a      	str	r2, [r3, #4]
		}
		while (!(usart->SR & USART_SR_TXE)){
 8004eb4:	bf00      	nop
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d0f9      	beq.n	8004eb6 <USART_WRITE+0x36>
	for (uint8_t i = 0; i < len; i++) {
 8004ec2:	7dfb      	ldrb	r3, [r7, #23]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	75fb      	strb	r3, [r7, #23]
 8004ec8:	7dfb      	ldrb	r3, [r7, #23]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d8e3      	bhi.n	8004e98 <USART_WRITE+0x18>
//			if(i <= 0){
//				return BML_TIMEOUT;
//			}
		}
	}
	return BML_OK;
 8004ed0:	2300      	movs	r3, #0
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	371c      	adds	r7, #28
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004edc:	4770      	bx	lr
	...

08004ee0 <print>:
	return chr;
}

//******************************* UART SERIAL PRINTING ***************************************//

void print(const char *fmt, ...) {
 8004ee0:	b40f      	push	{r0, r1, r2, r3}
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b082      	sub	sp, #8
 8004ee6:	af00      	add	r7, sp, #0
	static char buffer[256];
	va_list args;
	va_start(args, fmt);
 8004ee8:	f107 0314 	add.w	r3, r7, #20
 8004eec:	603b      	str	r3, [r7, #0]
	vsnprintf(buffer, sizeof(buffer), fmt, args);
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ef6:	480a      	ldr	r0, [pc, #40]	; (8004f20 <print+0x40>)
 8004ef8:	f001 feca 	bl	8006c90 <vsniprintf>
	va_end(args);

	uint16_t len = strlen(buffer);
 8004efc:	4808      	ldr	r0, [pc, #32]	; (8004f20 <print+0x40>)
 8004efe:	f7fb f96f 	bl	80001e0 <strlen>
 8004f02:	4603      	mov	r3, r0
 8004f04:	80fb      	strh	r3, [r7, #6]
	USART_WRITE(UART_TYPE, buffer, len, 100);
 8004f06:	88fa      	ldrh	r2, [r7, #6]
 8004f08:	2364      	movs	r3, #100	; 0x64
 8004f0a:	4905      	ldr	r1, [pc, #20]	; (8004f20 <print+0x40>)
 8004f0c:	4805      	ldr	r0, [pc, #20]	; (8004f24 <print+0x44>)
 8004f0e:	f7ff ffb7 	bl	8004e80 <USART_WRITE>

}
 8004f12:	bf00      	nop
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f1c:	b004      	add	sp, #16
 8004f1e:	4770      	bx	lr
 8004f20:	200003ac 	.word	0x200003ac
 8004f24:	40004400 	.word	0x40004400

08004f28 <max30100_init>:
		max30100_mode_t mode, max30100_sampling_rate_t sampling_rate,
		max30100_pulse_width_t pulse_width, max30100_current_t ir_current,
		max30100_current_t start_red_current, uint8_t mean_filter_size,
		uint8_t pulse_bpm_sample_size,
		bool high_res_mode,
		bool debug) {
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b086      	sub	sp, #24
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	60f8      	str	r0, [r7, #12]
 8004f30:	60b9      	str	r1, [r7, #8]
 8004f32:	4611      	mov	r1, r2
 8004f34:	461a      	mov	r2, r3
 8004f36:	460b      	mov	r3, r1
 8004f38:	71fb      	strb	r3, [r7, #7]
 8004f3a:	4613      	mov	r3, r2
 8004f3c:	71bb      	strb	r3, [r7, #6]
	this->_ui2c = hi2c;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	601a      	str	r2, [r3, #0]
	if (HAL_I2C_IsDeviceReady(this->_ui2c, MAX30100_DEVICE, 2, 100) != HAL_OK) {
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6818      	ldr	r0, [r3, #0]
 8004f48:	2364      	movs	r3, #100	; 0x64
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	21ae      	movs	r1, #174	; 0xae
 8004f4e:	f7fe f83f 	bl	8002fd0 <HAL_I2C_IsDeviceReady>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <max30100_init+0x34>
			return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e0f2      	b.n	8005142 <max30100_init+0x21a>
		}

	this->acceptable_intense_diff = MAX30100_DEFAULT_ACCEPTABLE_INTENSITY_DIFF;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	4a7b      	ldr	r2, [pc, #492]	; (800514c <max30100_init+0x224>)
 8004f60:	625a      	str	r2, [r3, #36]	; 0x24
	this->red_current_adj_ms = MAX30100_DEFAULT_RED_LED_CURRENT_ADJUSTMENT_MS;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004f68:	629a      	str	r2, [r3, #40]	; 0x28
	this->reset_spo2_pulse_n = MAX30100_DEFAULT_RESET_SPO2_EVERY_N_PULSES;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2204      	movs	r2, #4
 8004f6e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	this->dc_alpha = MAX30100_DEFAULT_ALPHA;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	4a76      	ldr	r2, [pc, #472]	; (8005150 <max30100_init+0x228>)
 8004f76:	631a      	str	r2, [r3, #48]	; 0x30
	this->pulse_min_threshold = MAX30100_DEFAULT_PULSE_MIN_THRESHOLD;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2264      	movs	r2, #100	; 0x64
 8004f7c:	869a      	strh	r2, [r3, #52]	; 0x34
	this->pulse_max_threshold = MAX30100_DEFAULT_PULSE_MAX_THRESHOLD;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004f84:	86da      	strh	r2, [r3, #54]	; 0x36

	this->mean_filter_size = mean_filter_size;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8004f8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	this->pulse_bpm_sample_size = pulse_bpm_sample_size;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8004f96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	this->debug = debug;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004fa0:	711a      	strb	r2, [r3, #4]
	this->current_pulse_detector_state = MAX30100_PULSE_IDLE;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	731a      	strb	r2, [r3, #12]

	this->mean_diff_ir.values = NULL;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2200      	movs	r2, #0
 8004fac:	65da      	str	r2, [r3, #92]	; 0x5c
	this->values_bpm = NULL;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	615a      	str	r2, [r3, #20]
	this->mean_diff_ir.values = malloc(sizeof(float) * mean_filter_size);
 8004fb4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f001 f8b2 	bl	8006124 <malloc>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	461a      	mov	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	65da      	str	r2, [r3, #92]	; 0x5c
	this->values_bpm = malloc(sizeof(float) * pulse_bpm_sample_size);
 8004fc8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f001 f8a8 	bl	8006124 <malloc>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	615a      	str	r2, [r3, #20]

	if (!(this->values_bpm) || !(this->mean_diff_ir.values))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	695b      	ldr	r3, [r3, #20]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <max30100_init+0xc4>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <max30100_init+0xc8>
		return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0a8      	b.n	8005142 <max30100_init+0x21a>

	HAL_StatusTypeDef ret = max30100_set_mode(this, mode);
 8004ff0:	79fb      	ldrb	r3, [r7, #7]
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 fcd5 	bl	80059a4 <max30100_set_mode>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK)
 8004ffe:	7dfb      	ldrb	r3, [r7, #23]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <max30100_init+0xe0>
		return ret;
 8005004:	7dfb      	ldrb	r3, [r7, #23]
 8005006:	e09c      	b.n	8005142 <max30100_init+0x21a>

	ret = max30100_set_sampling_rate(this, sampling_rate);
 8005008:	79bb      	ldrb	r3, [r7, #6]
 800500a:	4619      	mov	r1, r3
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f000 fd21 	bl	8005a54 <max30100_set_sampling_rate>
 8005012:	4603      	mov	r3, r0
 8005014:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK)
 8005016:	7dfb      	ldrb	r3, [r7, #23]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d001      	beq.n	8005020 <max30100_init+0xf8>
		return ret;
 800501c:	7dfb      	ldrb	r3, [r7, #23]
 800501e:	e090      	b.n	8005142 <max30100_init+0x21a>
	ret = max30100_set_pulse_width(this, pulse_width);
 8005020:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005024:	4619      	mov	r1, r3
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f000 fd3d 	bl	8005aa6 <max30100_set_pulse_width>
 800502c:	4603      	mov	r3, r0
 800502e:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK)
 8005030:	7dfb      	ldrb	r3, [r7, #23]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <max30100_init+0x112>
		return ret;
 8005036:	7dfb      	ldrb	r3, [r7, #23]
 8005038:	e083      	b.n	8005142 <max30100_init+0x21a>

	this->red_current = (uint8_t) start_red_current;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8005040:	715a      	strb	r2, [r3, #5]
	this->last_red_current_check = 0;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	609a      	str	r2, [r3, #8]

	this->ir_current = ir_current;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800504e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
	ret = max30100_set_led_current(this, this->red_current, ir_current);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	795b      	ldrb	r3, [r3, #5]
 8005056:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800505a:	4619      	mov	r1, r3
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 fd4a 	bl	8005af6 <max30100_set_led_current>
 8005062:	4603      	mov	r3, r0
 8005064:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK)
 8005066:	7dfb      	ldrb	r3, [r7, #23]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <max30100_init+0x148>
		return ret;
 800506c:	7dfb      	ldrb	r3, [r7, #23]
 800506e:	e068      	b.n	8005142 <max30100_init+0x21a>
	ret = max30100_set_high_res(this, high_res_mode);
 8005070:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8005074:	4619      	mov	r1, r3
 8005076:	68f8      	ldr	r0, [r7, #12]
 8005078:	f000 fcbc 	bl	80059f4 <max30100_set_high_res>
 800507c:	4603      	mov	r3, r0
 800507e:	75fb      	strb	r3, [r7, #23]
	if (ret != HAL_OK)
 8005080:	7dfb      	ldrb	r3, [r7, #23]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d001      	beq.n	800508a <max30100_init+0x162>
		return ret;
 8005086:	7dfb      	ldrb	r3, [r7, #23]
 8005088:	e05b      	b.n	8005142 <max30100_init+0x21a>

	this->dc_filter_ir.w = 0;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f04f 0200 	mov.w	r2, #0
 8005090:	641a      	str	r2, [r3, #64]	; 0x40
	this->dc_filter_ir.result = 0;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	645a      	str	r2, [r3, #68]	; 0x44

	this->dc_filter_red.w = 0;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f04f 0200 	mov.w	r2, #0
 80050a0:	649a      	str	r2, [r3, #72]	; 0x48
	this->dc_filter_red.result = 0;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f04f 0200 	mov.w	r2, #0
 80050a8:	64da      	str	r2, [r3, #76]	; 0x4c

	this->lpb_filter_ir.v[0] = 0;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f04f 0200 	mov.w	r2, #0
 80050b0:	651a      	str	r2, [r3, #80]	; 0x50
	this->lpb_filter_ir.v[1] = 0;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f04f 0200 	mov.w	r2, #0
 80050b8:	655a      	str	r2, [r3, #84]	; 0x54
	this->lpb_filter_ir.result = 0;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f04f 0200 	mov.w	r2, #0
 80050c0:	659a      	str	r2, [r3, #88]	; 0x58

	memset(this->mean_diff_ir.values, 0, sizeof(float) * mean_filter_size);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 80050c6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	461a      	mov	r2, r3
 80050ce:	2100      	movs	r1, #0
 80050d0:	f001 f830 	bl	8006134 <memset>
	this->mean_diff_ir.index = 0;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	this->mean_diff_ir.sum = 0;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f04f 0200 	mov.w	r2, #0
 80050e2:	665a      	str	r2, [r3, #100]	; 0x64
	this->mean_diff_ir.count = 0;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

	memset(this->values_bpm, 0, sizeof(float) * pulse_bpm_sample_size);
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6958      	ldr	r0, [r3, #20]
 80050f0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	461a      	mov	r2, r3
 80050f8:	2100      	movs	r1, #0
 80050fa:	f001 f81b 	bl	8006134 <memset>
	this->values_bpm_sum = 0;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f04f 0200 	mov.w	r2, #0
 8005104:	619a      	str	r2, [r3, #24]
	this->values_bpm_count = 0;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	771a      	strb	r2, [r3, #28]
	this->bpm_index = 0;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2200      	movs	r2, #0
 8005110:	775a      	strb	r2, [r3, #29]

	this->ir_ac_sq_sum = 0;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f04f 0200 	mov.w	r2, #0
 8005118:	66da      	str	r2, [r3, #108]	; 0x6c
	this->red_ac_sq_sum = 0;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	f04f 0200 	mov.w	r2, #0
 8005120:	671a      	str	r2, [r3, #112]	; 0x70
	this->samples_recorded = 0;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2200      	movs	r2, #0
 8005126:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	this->pulses_detected = 0;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
	this->current_spO2 = 0;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f04f 0200 	mov.w	r2, #0
 8005138:	679a      	str	r2, [r3, #120]	; 0x78

	this->last_beat_threshold = 0;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	621a      	str	r2, [r3, #32]
	return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3718      	adds	r7, #24
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	00017318 	.word	0x00017318
 8005150:	3f733333 	.word	0x3f733333

08005154 <max30100_update>:

HAL_StatusTypeDef max30100_update(max30100_config_t *this,
		max30100_data_t *data) {
 8005154:	b5b0      	push	{r4, r5, r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	6039      	str	r1, [r7, #0]
	data->pulse_detected = false;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2200      	movs	r2, #0
 8005162:	701a      	strb	r2, [r3, #0]
	data->heart_bpm = 0.0;
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	f04f 0200 	mov.w	r2, #0
 800516a:	605a      	str	r2, [r3, #4]
	data->ir_cardiogram = 0.0;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	f04f 0200 	mov.w	r2, #0
 8005172:	609a      	str	r2, [r3, #8]
	data->ir_dc_value = 0.0;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	f04f 0200 	mov.w	r2, #0
 800517a:	60da      	str	r2, [r3, #12]
	data->red_dc_value = 0.0;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	f04f 0200 	mov.w	r2, #0
 8005182:	611a      	str	r2, [r3, #16]
	data->spO2 = this->current_spO2;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	615a      	str	r2, [r3, #20]
	data->last_beat_threshold = 0;
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2200      	movs	r2, #0
 8005190:	619a      	str	r2, [r3, #24]
	data->dc_filtered_ir = 0.0;
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	f04f 0200 	mov.w	r2, #0
 8005198:	621a      	str	r2, [r3, #32]
	data->dc_filtered_red = 0.0;
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	f04f 0200 	mov.w	r2, #0
 80051a0:	61da      	str	r2, [r3, #28]

	max30100_fifo_t raw_data;
	HAL_StatusTypeDef ret = max30100_read_fifo(this, &raw_data);
 80051a2:	f107 0308 	add.w	r3, r7, #8
 80051a6:	4619      	mov	r1, r3
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 fcbe 	bl	8005b2a <max30100_read_fifo>
 80051ae:	4603      	mov	r3, r0
 80051b0:	75fb      	strb	r3, [r7, #23]
//=================================================
//	print("IR: %d, Red: %d\n", raw_data.raw_ir, raw_data.raw_red);
//=================================================
	if (ret != HAL_OK)
 80051b2:	7dfb      	ldrb	r3, [r7, #23]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <max30100_update+0x68>
		return ret;
 80051b8:	7dfb      	ldrb	r3, [r7, #23]
 80051ba:	e14f      	b.n	800545c <max30100_update+0x308>

	this->dc_filter_ir = max30100_dc_removal((float) raw_data.raw_ir,
 80051bc:	893b      	ldrh	r3, [r7, #8]
 80051be:	ee07 3a90 	vmov	s15, r3
 80051c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80051d2:	687c      	ldr	r4, [r7, #4]
 80051d4:	eeb0 1a66 	vmov.f32	s2, s13
 80051d8:	eef0 0a47 	vmov.f32	s1, s14
 80051dc:	eeb0 0a67 	vmov.f32	s0, s15
 80051e0:	f000 fccf 	bl	8005b82 <max30100_dc_removal>
 80051e4:	eeb0 7a40 	vmov.f32	s14, s0
 80051e8:	eef0 7a60 	vmov.f32	s15, s1
 80051ec:	ed84 7a10 	vstr	s14, [r4, #64]	; 0x40
 80051f0:	edc4 7a11 	vstr	s15, [r4, #68]	; 0x44
			this->dc_filter_ir.w, this->dc_alpha);
	this->dc_filter_red = max30100_dc_removal((float) raw_data.raw_red,
 80051f4:	897b      	ldrh	r3, [r7, #10]
 80051f6:	ee07 3a90 	vmov	s15, r3
 80051fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800520a:	687c      	ldr	r4, [r7, #4]
 800520c:	eeb0 1a66 	vmov.f32	s2, s13
 8005210:	eef0 0a47 	vmov.f32	s1, s14
 8005214:	eeb0 0a67 	vmov.f32	s0, s15
 8005218:	f000 fcb3 	bl	8005b82 <max30100_dc_removal>
 800521c:	eeb0 7a40 	vmov.f32	s14, s0
 8005220:	eef0 7a60 	vmov.f32	s15, s1
 8005224:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
 8005228:	edc4 7a13 	vstr	s15, [r4, #76]	; 0x4c
			this->dc_filter_red.w, this->dc_alpha);

	float mean_diff_res_ir = max30100_mean_diff(this,
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8005232:	eeb0 0a67 	vmov.f32	s0, s15
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f000 fd26 	bl	8005c88 <max30100_mean_diff>
 800523c:	ed87 0a04 	vstr	s0, [r7, #16]
			this->dc_filter_ir.result);
	//=================================================
//	print("IR mean difference: %f\n", mean_diff_res_ir);
	//=================================================

	max30100_lpb_filter(this, mean_diff_res_ir/*-dcFilterIR.result*/);
 8005240:	ed97 0a04 	vldr	s0, [r7, #16]
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	f000 fcd7 	bl	8005bf8 <max30100_lpb_filter>

	//=================================================
//	print("lpb_filter_ir: %f\n", this->lpb_filter_ir.result);
	//=================================================

	this->ir_ac_sq_sum += this->dc_filter_ir.result * this->dc_filter_ir.result;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800525c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005260:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	this->red_ac_sq_sum += this->dc_filter_red.result * this->dc_filter_red.result;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800527c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005280:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	this->samples_recorded++;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 8005290:	3301      	adds	r3, #1
 8005292:	b29a      	uxth	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74

	if (max30100_detect_pulse(this, this->lpb_filter_ir.result) && this->samples_recorded) {
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80052a0:	eeb0 0a67 	vmov.f32	s0, s15
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f000 f8e3 	bl	8005470 <max30100_detect_pulse>
 80052aa:	4603      	mov	r3, r0
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 80a4 	beq.w	80053fa <max30100_update+0x2a6>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f000 809e 	beq.w	80053fa <max30100_update+0x2a6>
		data->pulse_detected = true;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	2201      	movs	r2, #1
 80052c2:	701a      	strb	r2, [r3, #0]
		this->pulses_detected++;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 80052ca:	3301      	adds	r3, #1
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76

		float ratio_rms = log(sqrt(this->red_ac_sq_sum / (float) this->samples_recorded))
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 80052e0:	ee07 3a90 	vmov	s15, r3
 80052e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80052ec:	ee16 0a90 	vmov	r0, s13
 80052f0:	f7fb f932 	bl	8000558 <__aeabi_f2d>
 80052f4:	4602      	mov	r2, r0
 80052f6:	460b      	mov	r3, r1
 80052f8:	ec43 2b10 	vmov	d0, r2, r3
 80052fc:	f003 fe76 	bl	8008fec <sqrt>
 8005300:	eeb0 7a40 	vmov.f32	s14, s0
 8005304:	eef0 7a60 	vmov.f32	s15, s1
 8005308:	eeb0 0a47 	vmov.f32	s0, s14
 800530c:	eef0 0a67 	vmov.f32	s1, s15
 8005310:	f003 fe2e 	bl	8008f70 <log>
 8005314:	ec55 4b10 	vmov	r4, r5, d0
				/ log(sqrt(this->ir_ac_sq_sum / (float) this->samples_recorded));
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	ed93 7a1b 	vldr	s14, [r3, #108]	; 0x6c
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 8005324:	ee07 3a90 	vmov	s15, r3
 8005328:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800532c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005330:	ee16 0a90 	vmov	r0, s13
 8005334:	f7fb f910 	bl	8000558 <__aeabi_f2d>
 8005338:	4602      	mov	r2, r0
 800533a:	460b      	mov	r3, r1
 800533c:	ec43 2b10 	vmov	d0, r2, r3
 8005340:	f003 fe54 	bl	8008fec <sqrt>
 8005344:	eeb0 7a40 	vmov.f32	s14, s0
 8005348:	eef0 7a60 	vmov.f32	s15, s1
 800534c:	eeb0 0a47 	vmov.f32	s0, s14
 8005350:	eef0 0a67 	vmov.f32	s1, s15
 8005354:	f003 fe0c 	bl	8008f70 <log>
 8005358:	ec53 2b10 	vmov	r2, r3, d0
 800535c:	4620      	mov	r0, r4
 800535e:	4629      	mov	r1, r5
 8005360:	f7fb fa7c 	bl	800085c <__aeabi_ddiv>
 8005364:	4602      	mov	r2, r0
 8005366:	460b      	mov	r3, r1
		float ratio_rms = log(sqrt(this->red_ac_sq_sum / (float) this->samples_recorded))
 8005368:	4610      	mov	r0, r2
 800536a:	4619      	mov	r1, r3
 800536c:	f7fb fc24 	bl	8000bb8 <__aeabi_d2f>
 8005370:	4603      	mov	r3, r0
 8005372:	60fb      	str	r3, [r7, #12]

		if (this->debug)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	791b      	ldrb	r3, [r3, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d009      	beq.n	8005390 <max30100_update+0x23c>
			print("RMS Ratio: %f\n", ratio_rms);
 800537c:	68f8      	ldr	r0, [r7, #12]
 800537e:	f7fb f8eb 	bl	8000558 <__aeabi_f2d>
 8005382:	4602      	mov	r2, r0
 8005384:	460b      	mov	r3, r1
 8005386:	ec43 2b10 	vmov	d0, r2, r3
 800538a:	4836      	ldr	r0, [pc, #216]	; (8005464 <max30100_update+0x310>)
 800538c:	f7ff fda8 	bl	8004ee0 <print>

		//This is my adjusted standard model, so it shows 0.89 as 94% saturation.
		//It is probably far from correct, requires proper empircal calibration.
		this->current_spO2 = 110.0 - 16.0 * ratio_rms;
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f7fb f8e1 	bl	8000558 <__aeabi_f2d>
 8005396:	f04f 0200 	mov.w	r2, #0
 800539a:	4b33      	ldr	r3, [pc, #204]	; (8005468 <max30100_update+0x314>)
 800539c:	f7fb f934 	bl	8000608 <__aeabi_dmul>
 80053a0:	4602      	mov	r2, r0
 80053a2:	460b      	mov	r3, r1
 80053a4:	f04f 0000 	mov.w	r0, #0
 80053a8:	4930      	ldr	r1, [pc, #192]	; (800546c <max30100_update+0x318>)
 80053aa:	f7fa ff75 	bl	8000298 <__aeabi_dsub>
 80053ae:	4602      	mov	r2, r0
 80053b0:	460b      	mov	r3, r1
 80053b2:	4610      	mov	r0, r2
 80053b4:	4619      	mov	r1, r3
 80053b6:	f7fb fbff 	bl	8000bb8 <__aeabi_d2f>
 80053ba:	4602      	mov	r2, r0
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	679a      	str	r2, [r3, #120]	; 0x78
		data->spO2 = this->current_spO2;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	615a      	str	r2, [r3, #20]

		if (!(this->pulses_detected % this->reset_spo2_pulse_n)) {
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 80053d4:	fb93 f1f2 	sdiv	r1, r3, r2
 80053d8:	fb01 f202 	mul.w	r2, r1, r2
 80053dc:	1a9b      	subs	r3, r3, r2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10b      	bne.n	80053fa <max30100_update+0x2a6>
			this->ir_ac_sq_sum = 0;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f04f 0200 	mov.w	r2, #0
 80053e8:	66da      	str	r2, [r3, #108]	; 0x6c
			this->red_ac_sq_sum = 0;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f04f 0200 	mov.w	r2, #0
 80053f0:	671a      	str	r2, [r3, #112]	; 0x70
			this->samples_recorded = 0;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
		}
	}

	ret = max30100_balance_intensities(this, this->dc_filter_red.w,
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8005406:	eef0 0a47 	vmov.f32	s1, s14
 800540a:	eeb0 0a67 	vmov.f32	s0, s15
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f000 f9e8 	bl	80057e4 <max30100_balance_intensities>
 8005414:	4603      	mov	r3, r0
 8005416:	75fb      	strb	r3, [r7, #23]
			this->dc_filter_ir.w);
	if (ret != HAL_OK)
 8005418:	7dfb      	ldrb	r3, [r7, #23]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d001      	beq.n	8005422 <max30100_update+0x2ce>
		return ret;
 800541e:	7dfb      	ldrb	r3, [r7, #23]
 8005420:	e01c      	b.n	800545c <max30100_update+0x308>

	data->heart_bpm = this->current_bpm;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	691a      	ldr	r2, [r3, #16]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	605a      	str	r2, [r3, #4]
	data->ir_cardiogram = this->lpb_filter_ir.result;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	609a      	str	r2, [r3, #8]
	data->ir_dc_value = this->dc_filter_ir.w;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	60da      	str	r2, [r3, #12]
	data->red_dc_value = this->dc_filter_red.w;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	611a      	str	r2, [r3, #16]
	data->last_beat_threshold = this->last_beat_threshold;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6a1a      	ldr	r2, [r3, #32]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	619a      	str	r2, [r3, #24]
	data->dc_filtered_ir = this->dc_filter_ir.result;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	621a      	str	r2, [r3, #32]
	data->dc_filtered_red = this->dc_filter_red.result;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	61da      	str	r2, [r3, #28]

	return HAL_OK;
 800545a:	2300      	movs	r3, #0
}
 800545c:	4618      	mov	r0, r3
 800545e:	3718      	adds	r7, #24
 8005460:	46bd      	mov	sp, r7
 8005462:	bdb0      	pop	{r4, r5, r7, pc}
 8005464:	080095e8 	.word	0x080095e8
 8005468:	40300000 	.word	0x40300000
 800546c:	405b8000 	.word	0x405b8000

08005470 <max30100_detect_pulse>:

bool max30100_detect_pulse(max30100_config_t *this, float sensor_value) {
 8005470:	b5b0      	push	{r4, r5, r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	ed87 0a00 	vstr	s0, [r7]
	static float prev_sensor_value = 0;
	static uint8_t values_went_down = 0;
	static uint32_t current_beat = 0;
	static uint32_t last_beat = 0;

	if (sensor_value > this->pulse_max_threshold) {
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005480:	ee07 3a90 	vmov	s15, r3
 8005484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005488:	ed97 7a00 	vldr	s14, [r7]
 800548c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005494:	dd14      	ble.n	80054c0 <max30100_detect_pulse+0x50>
		this->current_pulse_detector_state = MAX30100_PULSE_IDLE;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2200      	movs	r2, #0
 800549a:	731a      	strb	r2, [r3, #12]
		prev_sensor_value = 0;
 800549c:	4baa      	ldr	r3, [pc, #680]	; (8005748 <max30100_detect_pulse+0x2d8>)
 800549e:	f04f 0200 	mov.w	r2, #0
 80054a2:	601a      	str	r2, [r3, #0]
		last_beat = 0;
 80054a4:	4ba9      	ldr	r3, [pc, #676]	; (800574c <max30100_detect_pulse+0x2dc>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	601a      	str	r2, [r3, #0]
		current_beat = 0;
 80054aa:	4ba9      	ldr	r3, [pc, #676]	; (8005750 <max30100_detect_pulse+0x2e0>)
 80054ac:	2200      	movs	r2, #0
 80054ae:	601a      	str	r2, [r3, #0]
		values_went_down = 0;
 80054b0:	4ba8      	ldr	r3, [pc, #672]	; (8005754 <max30100_detect_pulse+0x2e4>)
 80054b2:	2200      	movs	r2, #0
 80054b4:	701a      	strb	r2, [r3, #0]
		this->last_beat_threshold = 0;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	621a      	str	r2, [r3, #32]
		return false;
 80054bc:	2300      	movs	r3, #0
 80054be:	e189      	b.n	80057d4 <max30100_detect_pulse+0x364>
	}

	switch (this->current_pulse_detector_state) {
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	7b1b      	ldrb	r3, [r3, #12]
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	f000 815f 	beq.w	8005788 <max30100_detect_pulse+0x318>
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	f300 817e 	bgt.w	80057cc <max30100_detect_pulse+0x35c>
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d002      	beq.n	80054da <max30100_detect_pulse+0x6a>
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d015      	beq.n	8005504 <max30100_detect_pulse+0x94>
 80054d8:	e178      	b.n	80057cc <max30100_detect_pulse+0x35c>
	case MAX30100_PULSE_IDLE:
		if (sensor_value >= this->pulse_min_threshold) {
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80054de:	ee07 3a90 	vmov	s15, r3
 80054e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054e6:	ed97 7a00 	vldr	s14, [r7]
 80054ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054f2:	da00      	bge.n	80054f6 <max30100_detect_pulse+0x86>
			this->current_pulse_detector_state = MAX30100_PULSE_TRACE_UP;
			values_went_down = 0;
		}
		break;
 80054f4:	e16a      	b.n	80057cc <max30100_detect_pulse+0x35c>
			this->current_pulse_detector_state = MAX30100_PULSE_TRACE_UP;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	731a      	strb	r2, [r3, #12]
			values_went_down = 0;
 80054fc:	4b95      	ldr	r3, [pc, #596]	; (8005754 <max30100_detect_pulse+0x2e4>)
 80054fe:	2200      	movs	r2, #0
 8005500:	701a      	strb	r2, [r3, #0]
		break;
 8005502:	e163      	b.n	80057cc <max30100_detect_pulse+0x35c>
	case MAX30100_PULSE_TRACE_UP:
		if (sensor_value > prev_sensor_value) {
 8005504:	4b90      	ldr	r3, [pc, #576]	; (8005748 <max30100_detect_pulse+0x2d8>)
 8005506:	edd3 7a00 	vldr	s15, [r3]
 800550a:	ed97 7a00 	vldr	s14, [r7]
 800550e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005516:	dd0d      	ble.n	8005534 <max30100_detect_pulse+0xc4>
			current_beat = HAL_GetTick();
 8005518:	f7fc fa90 	bl	8001a3c <HAL_GetTick>
 800551c:	4603      	mov	r3, r0
 800551e:	4a8c      	ldr	r2, [pc, #560]	; (8005750 <max30100_detect_pulse+0x2e0>)
 8005520:	6013      	str	r3, [r2, #0]
			this->last_beat_threshold = sensor_value;
 8005522:	edd7 7a00 	vldr	s15, [r7]
 8005526:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800552a:	ee17 2a90 	vmov	r2, s15
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	621a      	str	r2, [r3, #32]
				print("AVg. BPM: %f\n", this->current_bpm);
			}

			return true;
		}
		break;
 8005532:	e14b      	b.n	80057cc <max30100_detect_pulse+0x35c>
			if (this->debug) {
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	791b      	ldrb	r3, [r3, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d012      	beq.n	8005562 <max30100_detect_pulse+0xf2>
				print("Peak reached: %f %f\n", sensor_value, prev_sensor_value);
 800553c:	6838      	ldr	r0, [r7, #0]
 800553e:	f7fb f80b 	bl	8000558 <__aeabi_f2d>
 8005542:	4604      	mov	r4, r0
 8005544:	460d      	mov	r5, r1
 8005546:	4b80      	ldr	r3, [pc, #512]	; (8005748 <max30100_detect_pulse+0x2d8>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f7fb f804 	bl	8000558 <__aeabi_f2d>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	ec43 2b11 	vmov	d1, r2, r3
 8005558:	ec45 4b10 	vmov	d0, r4, r5
 800555c:	487e      	ldr	r0, [pc, #504]	; (8005758 <max30100_detect_pulse+0x2e8>)
 800555e:	f7ff fcbf 	bl	8004ee0 <print>
			uint32_t beat_duration = current_beat - last_beat;
 8005562:	4b7b      	ldr	r3, [pc, #492]	; (8005750 <max30100_detect_pulse+0x2e0>)
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	4b79      	ldr	r3, [pc, #484]	; (800574c <max30100_detect_pulse+0x2dc>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	60fb      	str	r3, [r7, #12]
			last_beat = current_beat;
 800556e:	4b78      	ldr	r3, [pc, #480]	; (8005750 <max30100_detect_pulse+0x2e0>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a76      	ldr	r2, [pc, #472]	; (800574c <max30100_detect_pulse+0x2dc>)
 8005574:	6013      	str	r3, [r2, #0]
			float raw_bpm = 0;
 8005576:	f04f 0300 	mov.w	r3, #0
 800557a:	617b      	str	r3, [r7, #20]
			if (beat_duration)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00a      	beq.n	8005598 <max30100_detect_pulse+0x128>
				raw_bpm = 60000.0 / (float) beat_duration;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	ee07 3a90 	vmov	s15, r3
 8005588:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800558c:	eddf 6a73 	vldr	s13, [pc, #460]	; 800575c <max30100_detect_pulse+0x2ec>
 8005590:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005594:	edc7 7a05 	vstr	s15, [r7, #20]
			if (this->debug) {
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	791b      	ldrb	r3, [r3, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00d      	beq.n	80055bc <max30100_detect_pulse+0x14c>
				print("Beat duration: %u\n", beat_duration);
 80055a0:	68f9      	ldr	r1, [r7, #12]
 80055a2:	486f      	ldr	r0, [pc, #444]	; (8005760 <max30100_detect_pulse+0x2f0>)
 80055a4:	f7ff fc9c 	bl	8004ee0 <print>
				print("Raw BPM: %f\n", raw_bpm);
 80055a8:	6978      	ldr	r0, [r7, #20]
 80055aa:	f7fa ffd5 	bl	8000558 <__aeabi_f2d>
 80055ae:	4602      	mov	r2, r0
 80055b0:	460b      	mov	r3, r1
 80055b2:	ec43 2b10 	vmov	d0, r2, r3
 80055b6:	486b      	ldr	r0, [pc, #428]	; (8005764 <max30100_detect_pulse+0x2f4>)
 80055b8:	f7ff fc92 	bl	8004ee0 <print>
			this->current_pulse_detector_state = MAX30100_PULSE_TRACE_DOWN;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	731a      	strb	r2, [r3, #12]
			if (beat_duration > 2500) { // 2.5 seconds
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d91a      	bls.n	8005602 <max30100_detect_pulse+0x192>
				memset(this->values_bpm, 0,
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6958      	ldr	r0, [r3, #20]
						sizeof(float) * this->pulse_bpm_sample_size);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
				memset(this->values_bpm, 0,
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	461a      	mov	r2, r3
 80055da:	2100      	movs	r1, #0
 80055dc:	f000 fdaa 	bl	8006134 <memset>
				this->values_bpm_sum = 0;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f04f 0200 	mov.w	r2, #0
 80055e6:	619a      	str	r2, [r3, #24]
				this->values_bpm_count = 0;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2200      	movs	r2, #0
 80055ec:	771a      	strb	r2, [r3, #28]
				this->bpm_index = 0;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	775a      	strb	r2, [r3, #29]
				if (this->debug)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	791b      	ldrb	r3, [r3, #4]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <max30100_detect_pulse+0x192>
					print("Moving avg. reseted\n");
 80055fc:	485a      	ldr	r0, [pc, #360]	; (8005768 <max30100_detect_pulse+0x2f8>)
 80055fe:	f7ff fc6f 	bl	8004ee0 <print>
			if (raw_bpm < 50 || raw_bpm > 220) {
 8005602:	edd7 7a05 	vldr	s15, [r7, #20]
 8005606:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800576c <max30100_detect_pulse+0x2fc>
 800560a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800560e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005612:	d408      	bmi.n	8005626 <max30100_detect_pulse+0x1b6>
 8005614:	edd7 7a05 	vldr	s15, [r7, #20]
 8005618:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8005770 <max30100_detect_pulse+0x300>
 800561c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005624:	dd08      	ble.n	8005638 <max30100_detect_pulse+0x1c8>
				if (this->debug)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	791b      	ldrb	r3, [r3, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d002      	beq.n	8005634 <max30100_detect_pulse+0x1c4>
					print("BPM out of bounds. Not adding to Moving Avg.\n");
 800562e:	4851      	ldr	r0, [pc, #324]	; (8005774 <max30100_detect_pulse+0x304>)
 8005630:	f7ff fc56 	bl	8004ee0 <print>
				return false;
 8005634:	2300      	movs	r3, #0
 8005636:	e0cd      	b.n	80057d4 <max30100_detect_pulse+0x364>
			this->values_bpm_sum -= this->values_bpm[this->bpm_index];
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	ed93 7a06 	vldr	s14, [r3, #24]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	695a      	ldr	r2, [r3, #20]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	7f5b      	ldrb	r3, [r3, #29]
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	4413      	add	r3, r2
 800564a:	edd3 7a00 	vldr	s15, [r3]
 800564e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	edc3 7a06 	vstr	s15, [r3, #24]
			this->values_bpm[this->bpm_index] = raw_bpm;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	695a      	ldr	r2, [r3, #20]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	7f5b      	ldrb	r3, [r3, #29]
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	4413      	add	r3, r2
 8005664:	697a      	ldr	r2, [r7, #20]
 8005666:	601a      	str	r2, [r3, #0]
			this->values_bpm_sum += this->values_bpm[this->bpm_index++];
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	695a      	ldr	r2, [r3, #20]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	7f5b      	ldrb	r3, [r3, #29]
 8005670:	1c59      	adds	r1, r3, #1
 8005672:	b2c8      	uxtb	r0, r1
 8005674:	6879      	ldr	r1, [r7, #4]
 8005676:	7748      	strb	r0, [r1, #29]
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	ed93 7a00 	vldr	s14, [r3]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	edd3 7a06 	vldr	s15, [r3, #24]
 8005686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	edc3 7a06 	vstr	s15, [r3, #24]
			this->bpm_index %= this->pulse_bpm_sample_size;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	7f5b      	ldrb	r3, [r3, #29]
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800569a:	fbb3 f1f2 	udiv	r1, r3, r2
 800569e:	fb01 f202 	mul.w	r2, r1, r2
 80056a2:	1a9b      	subs	r3, r3, r2
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	775a      	strb	r2, [r3, #29]
			if (this->values_bpm_count < this->pulse_bpm_sample_size)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	7f1a      	ldrb	r2, [r3, #28]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d205      	bcs.n	80056c4 <max30100_detect_pulse+0x254>
				this->values_bpm_count++;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	7f1b      	ldrb	r3, [r3, #28]
 80056bc:	3301      	adds	r3, #1
 80056be:	b2da      	uxtb	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	771a      	strb	r2, [r3, #28]
			this->current_bpm = this->values_bpm_sum / this->values_bpm_count;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	edd3 6a06 	vldr	s13, [r3, #24]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	7f1b      	ldrb	r3, [r3, #28]
 80056ce:	ee07 3a90 	vmov	s15, r3
 80056d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80056d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	edc3 7a04 	vstr	s15, [r3, #16]
			if (this->debug) {
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	791b      	ldrb	r3, [r3, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d02d      	beq.n	8005744 <max30100_detect_pulse+0x2d4>
				print("CurrentMoving Avg: ");
 80056e8:	4823      	ldr	r0, [pc, #140]	; (8005778 <max30100_detect_pulse+0x308>)
 80056ea:	f7ff fbf9 	bl	8004ee0 <print>
				for (int i = 0; i < this->values_bpm_count; i++)
 80056ee:	2300      	movs	r3, #0
 80056f0:	613b      	str	r3, [r7, #16]
 80056f2:	e012      	b.n	800571a <max30100_detect_pulse+0x2aa>
					print("%f ", this->values_bpm[i]);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	695a      	ldr	r2, [r3, #20]
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4413      	add	r3, r2
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4618      	mov	r0, r3
 8005702:	f7fa ff29 	bl	8000558 <__aeabi_f2d>
 8005706:	4602      	mov	r2, r0
 8005708:	460b      	mov	r3, r1
 800570a:	ec43 2b10 	vmov	d0, r2, r3
 800570e:	481b      	ldr	r0, [pc, #108]	; (800577c <max30100_detect_pulse+0x30c>)
 8005710:	f7ff fbe6 	bl	8004ee0 <print>
				for (int i = 0; i < this->values_bpm_count; i++)
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	3301      	adds	r3, #1
 8005718:	613b      	str	r3, [r7, #16]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	7f1b      	ldrb	r3, [r3, #28]
 800571e:	461a      	mov	r2, r3
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	4293      	cmp	r3, r2
 8005724:	dbe6      	blt.n	80056f4 <max30100_detect_pulse+0x284>
				print(" \n");
 8005726:	4816      	ldr	r0, [pc, #88]	; (8005780 <max30100_detect_pulse+0x310>)
 8005728:	f7ff fbda 	bl	8004ee0 <print>
				print("AVg. BPM: %f\n", this->current_bpm);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	4618      	mov	r0, r3
 8005732:	f7fa ff11 	bl	8000558 <__aeabi_f2d>
 8005736:	4602      	mov	r2, r0
 8005738:	460b      	mov	r3, r1
 800573a:	ec43 2b10 	vmov	d0, r2, r3
 800573e:	4811      	ldr	r0, [pc, #68]	; (8005784 <max30100_detect_pulse+0x314>)
 8005740:	f7ff fbce 	bl	8004ee0 <print>
			return true;
 8005744:	2301      	movs	r3, #1
 8005746:	e045      	b.n	80057d4 <max30100_detect_pulse+0x364>
 8005748:	200004ac 	.word	0x200004ac
 800574c:	200004b0 	.word	0x200004b0
 8005750:	200004b4 	.word	0x200004b4
 8005754:	200004b8 	.word	0x200004b8
 8005758:	080095f8 	.word	0x080095f8
 800575c:	476a6000 	.word	0x476a6000
 8005760:	08009610 	.word	0x08009610
 8005764:	08009624 	.word	0x08009624
 8005768:	08009634 	.word	0x08009634
 800576c:	42480000 	.word	0x42480000
 8005770:	435c0000 	.word	0x435c0000
 8005774:	0800964c 	.word	0x0800964c
 8005778:	0800967c 	.word	0x0800967c
 800577c:	08009690 	.word	0x08009690
 8005780:	08009694 	.word	0x08009694
 8005784:	08009698 	.word	0x08009698
	case MAX30100_PULSE_TRACE_DOWN:
		if (sensor_value < prev_sensor_value)
 8005788:	4b14      	ldr	r3, [pc, #80]	; (80057dc <max30100_detect_pulse+0x36c>)
 800578a:	edd3 7a00 	vldr	s15, [r3]
 800578e:	ed97 7a00 	vldr	s14, [r7]
 8005792:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800579a:	d505      	bpl.n	80057a8 <max30100_detect_pulse+0x338>
			values_went_down++;
 800579c:	4b10      	ldr	r3, [pc, #64]	; (80057e0 <max30100_detect_pulse+0x370>)
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	3301      	adds	r3, #1
 80057a2:	b2da      	uxtb	r2, r3
 80057a4:	4b0e      	ldr	r3, [pc, #56]	; (80057e0 <max30100_detect_pulse+0x370>)
 80057a6:	701a      	strb	r2, [r3, #0]

		if (sensor_value < this->pulse_min_threshold)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80057ac:	ee07 3a90 	vmov	s15, r3
 80057b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80057b4:	ed97 7a00 	vldr	s14, [r7]
 80057b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80057bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c0:	d400      	bmi.n	80057c4 <max30100_detect_pulse+0x354>
			this->current_pulse_detector_state = MAX30100_PULSE_IDLE;

		break;
 80057c2:	e002      	b.n	80057ca <max30100_detect_pulse+0x35a>
			this->current_pulse_detector_state = MAX30100_PULSE_IDLE;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	731a      	strb	r2, [r3, #12]
		break;
 80057ca:	bf00      	nop
	}

	prev_sensor_value = sensor_value;
 80057cc:	4a03      	ldr	r2, [pc, #12]	; (80057dc <max30100_detect_pulse+0x36c>)
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	6013      	str	r3, [r2, #0]
	return false;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3718      	adds	r7, #24
 80057d8:	46bd      	mov	sp, r7
 80057da:	bdb0      	pop	{r4, r5, r7, pc}
 80057dc:	200004ac 	.word	0x200004ac
 80057e0:	200004b8 	.word	0x200004b8

080057e4 <max30100_balance_intensities>:

HAL_StatusTypeDef max30100_balance_intensities(max30100_config_t *this,
		float red_dc, float ir_dc) {
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b086      	sub	sp, #24
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80057f0:	edc7 0a01 	vstr	s1, [r7, #4]
	if ((uint32_t) (HAL_GetTick()) - this->last_red_current_check
 80057f4:	f7fc f922 	bl	8001a3c <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	1ad2      	subs	r2, r2, r3
			>= this->red_current_adj_ms) {
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((uint32_t) (HAL_GetTick()) - this->last_red_current_check
 8005804:	429a      	cmp	r2, r3
 8005806:	d36b      	bcc.n	80058e0 <max30100_balance_intensities+0xfc>
		//print("%f\n", red_dc - ir_dc);
		if (ir_dc - red_dc > this->acceptable_intense_diff
 8005808:	ed97 7a01 	vldr	s14, [r7, #4]
 800580c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005810:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005818:	ee07 3a90 	vmov	s15, r3
 800581c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005820:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005828:	dd21      	ble.n	800586e <max30100_balance_intensities+0x8a>
				&& this->red_current < MAX30100_LED_CURRENT_50MA) {
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	795b      	ldrb	r3, [r3, #5]
 800582e:	2b0e      	cmp	r3, #14
 8005830:	d81d      	bhi.n	800586e <max30100_balance_intensities+0x8a>
			this->red_current++;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	795b      	ldrb	r3, [r3, #5]
 8005836:	3301      	adds	r3, #1
 8005838:	b2da      	uxtb	r2, r3
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	715a      	strb	r2, [r3, #5]
			HAL_StatusTypeDef ret = max30100_set_led_current(this,
					this->red_current, this->ir_current);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	7959      	ldrb	r1, [r3, #5]
			HAL_StatusTypeDef ret = max30100_set_led_current(this,
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005848:	461a      	mov	r2, r3
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f000 f953 	bl	8005af6 <max30100_set_led_current>
 8005850:	4603      	mov	r3, r0
 8005852:	75fb      	strb	r3, [r7, #23]
			if (ret != HAL_OK)
 8005854:	7dfb      	ldrb	r3, [r7, #23]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <max30100_balance_intensities+0x7a>
				return ret;
 800585a:	7dfb      	ldrb	r3, [r7, #23]
 800585c:	e041      	b.n	80058e2 <max30100_balance_intensities+0xfe>
			if (this->debug)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	791b      	ldrb	r3, [r3, #4]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d036      	beq.n	80058d4 <max30100_balance_intensities+0xf0>
				print("RED LED Current +\n");
 8005866:	4821      	ldr	r0, [pc, #132]	; (80058ec <max30100_balance_intensities+0x108>)
 8005868:	f7ff fb3a 	bl	8004ee0 <print>
				&& this->red_current < MAX30100_LED_CURRENT_50MA) {
 800586c:	e032      	b.n	80058d4 <max30100_balance_intensities+0xf0>

		} else if (red_dc - ir_dc > this->acceptable_intense_diff
 800586e:	ed97 7a02 	vldr	s14, [r7, #8]
 8005872:	edd7 7a01 	vldr	s15, [r7, #4]
 8005876:	ee37 7a67 	vsub.f32	s14, s14, s15
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587e:	ee07 3a90 	vmov	s15, r3
 8005882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005886:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800588a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800588e:	dd22      	ble.n	80058d6 <max30100_balance_intensities+0xf2>
				&& this->red_current > 0) {
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	795b      	ldrb	r3, [r3, #5]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d01e      	beq.n	80058d6 <max30100_balance_intensities+0xf2>
			this->red_current--;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	795b      	ldrb	r3, [r3, #5]
 800589c:	3b01      	subs	r3, #1
 800589e:	b2da      	uxtb	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	715a      	strb	r2, [r3, #5]
			HAL_StatusTypeDef ret = max30100_set_led_current(this,
					this->red_current, this->ir_current);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	7959      	ldrb	r1, [r3, #5]
			HAL_StatusTypeDef ret = max30100_set_led_current(this,
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80058ae:	461a      	mov	r2, r3
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 f920 	bl	8005af6 <max30100_set_led_current>
 80058b6:	4603      	mov	r3, r0
 80058b8:	75bb      	strb	r3, [r7, #22]
			if (ret != HAL_OK)
 80058ba:	7dbb      	ldrb	r3, [r7, #22]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d001      	beq.n	80058c4 <max30100_balance_intensities+0xe0>
				return ret;
 80058c0:	7dbb      	ldrb	r3, [r7, #22]
 80058c2:	e00e      	b.n	80058e2 <max30100_balance_intensities+0xfe>
			if (this->debug)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	791b      	ldrb	r3, [r3, #4]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d004      	beq.n	80058d6 <max30100_balance_intensities+0xf2>
				print("RED LED Current -\n");
 80058cc:	4808      	ldr	r0, [pc, #32]	; (80058f0 <max30100_balance_intensities+0x10c>)
 80058ce:	f7ff fb07 	bl	8004ee0 <print>
 80058d2:	e000      	b.n	80058d6 <max30100_balance_intensities+0xf2>
				&& this->red_current < MAX30100_LED_CURRENT_50MA) {
 80058d4:	bf00      	nop
		}

		this->last_red_current_check = (uint32_t) (HAL_GetTick());
 80058d6:	f7fc f8b1 	bl	8001a3c <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	609a      	str	r2, [r3, #8]

	}
	return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3718      	adds	r7, #24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	080096a8 	.word	0x080096a8
 80058f0:	080096bc 	.word	0x080096bc

080058f4 <max30100_write_register>:

// Writes val to address register on device
HAL_StatusTypeDef max30100_write_register(max30100_config_t *this,
		uint8_t address, uint8_t val) {
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b086      	sub	sp, #24
 80058f8:	af02      	add	r7, sp, #8
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	460b      	mov	r3, r1
 80058fe:	70fb      	strb	r3, [r7, #3]
 8005900:	4613      	mov	r3, r2
 8005902:	70bb      	strb	r3, [r7, #2]
	// start transmission to device
//	uint8_t *pVal = &val;
//	return HAL_I2C_Mem_Write(this->_ui2c, MAX30100_DEVICE, address, I2C_MEMADD_SIZE_8BIT, pVal, 1, 10);

	uint8_t pVal[2] = {address, val};
 8005904:	78fb      	ldrb	r3, [r7, #3]
 8005906:	733b      	strb	r3, [r7, #12]
 8005908:	78bb      	ldrb	r3, [r7, #2]
 800590a:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Master_Transmit(this->_ui2c, MAX30100_DEVICE, pVal, 2, 100);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6818      	ldr	r0, [r3, #0]
 8005910:	f107 020c 	add.w	r2, r7, #12
 8005914:	2364      	movs	r3, #100	; 0x64
 8005916:	9300      	str	r3, [sp, #0]
 8005918:	2302      	movs	r3, #2
 800591a:	21ae      	movs	r1, #174	; 0xae
 800591c:	f7fd f834 	bl	8002988 <HAL_I2C_Master_Transmit>
 8005920:	4603      	mov	r3, r0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <max30100_read_register>:

HAL_StatusTypeDef max30100_read_register(max30100_config_t *this,
		uint8_t address, uint8_t *reg) {
 800592a:	b580      	push	{r7, lr}
 800592c:	b088      	sub	sp, #32
 800592e:	af04      	add	r7, sp, #16
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	460b      	mov	r3, r1
 8005934:	607a      	str	r2, [r7, #4]
 8005936:	72fb      	strb	r3, [r7, #11]
//	return I2C_MasterByteRead(this->_ui2c, MAX30100_DEVICE, address, reg,
//			100);
	return HAL_I2C_Mem_Read(this->_ui2c, MAX30100_DEVICE, address, I2C_MEMADD_SIZE_8BIT, reg, 1, 100);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6818      	ldr	r0, [r3, #0]
 800593c:	7afb      	ldrb	r3, [r7, #11]
 800593e:	b29a      	uxth	r2, r3
 8005940:	2364      	movs	r3, #100	; 0x64
 8005942:	9302      	str	r3, [sp, #8]
 8005944:	2301      	movs	r3, #1
 8005946:	9301      	str	r3, [sp, #4]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	9300      	str	r3, [sp, #0]
 800594c:	2301      	movs	r3, #1
 800594e:	21ae      	movs	r1, #174	; 0xae
 8005950:	f7fd f918 	bl	8002b84 <HAL_I2C_Mem_Read>
 8005954:	4603      	mov	r3, r0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <max30100_read_from>:

// Reads num bytes starting from address register on device in to _buff array
HAL_StatusTypeDef max30100_read_from(max30100_config_t *this, uint8_t address,
		uint8_t *reg, uint8_t size) {
 800595e:	b580      	push	{r7, lr}
 8005960:	b088      	sub	sp, #32
 8005962:	af04      	add	r7, sp, #16
 8005964:	60f8      	str	r0, [r7, #12]
 8005966:	607a      	str	r2, [r7, #4]
 8005968:	461a      	mov	r2, r3
 800596a:	460b      	mov	r3, r1
 800596c:	72fb      	strb	r3, [r7, #11]
 800596e:	4613      	mov	r3, r2
 8005970:	72bb      	strb	r3, [r7, #10]
	if (!size)
 8005972:	7abb      	ldrb	r3, [r7, #10]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <max30100_read_from+0x1e>
		return HAL_OK;
 8005978:	2300      	movs	r3, #0
 800597a:	e00f      	b.n	800599c <max30100_read_from+0x3e>

//	return I2C_MasterMultiRead(this->_ui2c, MAX30100_DEVICE, address, size,
//			reg, 100);
	return HAL_I2C_Mem_Read(this->_ui2c, MAX30100_DEVICE, address, I2C_MEMADD_SIZE_8BIT, reg, size, 100);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6818      	ldr	r0, [r3, #0]
 8005980:	7afb      	ldrb	r3, [r7, #11]
 8005982:	b29a      	uxth	r2, r3
 8005984:	7abb      	ldrb	r3, [r7, #10]
 8005986:	b29b      	uxth	r3, r3
 8005988:	2164      	movs	r1, #100	; 0x64
 800598a:	9102      	str	r1, [sp, #8]
 800598c:	9301      	str	r3, [sp, #4]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	9300      	str	r3, [sp, #0]
 8005992:	2301      	movs	r3, #1
 8005994:	21ae      	movs	r1, #174	; 0xae
 8005996:	f7fd f8f5 	bl	8002b84 <HAL_I2C_Mem_Read>
 800599a:	4603      	mov	r3, r0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3710      	adds	r7, #16
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <max30100_set_mode>:

HAL_StatusTypeDef max30100_set_mode(max30100_config_t *this,
		max30100_mode_t mode) {
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	460b      	mov	r3, r1
 80059ae:	70fb      	strb	r3, [r7, #3]
	uint8_t current_mode_reg;
	//Tratar erros
	HAL_StatusTypeDef ret = max30100_read_register(this, MAX30100_MODE_CONF,
 80059b0:	f107 030e 	add.w	r3, r7, #14
 80059b4:	461a      	mov	r2, r3
 80059b6:	2106      	movs	r1, #6
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f7ff ffb6 	bl	800592a <max30100_read_register>
 80059be:	4603      	mov	r3, r0
 80059c0:	73fb      	strb	r3, [r7, #15]
			&current_mode_reg);
	if (ret != HAL_OK)
 80059c2:	7bfb      	ldrb	r3, [r7, #15]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <max30100_set_mode+0x28>
		return ret;
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
 80059ca:	e00f      	b.n	80059ec <max30100_set_mode+0x48>
	return max30100_write_register(this, MAX30100_MODE_CONF,
			(current_mode_reg & 0xF8) | mode);
 80059cc:	7bbb      	ldrb	r3, [r7, #14]
 80059ce:	b25b      	sxtb	r3, r3
 80059d0:	f023 0307 	bic.w	r3, r3, #7
 80059d4:	b25a      	sxtb	r2, r3
 80059d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059da:	4313      	orrs	r3, r2
 80059dc:	b25b      	sxtb	r3, r3
	return max30100_write_register(this, MAX30100_MODE_CONF,
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	461a      	mov	r2, r3
 80059e2:	2106      	movs	r1, #6
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f7ff ff85 	bl	80058f4 <max30100_write_register>
 80059ea:	4603      	mov	r3, r0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <max30100_set_high_res>:

HAL_StatusTypeDef max30100_set_high_res(max30100_config_t *this, bool enabled) {
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	460b      	mov	r3, r1
 80059fe:	70fb      	strb	r3, [r7, #3]
	uint8_t previous;

	//Tratar erros
	HAL_StatusTypeDef ret = max30100_read_register(this, MAX30100_SPO2_CONF,
 8005a00:	f107 030e 	add.w	r3, r7, #14
 8005a04:	461a      	mov	r2, r3
 8005a06:	2107      	movs	r1, #7
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f7ff ff8e 	bl	800592a <max30100_read_register>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	73fb      	strb	r3, [r7, #15]
			&previous);
	if (ret != HAL_OK)
 8005a12:	7bfb      	ldrb	r3, [r7, #15]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d001      	beq.n	8005a1c <max30100_set_high_res+0x28>
		return ret;
 8005a18:	7bfb      	ldrb	r3, [r7, #15]
 8005a1a:	e017      	b.n	8005a4c <max30100_set_high_res+0x58>
	if (enabled) {
 8005a1c:	78fb      	ldrb	r3, [r7, #3]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00a      	beq.n	8005a38 <max30100_set_high_res+0x44>
		return max30100_write_register(this, MAX30100_SPO2_CONF,
 8005a22:	7bbb      	ldrb	r3, [r7, #14]
 8005a24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	2107      	movs	r1, #7
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f7ff ff60 	bl	80058f4 <max30100_write_register>
 8005a34:	4603      	mov	r3, r0
 8005a36:	e009      	b.n	8005a4c <max30100_set_high_res+0x58>
				previous | MAX30100_SPO2_HI_RES_EN);
	} else {
		return max30100_write_register(this, MAX30100_SPO2_CONF,
 8005a38:	7bbb      	ldrb	r3, [r7, #14]
 8005a3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	461a      	mov	r2, r3
 8005a42:	2107      	movs	r1, #7
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f7ff ff55 	bl	80058f4 <max30100_write_register>
 8005a4a:	4603      	mov	r3, r0
				previous & ~MAX30100_SPO2_HI_RES_EN);
	}
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <max30100_set_sampling_rate>:

HAL_StatusTypeDef max30100_set_sampling_rate(max30100_config_t *this,
		max30100_sampling_rate_t rate) {
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b084      	sub	sp, #16
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	70fb      	strb	r3, [r7, #3]
	uint8_t current_spO2_reg;

	//Tratar erros
	HAL_StatusTypeDef ret = max30100_read_register(this, MAX30100_SPO2_CONF,
 8005a60:	f107 030e 	add.w	r3, r7, #14
 8005a64:	461a      	mov	r2, r3
 8005a66:	2107      	movs	r1, #7
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f7ff ff5e 	bl	800592a <max30100_read_register>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	73fb      	strb	r3, [r7, #15]
			&current_spO2_reg);
	if (ret != HAL_OK)
 8005a72:	7bfb      	ldrb	r3, [r7, #15]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d001      	beq.n	8005a7c <max30100_set_sampling_rate+0x28>
		return ret;
 8005a78:	7bfb      	ldrb	r3, [r7, #15]
 8005a7a:	e010      	b.n	8005a9e <max30100_set_sampling_rate+0x4a>
	return max30100_write_register(this, MAX30100_SPO2_CONF,
			(current_spO2_reg & 0xE3) | (rate << 2));
 8005a7c:	7bbb      	ldrb	r3, [r7, #14]
 8005a7e:	b25b      	sxtb	r3, r3
 8005a80:	f023 031c 	bic.w	r3, r3, #28
 8005a84:	b25a      	sxtb	r2, r3
 8005a86:	78fb      	ldrb	r3, [r7, #3]
 8005a88:	009b      	lsls	r3, r3, #2
 8005a8a:	b25b      	sxtb	r3, r3
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	b25b      	sxtb	r3, r3
	return max30100_write_register(this, MAX30100_SPO2_CONF,
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	461a      	mov	r2, r3
 8005a94:	2107      	movs	r1, #7
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7ff ff2c 	bl	80058f4 <max30100_write_register>
 8005a9c:	4603      	mov	r3, r0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}

08005aa6 <max30100_set_pulse_width>:

HAL_StatusTypeDef max30100_set_pulse_width(max30100_config_t *this,
		max30100_pulse_width_t pw) {
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b084      	sub	sp, #16
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
 8005aae:	460b      	mov	r3, r1
 8005ab0:	70fb      	strb	r3, [r7, #3]
	uint8_t current_spO2_reg;

	//Tratar erros
	HAL_StatusTypeDef ret = max30100_read_register(this, MAX30100_SPO2_CONF,
 8005ab2:	f107 030e 	add.w	r3, r7, #14
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	2107      	movs	r1, #7
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f7ff ff35 	bl	800592a <max30100_read_register>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	73fb      	strb	r3, [r7, #15]
			&current_spO2_reg);
	if (ret != HAL_OK)
 8005ac4:	7bfb      	ldrb	r3, [r7, #15]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <max30100_set_pulse_width+0x28>
		return ret;
 8005aca:	7bfb      	ldrb	r3, [r7, #15]
 8005acc:	e00f      	b.n	8005aee <max30100_set_pulse_width+0x48>
	return max30100_write_register(this, MAX30100_SPO2_CONF,
			(current_spO2_reg & 0xFC) | pw);
 8005ace:	7bbb      	ldrb	r3, [r7, #14]
 8005ad0:	b25b      	sxtb	r3, r3
 8005ad2:	f023 0303 	bic.w	r3, r3, #3
 8005ad6:	b25a      	sxtb	r2, r3
 8005ad8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	b25b      	sxtb	r3, r3
	return max30100_write_register(this, MAX30100_SPO2_CONF,
 8005ae0:	b2db      	uxtb	r3, r3
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	2107      	movs	r1, #7
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7ff ff04 	bl	80058f4 <max30100_write_register>
 8005aec:	4603      	mov	r3, r0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <max30100_set_led_current>:

HAL_StatusTypeDef max30100_set_led_current(max30100_config_t *this,
		max30100_current_t red_current, max30100_current_t ir_current) {
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b082      	sub	sp, #8
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
 8005afe:	460b      	mov	r3, r1
 8005b00:	70fb      	strb	r3, [r7, #3]
 8005b02:	4613      	mov	r3, r2
 8005b04:	70bb      	strb	r3, [r7, #2]
	//Tratar erros
	return max30100_write_register(this, MAX30100_LED_CONF,
			(red_current << 4) | ir_current);
 8005b06:	78fb      	ldrb	r3, [r7, #3]
 8005b08:	011b      	lsls	r3, r3, #4
 8005b0a:	b25a      	sxtb	r2, r3
 8005b0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005b10:	4313      	orrs	r3, r2
 8005b12:	b25b      	sxtb	r3, r3
	return max30100_write_register(this, MAX30100_LED_CONF,
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	461a      	mov	r2, r3
 8005b18:	2109      	movs	r1, #9
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f7ff feea 	bl	80058f4 <max30100_write_register>
 8005b20:	4603      	mov	r3, r0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3708      	adds	r7, #8
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <max30100_read_fifo>:
	*temperature = (float) temp + temp_fraction;
	return HAL_OK;
}

HAL_StatusTypeDef max30100_read_fifo(max30100_config_t *this,
		max30100_fifo_t *fifo) {
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b084      	sub	sp, #16
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
 8005b32:	6039      	str	r1, [r7, #0]
	uint8_t buffer[4];
	//Testar erros
	HAL_StatusTypeDef ret = max30100_read_from(this, MAX30100_FIFO_DATA, buffer,
 8005b34:	f107 0208 	add.w	r2, r7, #8
 8005b38:	2304      	movs	r3, #4
 8005b3a:	2105      	movs	r1, #5
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f7ff ff0e 	bl	800595e <max30100_read_from>
 8005b42:	4603      	mov	r3, r0
 8005b44:	73fb      	strb	r3, [r7, #15]
			4);
	if (ret != HAL_OK)
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <max30100_read_fifo+0x26>
		return ret;
 8005b4c:	7bfb      	ldrb	r3, [r7, #15]
 8005b4e:	e014      	b.n	8005b7a <max30100_read_fifo+0x50>
	fifo->raw_ir = ((uint16_t) buffer[0] << 8) | buffer[1];
 8005b50:	7a3b      	ldrb	r3, [r7, #8]
 8005b52:	021b      	lsls	r3, r3, #8
 8005b54:	b21a      	sxth	r2, r3
 8005b56:	7a7b      	ldrb	r3, [r7, #9]
 8005b58:	b21b      	sxth	r3, r3
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	b21b      	sxth	r3, r3
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	801a      	strh	r2, [r3, #0]
	fifo->raw_red = ((uint16_t) buffer[2] << 8) | buffer[3];
 8005b64:	7abb      	ldrb	r3, [r7, #10]
 8005b66:	021b      	lsls	r3, r3, #8
 8005b68:	b21a      	sxth	r2, r3
 8005b6a:	7afb      	ldrb	r3, [r7, #11]
 8005b6c:	b21b      	sxth	r3, r3
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	b21b      	sxth	r3, r3
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	805a      	strh	r2, [r3, #2]

	return HAL_OK;
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3710      	adds	r7, #16
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}

08005b82 <max30100_dc_removal>:

max30100_dc_filter_t max30100_dc_removal(float x, float prev_w, float alpha) {
 8005b82:	b480      	push	{r7}
 8005b84:	b08b      	sub	sp, #44	; 0x2c
 8005b86:	af00      	add	r7, sp, #0
 8005b88:	ed87 0a05 	vstr	s0, [r7, #20]
 8005b8c:	edc7 0a04 	vstr	s1, [r7, #16]
 8005b90:	ed87 1a03 	vstr	s2, [r7, #12]
	max30100_dc_filter_t filtered = { };
 8005b94:	f107 0318 	add.w	r3, r7, #24
 8005b98:	2200      	movs	r2, #0
 8005b9a:	601a      	str	r2, [r3, #0]
 8005b9c:	605a      	str	r2, [r3, #4]
	filtered.w = x + alpha * prev_w;
 8005b9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ba2:	edd7 7a04 	vldr	s15, [r7, #16]
 8005ba6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005baa:	edd7 7a05 	vldr	s15, [r7, #20]
 8005bae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bb2:	edc7 7a06 	vstr	s15, [r7, #24]
	filtered.result = filtered.w - prev_w;
 8005bb6:	ed97 7a06 	vldr	s14, [r7, #24]
 8005bba:	edd7 7a04 	vldr	s15, [r7, #16]
 8005bbe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005bc2:	edc7 7a07 	vstr	s15, [r7, #28]

	return filtered;
 8005bc6:	f107 0320 	add.w	r3, r7, #32
 8005bca:	f107 0218 	add.w	r2, r7, #24
 8005bce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005bd2:	e883 0003 	stmia.w	r3, {r0, r1}
 8005bd6:	6a3a      	ldr	r2, [r7, #32]
 8005bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bda:	ee07 2a10 	vmov	s14, r2
 8005bde:	ee07 3a90 	vmov	s15, r3
}
 8005be2:	eeb0 0a47 	vmov.f32	s0, s14
 8005be6:	eef0 0a67 	vmov.f32	s1, s15
 8005bea:	372c      	adds	r7, #44	; 0x2c
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	0000      	movs	r0, r0
	...

08005bf8 <max30100_lpb_filter>:

void max30100_lpb_filter(max30100_config_t *this, float x) {
 8005bf8:	b5b0      	push	{r4, r5, r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	ed87 0a00 	vstr	s0, [r7]
	this->lpb_filter_ir.v[0] = this->lpb_filter_ir.v[1];
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	651a      	str	r2, [r3, #80]	; 0x50

	//Fs = 100Hz and Fc = 10Hz
	this->lpb_filter_ir.v[1] = (2.452372752527856026e-1 * x)
 8005c0c:	6838      	ldr	r0, [r7, #0]
 8005c0e:	f7fa fca3 	bl	8000558 <__aeabi_f2d>
 8005c12:	a319      	add	r3, pc, #100	; (adr r3, 8005c78 <max30100_lpb_filter+0x80>)
 8005c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c18:	f7fa fcf6 	bl	8000608 <__aeabi_dmul>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4614      	mov	r4, r2
 8005c22:	461d      	mov	r5, r3
			+ (0.50952544949442879485 * this->lpb_filter_ir.v[0]);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f7fa fc95 	bl	8000558 <__aeabi_f2d>
 8005c2e:	a314      	add	r3, pc, #80	; (adr r3, 8005c80 <max30100_lpb_filter+0x88>)
 8005c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c34:	f7fa fce8 	bl	8000608 <__aeabi_dmul>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	460b      	mov	r3, r1
 8005c3c:	4620      	mov	r0, r4
 8005c3e:	4629      	mov	r1, r5
 8005c40:	f7fa fb2c 	bl	800029c <__adddf3>
 8005c44:	4602      	mov	r2, r0
 8005c46:	460b      	mov	r3, r1
 8005c48:	4610      	mov	r0, r2
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	f7fa ffb4 	bl	8000bb8 <__aeabi_d2f>
 8005c50:	4602      	mov	r2, r0
	this->lpb_filter_ir.v[1] = (2.452372752527856026e-1 * x)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	655a      	str	r2, [r3, #84]	; 0x54
	//Fs = 100Hz and Fc = 4Hz
	//this->lpb_filter_ir.v[1] = (1.367287359973195227e-1 * x)
	//                   + (0.72654252800536101020 * this->lpb_filter_ir.v[0]);
	//Very precise butterworth filter

	this->lpb_filter_ir.result = this->lpb_filter_ir.v[0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
			+ this->lpb_filter_ir.v[1];
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8005c62:	ee77 7a27 	vadd.f32	s15, s14, s15
	this->lpb_filter_ir.result = this->lpb_filter_ir.v[0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
}
 8005c6c:	bf00      	nop
 8005c6e:	3708      	adds	r7, #8
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bdb0      	pop	{r4, r5, r7, pc}
 8005c74:	f3af 8000 	nop.w
 8005c78:	5e7c4548 	.word	0x5e7c4548
 8005c7c:	3fcf63ef 	.word	0x3fcf63ef
 8005c80:	50c1dd5c 	.word	0x50c1dd5c
 8005c84:	3fe04e08 	.word	0x3fe04e08

08005c88 <max30100_mean_diff>:

float max30100_mean_diff(max30100_config_t *this, float M) {
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
 8005c90:	ed87 0a00 	vstr	s0, [r7]
	float avg = 0;
 8005c94:	f04f 0300 	mov.w	r3, #0
 8005c98:	60fb      	str	r3, [r7, #12]

	this->mean_diff_ir.sum -=
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
			this->mean_diff_ir.values[this->mean_diff_ir.index];
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8005caa:	009b      	lsls	r3, r3, #2
 8005cac:	4413      	add	r3, r2
 8005cae:	edd3 7a00 	vldr	s15, [r3]
	this->mean_diff_ir.sum -=
 8005cb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
	this->mean_diff_ir.values[this->mean_diff_ir.index] = M;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	4413      	add	r3, r2
 8005cca:	683a      	ldr	r2, [r7, #0]
 8005ccc:	601a      	str	r2, [r3, #0]
	this->mean_diff_ir.sum +=
			this->mean_diff_ir.values[this->mean_diff_ir.index++];
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8005cd8:	1c59      	adds	r1, r3, #1
 8005cda:	b2c8      	uxtb	r0, r1
 8005cdc:	6879      	ldr	r1, [r7, #4]
 8005cde:	f881 0060 	strb.w	r0, [r1, #96]	; 0x60
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	4413      	add	r3, r2
 8005ce6:	ed93 7a00 	vldr	s14, [r3]
	this->mean_diff_ir.sum +=
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8005cf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	this->mean_diff_ir.index = this->mean_diff_ir.index
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
			% this->mean_filter_size;
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
	this->mean_diff_ir.index = this->mean_diff_ir.index
 8005d06:	fbb3 f1f2 	udiv	r1, r3, r2
 8005d0a:	fb01 f202 	mul.w	r2, r1, r2
 8005d0e:	1a9b      	subs	r3, r3, r2
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

	if (this->mean_diff_ir.count < this->mean_filter_size)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d207      	bcs.n	8005d38 <max30100_mean_diff+0xb0>
		this->mean_diff_ir.count++;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005d2e:	3301      	adds	r3, #1
 8005d30:	b2da      	uxtb	r2, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

	avg = this->mean_diff_ir.sum / this->mean_diff_ir.count;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8005d44:	ee07 3a90 	vmov	s15, r3
 8005d48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005d50:	edc7 7a03 	vstr	s15, [r7, #12]
	return avg - M;
 8005d54:	ed97 7a03 	vldr	s14, [r7, #12]
 8005d58:	edd7 7a00 	vldr	s15, [r7]
 8005d5c:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8005d60:	eeb0 0a67 	vmov.f32	s0, s15
 8005d64:	3714      	adds	r7, #20
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
	...

08005d70 <mlx90614_read16>:
  }
  return crc;
}
//###################################################################################################
bool mlx90614_read16(uint8_t address, int16_t *data)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b088      	sub	sp, #32
 8005d74:	af04      	add	r7, sp, #16
 8005d76:	4603      	mov	r3, r0
 8005d78:	6039      	str	r1, [r7, #0]
 8005d7a:	71fb      	strb	r3, [r7, #7]
  uint8_t d[3];
  if(HAL_I2C_Mem_Read(&_MLX90614_I2C, _MLX90614_I2C_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, d, 3, 100) != HAL_OK)
 8005d7c:	79fb      	ldrb	r3, [r7, #7]
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	2364      	movs	r3, #100	; 0x64
 8005d82:	9302      	str	r3, [sp, #8]
 8005d84:	2303      	movs	r3, #3
 8005d86:	9301      	str	r3, [sp, #4]
 8005d88:	f107 030c 	add.w	r3, r7, #12
 8005d8c:	9300      	str	r3, [sp, #0]
 8005d8e:	2301      	movs	r3, #1
 8005d90:	21b4      	movs	r1, #180	; 0xb4
 8005d92:	480b      	ldr	r0, [pc, #44]	; (8005dc0 <mlx90614_read16+0x50>)
 8005d94:	f7fc fef6 	bl	8002b84 <HAL_I2C_Mem_Read>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <mlx90614_read16+0x32>
    return false;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	e009      	b.n	8005db6 <mlx90614_read16+0x46>
  *data = d[0] | (d[1] << 8);
 8005da2:	7b3b      	ldrb	r3, [r7, #12]
 8005da4:	b21a      	sxth	r2, r3
 8005da6:	7b7b      	ldrb	r3, [r7, #13]
 8005da8:	021b      	lsls	r3, r3, #8
 8005daa:	b21b      	sxth	r3, r3
 8005dac:	4313      	orrs	r3, r2
 8005dae:	b21a      	sxth	r2, r3
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	801a      	strh	r2, [r3, #0]
  return true;
 8005db4:	2301      	movs	r3, #1
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3710      	adds	r7, #16
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	20000284 	.word	0x20000284

08005dc4 <mlx90614_calcTemperature>:
	}
	return rawTemp;
}
//###################################################################################################
float mlx90614_calcTemperature(int16_t rawTemp)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	4603      	mov	r3, r0
 8005dcc:	80fb      	strh	r3, [r7, #6]
	float retTemp;
	if(mlx90614.unit == MLX90614_UNIT_RAW)
 8005dce:	4b21      	ldr	r3, [pc, #132]	; (8005e54 <mlx90614_calcTemperature+0x90>)
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d108      	bne.n	8005de8 <mlx90614_calcTemperature+0x24>
	{
		retTemp = (float) rawTemp;
 8005dd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005dda:	ee07 3a90 	vmov	s15, r3
 8005dde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005de2:	edc7 7a03 	vstr	s15, [r7, #12]
 8005de6:	e02b      	b.n	8005e40 <mlx90614_calcTemperature+0x7c>
	}
	else
	{
		retTemp = (float)(rawTemp) * 0.02f;
 8005de8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005dec:	ee07 3a90 	vmov	s15, r3
 8005df0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005df4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005e58 <mlx90614_calcTemperature+0x94>
 8005df8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005dfc:	edc7 7a03 	vstr	s15, [r7, #12]
    if(mlx90614.unit != MLX90614_UNIT_K)
 8005e00:	4b14      	ldr	r3, [pc, #80]	; (8005e54 <mlx90614_calcTemperature+0x90>)
 8005e02:	781b      	ldrb	r3, [r3, #0]
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d01b      	beq.n	8005e40 <mlx90614_calcTemperature+0x7c>
		{
			retTemp -= 273.15f;
 8005e08:	edd7 7a03 	vldr	s15, [r7, #12]
 8005e0c:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8005e5c <mlx90614_calcTemperature+0x98>
 8005e10:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005e14:	edc7 7a03 	vstr	s15, [r7, #12]
			if(mlx90614.unit == MLX90614_UNIT_F)
 8005e18:	4b0e      	ldr	r3, [pc, #56]	; (8005e54 <mlx90614_calcTemperature+0x90>)
 8005e1a:	781b      	ldrb	r3, [r3, #0]
 8005e1c:	2b03      	cmp	r3, #3
 8005e1e:	d10f      	bne.n	8005e40 <mlx90614_calcTemperature+0x7c>
			{
				retTemp = retTemp * 9.0f / 5.0f + 32.0f;
 8005e20:	edd7 7a03 	vldr	s15, [r7, #12]
 8005e24:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8005e28:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005e2c:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8005e30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005e34:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8005e60 <mlx90614_calcTemperature+0x9c>
 8005e38:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e3c:	edc7 7a03 	vstr	s15, [r7, #12]
			}
		}
	}
	return retTemp;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	ee07 3a90 	vmov	s15, r3
}
 8005e46:	eeb0 0a67 	vmov.f32	s0, s15
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr
 8005e54:	200004bc 	.word	0x200004bc
 8005e58:	3ca3d70a 	.word	0x3ca3d70a
 8005e5c:	43889333 	.word	0x43889333
 8005e60:	42000000 	.word	0x42000000

08005e64 <mlx90614_init>:
//###################################################################################################
bool mlx90614_init(void)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	af00      	add	r7, sp, #0
  memset(&mlx90614, 0, sizeof(mlx90614));
 8005e68:	2234      	movs	r2, #52	; 0x34
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	4821      	ldr	r0, [pc, #132]	; (8005ef4 <mlx90614_init+0x90>)
 8005e6e:	f000 f961 	bl	8006134 <memset>
  mlx90614.unit = MLX90614_UNIT_C;
 8005e72:	4b20      	ldr	r3, [pc, #128]	; (8005ef4 <mlx90614_init+0x90>)
 8005e74:	2202      	movs	r2, #2
 8005e76:	701a      	strb	r2, [r3, #0]
  if(HAL_I2C_IsDeviceReady(&_MLX90614_I2C, _MLX90614_I2C_ADDRESS, 1, 100) != HAL_OK)
 8005e78:	2364      	movs	r3, #100	; 0x64
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	21b4      	movs	r1, #180	; 0xb4
 8005e7e:	481e      	ldr	r0, [pc, #120]	; (8005ef8 <mlx90614_init+0x94>)
 8005e80:	f7fd f8a6 	bl	8002fd0 <HAL_I2C_IsDeviceReady>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <mlx90614_init+0x2a>
    return false;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	e030      	b.n	8005ef0 <mlx90614_init+0x8c>
  mlx90614_read16(MLX90614_REGISTER_CONFIG, (int16_t*)&mlx90614.configReg);
 8005e8e:	491b      	ldr	r1, [pc, #108]	; (8005efc <mlx90614_init+0x98>)
 8005e90:	2025      	movs	r0, #37	; 0x25
 8005e92:	f7ff ff6d 	bl	8005d70 <mlx90614_read16>
  if(mlx90614_readID(NULL) == false)
 8005e96:	2000      	movs	r0, #0
 8005e98:	f000 f832 	bl	8005f00 <mlx90614_readID>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	f083 0301 	eor.w	r3, r3, #1
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d001      	beq.n	8005eac <mlx90614_init+0x48>
    return false;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	e021      	b.n	8005ef0 <mlx90614_init+0x8c>
  if(mlx90614_getEmissivity(NULL) == false)
 8005eac:	2000      	movs	r0, #0
 8005eae:	f000 f861 	bl	8005f74 <mlx90614_getEmissivity>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	f083 0301 	eor.w	r3, r3, #1
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d001      	beq.n	8005ec2 <mlx90614_init+0x5e>
    return false;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	e016      	b.n	8005ef0 <mlx90614_init+0x8c>
  if(mlx90614_getMax(NULL) == false)
 8005ec2:	2000      	movs	r0, #0
 8005ec4:	f000 f890 	bl	8005fe8 <mlx90614_getMax>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	f083 0301 	eor.w	r3, r3, #1
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d001      	beq.n	8005ed8 <mlx90614_init+0x74>
    return false;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	e00b      	b.n	8005ef0 <mlx90614_init+0x8c>
  if(mlx90614_getMin(NULL) == false)
 8005ed8:	2000      	movs	r0, #0
 8005eda:	f000 f8a9 	bl	8006030 <mlx90614_getMin>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	f083 0301 	eor.w	r3, r3, #1
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d001      	beq.n	8005eee <mlx90614_init+0x8a>
    return false;
 8005eea:	2300      	movs	r3, #0
 8005eec:	e000      	b.n	8005ef0 <mlx90614_init+0x8c>

  return true;
 8005eee:	2301      	movs	r3, #1
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	bd80      	pop	{r7, pc}
 8005ef4:	200004bc 	.word	0x200004bc
 8005ef8:	20000284 	.word	0x20000284
 8005efc:	200004ec 	.word	0x200004ec

08005f00 <mlx90614_readID>:
{
  mlx90614.unit = MLX90614_UNIT_;
}
//###################################################################################################
bool mlx90614_readID(int16_t *id)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b084      	sub	sp, #16
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
	for (int i=0; i<4; i++)
 8005f08:	2300      	movs	r3, #0
 8005f0a:	60fb      	str	r3, [r7, #12]
 8005f0c:	e028      	b.n	8005f60 <mlx90614_readID+0x60>
	{
		int16_t temp = 0;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	817b      	strh	r3, [r7, #10]
		if (!mlx90614_read16(MLX90614_REGISTER_ID0 + i, &temp))
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	333c      	adds	r3, #60	; 0x3c
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	f107 020a 	add.w	r2, r7, #10
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7ff ff25 	bl	8005d70 <mlx90614_read16>
 8005f26:	4603      	mov	r3, r0
 8005f28:	f083 0301 	eor.w	r3, r3, #1
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <mlx90614_readID+0x36>
			return false;
 8005f32:	2300      	movs	r3, #0
 8005f34:	e018      	b.n	8005f68 <mlx90614_readID+0x68>
    if(id != NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d006      	beq.n	8005f4a <mlx90614_readID+0x4a>
      id[i] = (uint16_t)temp;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	4413      	add	r3, r2
 8005f44:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005f48:	801a      	strh	r2, [r3, #0]
    mlx90614.id[i] = (uint16_t)temp;
 8005f4a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005f4e:	b299      	uxth	r1, r3
 8005f50:	4a07      	ldr	r2, [pc, #28]	; (8005f70 <mlx90614_readID+0x70>)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	3314      	adds	r3, #20
 8005f56:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i=0; i<4; i++)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	60fb      	str	r3, [r7, #12]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2b03      	cmp	r3, #3
 8005f64:	ddd3      	ble.n	8005f0e <mlx90614_readID+0xe>
	}
	return true;
 8005f66:	2301      	movs	r3, #1
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	200004bc 	.word	0x200004bc

08005f74 <mlx90614_getEmissivity>:
//###################################################################################################
bool mlx90614_getEmissivity(float *emissivity)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
	if(mlx90614_read16(MLX90614_REGISTER_KE, &mlx90614.rawEmissivity))
 8005f7c:	4917      	ldr	r1, [pc, #92]	; (8005fdc <mlx90614_getEmissivity+0x68>)
 8005f7e:	2024      	movs	r0, #36	; 0x24
 8005f80:	f7ff fef6 	bl	8005d70 <mlx90614_read16>
 8005f84:	4603      	mov	r3, r0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d022      	beq.n	8005fd0 <mlx90614_getEmissivity+0x5c>
	{
    mlx90614.emissivity = (((float)((uint16_t)mlx90614.rawEmissivity)) / 65535.0f);
 8005f8a:	4b15      	ldr	r3, [pc, #84]	; (8005fe0 <mlx90614_getEmissivity+0x6c>)
 8005f8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	ee07 3a90 	vmov	s15, r3
 8005f96:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f9a:	eddf 6a12 	vldr	s13, [pc, #72]	; 8005fe4 <mlx90614_getEmissivity+0x70>
 8005f9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fa2:	4b0f      	ldr	r3, [pc, #60]	; (8005fe0 <mlx90614_getEmissivity+0x6c>)
 8005fa4:	edc3 7a04 	vstr	s15, [r3, #16]
		if(emissivity != NULL)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00e      	beq.n	8005fcc <mlx90614_getEmissivity+0x58>
      *emissivity = (((float)((uint16_t)mlx90614.rawEmissivity)) / 65535.0f);
 8005fae:	4b0c      	ldr	r3, [pc, #48]	; (8005fe0 <mlx90614_getEmissivity+0x6c>)
 8005fb0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	ee07 3a90 	vmov	s15, r3
 8005fba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005fbe:	eddf 6a09 	vldr	s13, [pc, #36]	; 8005fe4 <mlx90614_getEmissivity+0x70>
 8005fc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e000      	b.n	8005fd2 <mlx90614_getEmissivity+0x5e>
	}
	return false;
 8005fd0:	2300      	movs	r3, #0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	3708      	adds	r7, #8
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}
 8005fda:	bf00      	nop
 8005fdc:	200004be 	.word	0x200004be
 8005fe0:	200004bc 	.word	0x200004bc
 8005fe4:	477fff00 	.word	0x477fff00

08005fe8 <mlx90614_getMax>:
	mlx90614.rawMin = mlx90614_calcRawTemp(minTemp);
	return mlx90614_write16(MLX90614_REGISTER_TOMIN, mlx90614.rawMin);
}
//###################################################################################################
bool mlx90614_getMax(float *maxTemp)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
	if(mlx90614_read16(MLX90614_REGISTER_TOMAX, &mlx90614.rawMax))
 8005ff0:	490d      	ldr	r1, [pc, #52]	; (8006028 <mlx90614_getMax+0x40>)
 8005ff2:	2020      	movs	r0, #32
 8005ff4:	f7ff febc 	bl	8005d70 <mlx90614_read16>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00e      	beq.n	800601c <mlx90614_getMax+0x34>
	{
    if(maxTemp != NULL)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d009      	beq.n	8006018 <mlx90614_getMax+0x30>
      *maxTemp = mlx90614.rawMax;
 8006004:	4b09      	ldr	r3, [pc, #36]	; (800602c <mlx90614_getMax+0x44>)
 8006006:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800600a:	ee07 3a90 	vmov	s15, r3
 800600e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8006018:	2301      	movs	r3, #1
 800601a:	e000      	b.n	800601e <mlx90614_getMax+0x36>
	}
	return false;
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3708      	adds	r7, #8
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	200004c6 	.word	0x200004c6
 800602c:	200004bc 	.word	0x200004bc

08006030 <mlx90614_getMin>:
//###################################################################################################
bool mlx90614_getMin(float *minTemp)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b082      	sub	sp, #8
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
	if(mlx90614_read16(MLX90614_REGISTER_TOMIN, &mlx90614.rawMin))
 8006038:	490d      	ldr	r1, [pc, #52]	; (8006070 <mlx90614_getMin+0x40>)
 800603a:	2021      	movs	r0, #33	; 0x21
 800603c:	f7ff fe98 	bl	8005d70 <mlx90614_read16>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00e      	beq.n	8006064 <mlx90614_getMin+0x34>
	{
    if(minTemp != NULL)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d009      	beq.n	8006060 <mlx90614_getMin+0x30>
      *minTemp = mlx90614.rawMin;
 800604c:	4b09      	ldr	r3, [pc, #36]	; (8006074 <mlx90614_getMin+0x44>)
 800604e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8006052:	ee07 3a90 	vmov	s15, r3
 8006056:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8006060:	2301      	movs	r3, #1
 8006062:	e000      	b.n	8006066 <mlx90614_getMin+0x36>
	}
	return false;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	3708      	adds	r7, #8
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	200004c8 	.word	0x200004c8
 8006074:	200004bc 	.word	0x200004bc

08006078 <mlx90614_getObject1>:
	}
	return false;
}
//###################################################################################################
bool mlx90614_getObject1(float *objectTemp)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
	if(mlx90614_read16(MLX90614_REGISTER_TOBJ1, &mlx90614.rawObject1))
 8006080:	4911      	ldr	r1, [pc, #68]	; (80060c8 <mlx90614_getObject1+0x50>)
 8006082:	2007      	movs	r0, #7
 8006084:	f7ff fe74 	bl	8005d70 <mlx90614_read16>
 8006088:	4603      	mov	r3, r0
 800608a:	2b00      	cmp	r3, #0
 800608c:	d016      	beq.n	80060bc <mlx90614_getObject1+0x44>
	{
		if(mlx90614.rawObject1 & 0x8000)
 800608e:	4b0f      	ldr	r3, [pc, #60]	; (80060cc <mlx90614_getObject1+0x54>)
 8006090:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8006094:	2b00      	cmp	r3, #0
 8006096:	da01      	bge.n	800609c <mlx90614_getObject1+0x24>
			return false;
 8006098:	2300      	movs	r3, #0
 800609a:	e010      	b.n	80060be <mlx90614_getObject1+0x46>
		if(objectTemp != NULL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00a      	beq.n	80060b8 <mlx90614_getObject1+0x40>
      *objectTemp =  mlx90614_calcTemperature(mlx90614.rawObject1);
 80060a2:	4b0a      	ldr	r3, [pc, #40]	; (80060cc <mlx90614_getObject1+0x54>)
 80060a4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff fe8b 	bl	8005dc4 <mlx90614_calcTemperature>
 80060ae:	eef0 7a40 	vmov.f32	s15, s0
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	edc3 7a00 	vstr	s15, [r3]
		return true;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e000      	b.n	80060be <mlx90614_getObject1+0x46>
	}
	return false;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3708      	adds	r7, #8
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}
 80060c6:	bf00      	nop
 80060c8:	200004c2 	.word	0x200004c2
 80060cc:	200004bc 	.word	0x200004bc

080060d0 <__errno>:
 80060d0:	4b01      	ldr	r3, [pc, #4]	; (80060d8 <__errno+0x8>)
 80060d2:	6818      	ldr	r0, [r3, #0]
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	20000050 	.word	0x20000050

080060dc <__libc_init_array>:
 80060dc:	b570      	push	{r4, r5, r6, lr}
 80060de:	4d0d      	ldr	r5, [pc, #52]	; (8006114 <__libc_init_array+0x38>)
 80060e0:	4c0d      	ldr	r4, [pc, #52]	; (8006118 <__libc_init_array+0x3c>)
 80060e2:	1b64      	subs	r4, r4, r5
 80060e4:	10a4      	asrs	r4, r4, #2
 80060e6:	2600      	movs	r6, #0
 80060e8:	42a6      	cmp	r6, r4
 80060ea:	d109      	bne.n	8006100 <__libc_init_array+0x24>
 80060ec:	4d0b      	ldr	r5, [pc, #44]	; (800611c <__libc_init_array+0x40>)
 80060ee:	4c0c      	ldr	r4, [pc, #48]	; (8006120 <__libc_init_array+0x44>)
 80060f0:	f003 fa1e 	bl	8009530 <_init>
 80060f4:	1b64      	subs	r4, r4, r5
 80060f6:	10a4      	asrs	r4, r4, #2
 80060f8:	2600      	movs	r6, #0
 80060fa:	42a6      	cmp	r6, r4
 80060fc:	d105      	bne.n	800610a <__libc_init_array+0x2e>
 80060fe:	bd70      	pop	{r4, r5, r6, pc}
 8006100:	f855 3b04 	ldr.w	r3, [r5], #4
 8006104:	4798      	blx	r3
 8006106:	3601      	adds	r6, #1
 8006108:	e7ee      	b.n	80060e8 <__libc_init_array+0xc>
 800610a:	f855 3b04 	ldr.w	r3, [r5], #4
 800610e:	4798      	blx	r3
 8006110:	3601      	adds	r6, #1
 8006112:	e7f2      	b.n	80060fa <__libc_init_array+0x1e>
 8006114:	08009acc 	.word	0x08009acc
 8006118:	08009acc 	.word	0x08009acc
 800611c:	08009acc 	.word	0x08009acc
 8006120:	08009ad0 	.word	0x08009ad0

08006124 <malloc>:
 8006124:	4b02      	ldr	r3, [pc, #8]	; (8006130 <malloc+0xc>)
 8006126:	4601      	mov	r1, r0
 8006128:	6818      	ldr	r0, [r3, #0]
 800612a:	f000 b877 	b.w	800621c <_malloc_r>
 800612e:	bf00      	nop
 8006130:	20000050 	.word	0x20000050

08006134 <memset>:
 8006134:	4402      	add	r2, r0
 8006136:	4603      	mov	r3, r0
 8006138:	4293      	cmp	r3, r2
 800613a:	d100      	bne.n	800613e <memset+0xa>
 800613c:	4770      	bx	lr
 800613e:	f803 1b01 	strb.w	r1, [r3], #1
 8006142:	e7f9      	b.n	8006138 <memset+0x4>

08006144 <_free_r>:
 8006144:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006146:	2900      	cmp	r1, #0
 8006148:	d044      	beq.n	80061d4 <_free_r+0x90>
 800614a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800614e:	9001      	str	r0, [sp, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	f1a1 0404 	sub.w	r4, r1, #4
 8006156:	bfb8      	it	lt
 8006158:	18e4      	addlt	r4, r4, r3
 800615a:	f001 fc35 	bl	80079c8 <__malloc_lock>
 800615e:	4a1e      	ldr	r2, [pc, #120]	; (80061d8 <_free_r+0x94>)
 8006160:	9801      	ldr	r0, [sp, #4]
 8006162:	6813      	ldr	r3, [r2, #0]
 8006164:	b933      	cbnz	r3, 8006174 <_free_r+0x30>
 8006166:	6063      	str	r3, [r4, #4]
 8006168:	6014      	str	r4, [r2, #0]
 800616a:	b003      	add	sp, #12
 800616c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006170:	f001 bc30 	b.w	80079d4 <__malloc_unlock>
 8006174:	42a3      	cmp	r3, r4
 8006176:	d908      	bls.n	800618a <_free_r+0x46>
 8006178:	6825      	ldr	r5, [r4, #0]
 800617a:	1961      	adds	r1, r4, r5
 800617c:	428b      	cmp	r3, r1
 800617e:	bf01      	itttt	eq
 8006180:	6819      	ldreq	r1, [r3, #0]
 8006182:	685b      	ldreq	r3, [r3, #4]
 8006184:	1949      	addeq	r1, r1, r5
 8006186:	6021      	streq	r1, [r4, #0]
 8006188:	e7ed      	b.n	8006166 <_free_r+0x22>
 800618a:	461a      	mov	r2, r3
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	b10b      	cbz	r3, 8006194 <_free_r+0x50>
 8006190:	42a3      	cmp	r3, r4
 8006192:	d9fa      	bls.n	800618a <_free_r+0x46>
 8006194:	6811      	ldr	r1, [r2, #0]
 8006196:	1855      	adds	r5, r2, r1
 8006198:	42a5      	cmp	r5, r4
 800619a:	d10b      	bne.n	80061b4 <_free_r+0x70>
 800619c:	6824      	ldr	r4, [r4, #0]
 800619e:	4421      	add	r1, r4
 80061a0:	1854      	adds	r4, r2, r1
 80061a2:	42a3      	cmp	r3, r4
 80061a4:	6011      	str	r1, [r2, #0]
 80061a6:	d1e0      	bne.n	800616a <_free_r+0x26>
 80061a8:	681c      	ldr	r4, [r3, #0]
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	6053      	str	r3, [r2, #4]
 80061ae:	4421      	add	r1, r4
 80061b0:	6011      	str	r1, [r2, #0]
 80061b2:	e7da      	b.n	800616a <_free_r+0x26>
 80061b4:	d902      	bls.n	80061bc <_free_r+0x78>
 80061b6:	230c      	movs	r3, #12
 80061b8:	6003      	str	r3, [r0, #0]
 80061ba:	e7d6      	b.n	800616a <_free_r+0x26>
 80061bc:	6825      	ldr	r5, [r4, #0]
 80061be:	1961      	adds	r1, r4, r5
 80061c0:	428b      	cmp	r3, r1
 80061c2:	bf04      	itt	eq
 80061c4:	6819      	ldreq	r1, [r3, #0]
 80061c6:	685b      	ldreq	r3, [r3, #4]
 80061c8:	6063      	str	r3, [r4, #4]
 80061ca:	bf04      	itt	eq
 80061cc:	1949      	addeq	r1, r1, r5
 80061ce:	6021      	streq	r1, [r4, #0]
 80061d0:	6054      	str	r4, [r2, #4]
 80061d2:	e7ca      	b.n	800616a <_free_r+0x26>
 80061d4:	b003      	add	sp, #12
 80061d6:	bd30      	pop	{r4, r5, pc}
 80061d8:	200004f0 	.word	0x200004f0

080061dc <sbrk_aligned>:
 80061dc:	b570      	push	{r4, r5, r6, lr}
 80061de:	4e0e      	ldr	r6, [pc, #56]	; (8006218 <sbrk_aligned+0x3c>)
 80061e0:	460c      	mov	r4, r1
 80061e2:	6831      	ldr	r1, [r6, #0]
 80061e4:	4605      	mov	r5, r0
 80061e6:	b911      	cbnz	r1, 80061ee <sbrk_aligned+0x12>
 80061e8:	f000 fcf6 	bl	8006bd8 <_sbrk_r>
 80061ec:	6030      	str	r0, [r6, #0]
 80061ee:	4621      	mov	r1, r4
 80061f0:	4628      	mov	r0, r5
 80061f2:	f000 fcf1 	bl	8006bd8 <_sbrk_r>
 80061f6:	1c43      	adds	r3, r0, #1
 80061f8:	d00a      	beq.n	8006210 <sbrk_aligned+0x34>
 80061fa:	1cc4      	adds	r4, r0, #3
 80061fc:	f024 0403 	bic.w	r4, r4, #3
 8006200:	42a0      	cmp	r0, r4
 8006202:	d007      	beq.n	8006214 <sbrk_aligned+0x38>
 8006204:	1a21      	subs	r1, r4, r0
 8006206:	4628      	mov	r0, r5
 8006208:	f000 fce6 	bl	8006bd8 <_sbrk_r>
 800620c:	3001      	adds	r0, #1
 800620e:	d101      	bne.n	8006214 <sbrk_aligned+0x38>
 8006210:	f04f 34ff 	mov.w	r4, #4294967295
 8006214:	4620      	mov	r0, r4
 8006216:	bd70      	pop	{r4, r5, r6, pc}
 8006218:	200004f4 	.word	0x200004f4

0800621c <_malloc_r>:
 800621c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006220:	1ccd      	adds	r5, r1, #3
 8006222:	f025 0503 	bic.w	r5, r5, #3
 8006226:	3508      	adds	r5, #8
 8006228:	2d0c      	cmp	r5, #12
 800622a:	bf38      	it	cc
 800622c:	250c      	movcc	r5, #12
 800622e:	2d00      	cmp	r5, #0
 8006230:	4607      	mov	r7, r0
 8006232:	db01      	blt.n	8006238 <_malloc_r+0x1c>
 8006234:	42a9      	cmp	r1, r5
 8006236:	d905      	bls.n	8006244 <_malloc_r+0x28>
 8006238:	230c      	movs	r3, #12
 800623a:	603b      	str	r3, [r7, #0]
 800623c:	2600      	movs	r6, #0
 800623e:	4630      	mov	r0, r6
 8006240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006244:	4e2e      	ldr	r6, [pc, #184]	; (8006300 <_malloc_r+0xe4>)
 8006246:	f001 fbbf 	bl	80079c8 <__malloc_lock>
 800624a:	6833      	ldr	r3, [r6, #0]
 800624c:	461c      	mov	r4, r3
 800624e:	bb34      	cbnz	r4, 800629e <_malloc_r+0x82>
 8006250:	4629      	mov	r1, r5
 8006252:	4638      	mov	r0, r7
 8006254:	f7ff ffc2 	bl	80061dc <sbrk_aligned>
 8006258:	1c43      	adds	r3, r0, #1
 800625a:	4604      	mov	r4, r0
 800625c:	d14d      	bne.n	80062fa <_malloc_r+0xde>
 800625e:	6834      	ldr	r4, [r6, #0]
 8006260:	4626      	mov	r6, r4
 8006262:	2e00      	cmp	r6, #0
 8006264:	d140      	bne.n	80062e8 <_malloc_r+0xcc>
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	4631      	mov	r1, r6
 800626a:	4638      	mov	r0, r7
 800626c:	eb04 0803 	add.w	r8, r4, r3
 8006270:	f000 fcb2 	bl	8006bd8 <_sbrk_r>
 8006274:	4580      	cmp	r8, r0
 8006276:	d13a      	bne.n	80062ee <_malloc_r+0xd2>
 8006278:	6821      	ldr	r1, [r4, #0]
 800627a:	3503      	adds	r5, #3
 800627c:	1a6d      	subs	r5, r5, r1
 800627e:	f025 0503 	bic.w	r5, r5, #3
 8006282:	3508      	adds	r5, #8
 8006284:	2d0c      	cmp	r5, #12
 8006286:	bf38      	it	cc
 8006288:	250c      	movcc	r5, #12
 800628a:	4629      	mov	r1, r5
 800628c:	4638      	mov	r0, r7
 800628e:	f7ff ffa5 	bl	80061dc <sbrk_aligned>
 8006292:	3001      	adds	r0, #1
 8006294:	d02b      	beq.n	80062ee <_malloc_r+0xd2>
 8006296:	6823      	ldr	r3, [r4, #0]
 8006298:	442b      	add	r3, r5
 800629a:	6023      	str	r3, [r4, #0]
 800629c:	e00e      	b.n	80062bc <_malloc_r+0xa0>
 800629e:	6822      	ldr	r2, [r4, #0]
 80062a0:	1b52      	subs	r2, r2, r5
 80062a2:	d41e      	bmi.n	80062e2 <_malloc_r+0xc6>
 80062a4:	2a0b      	cmp	r2, #11
 80062a6:	d916      	bls.n	80062d6 <_malloc_r+0xba>
 80062a8:	1961      	adds	r1, r4, r5
 80062aa:	42a3      	cmp	r3, r4
 80062ac:	6025      	str	r5, [r4, #0]
 80062ae:	bf18      	it	ne
 80062b0:	6059      	strne	r1, [r3, #4]
 80062b2:	6863      	ldr	r3, [r4, #4]
 80062b4:	bf08      	it	eq
 80062b6:	6031      	streq	r1, [r6, #0]
 80062b8:	5162      	str	r2, [r4, r5]
 80062ba:	604b      	str	r3, [r1, #4]
 80062bc:	4638      	mov	r0, r7
 80062be:	f104 060b 	add.w	r6, r4, #11
 80062c2:	f001 fb87 	bl	80079d4 <__malloc_unlock>
 80062c6:	f026 0607 	bic.w	r6, r6, #7
 80062ca:	1d23      	adds	r3, r4, #4
 80062cc:	1af2      	subs	r2, r6, r3
 80062ce:	d0b6      	beq.n	800623e <_malloc_r+0x22>
 80062d0:	1b9b      	subs	r3, r3, r6
 80062d2:	50a3      	str	r3, [r4, r2]
 80062d4:	e7b3      	b.n	800623e <_malloc_r+0x22>
 80062d6:	6862      	ldr	r2, [r4, #4]
 80062d8:	42a3      	cmp	r3, r4
 80062da:	bf0c      	ite	eq
 80062dc:	6032      	streq	r2, [r6, #0]
 80062de:	605a      	strne	r2, [r3, #4]
 80062e0:	e7ec      	b.n	80062bc <_malloc_r+0xa0>
 80062e2:	4623      	mov	r3, r4
 80062e4:	6864      	ldr	r4, [r4, #4]
 80062e6:	e7b2      	b.n	800624e <_malloc_r+0x32>
 80062e8:	4634      	mov	r4, r6
 80062ea:	6876      	ldr	r6, [r6, #4]
 80062ec:	e7b9      	b.n	8006262 <_malloc_r+0x46>
 80062ee:	230c      	movs	r3, #12
 80062f0:	603b      	str	r3, [r7, #0]
 80062f2:	4638      	mov	r0, r7
 80062f4:	f001 fb6e 	bl	80079d4 <__malloc_unlock>
 80062f8:	e7a1      	b.n	800623e <_malloc_r+0x22>
 80062fa:	6025      	str	r5, [r4, #0]
 80062fc:	e7de      	b.n	80062bc <_malloc_r+0xa0>
 80062fe:	bf00      	nop
 8006300:	200004f0 	.word	0x200004f0

08006304 <__cvt>:
 8006304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006308:	ec55 4b10 	vmov	r4, r5, d0
 800630c:	2d00      	cmp	r5, #0
 800630e:	460e      	mov	r6, r1
 8006310:	4619      	mov	r1, r3
 8006312:	462b      	mov	r3, r5
 8006314:	bfbb      	ittet	lt
 8006316:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800631a:	461d      	movlt	r5, r3
 800631c:	2300      	movge	r3, #0
 800631e:	232d      	movlt	r3, #45	; 0x2d
 8006320:	700b      	strb	r3, [r1, #0]
 8006322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006324:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006328:	4691      	mov	r9, r2
 800632a:	f023 0820 	bic.w	r8, r3, #32
 800632e:	bfbc      	itt	lt
 8006330:	4622      	movlt	r2, r4
 8006332:	4614      	movlt	r4, r2
 8006334:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006338:	d005      	beq.n	8006346 <__cvt+0x42>
 800633a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800633e:	d100      	bne.n	8006342 <__cvt+0x3e>
 8006340:	3601      	adds	r6, #1
 8006342:	2102      	movs	r1, #2
 8006344:	e000      	b.n	8006348 <__cvt+0x44>
 8006346:	2103      	movs	r1, #3
 8006348:	ab03      	add	r3, sp, #12
 800634a:	9301      	str	r3, [sp, #4]
 800634c:	ab02      	add	r3, sp, #8
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	ec45 4b10 	vmov	d0, r4, r5
 8006354:	4653      	mov	r3, sl
 8006356:	4632      	mov	r2, r6
 8006358:	f000 fd36 	bl	8006dc8 <_dtoa_r>
 800635c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006360:	4607      	mov	r7, r0
 8006362:	d102      	bne.n	800636a <__cvt+0x66>
 8006364:	f019 0f01 	tst.w	r9, #1
 8006368:	d022      	beq.n	80063b0 <__cvt+0xac>
 800636a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800636e:	eb07 0906 	add.w	r9, r7, r6
 8006372:	d110      	bne.n	8006396 <__cvt+0x92>
 8006374:	783b      	ldrb	r3, [r7, #0]
 8006376:	2b30      	cmp	r3, #48	; 0x30
 8006378:	d10a      	bne.n	8006390 <__cvt+0x8c>
 800637a:	2200      	movs	r2, #0
 800637c:	2300      	movs	r3, #0
 800637e:	4620      	mov	r0, r4
 8006380:	4629      	mov	r1, r5
 8006382:	f7fa fba9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006386:	b918      	cbnz	r0, 8006390 <__cvt+0x8c>
 8006388:	f1c6 0601 	rsb	r6, r6, #1
 800638c:	f8ca 6000 	str.w	r6, [sl]
 8006390:	f8da 3000 	ldr.w	r3, [sl]
 8006394:	4499      	add	r9, r3
 8006396:	2200      	movs	r2, #0
 8006398:	2300      	movs	r3, #0
 800639a:	4620      	mov	r0, r4
 800639c:	4629      	mov	r1, r5
 800639e:	f7fa fb9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80063a2:	b108      	cbz	r0, 80063a8 <__cvt+0xa4>
 80063a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80063a8:	2230      	movs	r2, #48	; 0x30
 80063aa:	9b03      	ldr	r3, [sp, #12]
 80063ac:	454b      	cmp	r3, r9
 80063ae:	d307      	bcc.n	80063c0 <__cvt+0xbc>
 80063b0:	9b03      	ldr	r3, [sp, #12]
 80063b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063b4:	1bdb      	subs	r3, r3, r7
 80063b6:	4638      	mov	r0, r7
 80063b8:	6013      	str	r3, [r2, #0]
 80063ba:	b004      	add	sp, #16
 80063bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063c0:	1c59      	adds	r1, r3, #1
 80063c2:	9103      	str	r1, [sp, #12]
 80063c4:	701a      	strb	r2, [r3, #0]
 80063c6:	e7f0      	b.n	80063aa <__cvt+0xa6>

080063c8 <__exponent>:
 80063c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063ca:	4603      	mov	r3, r0
 80063cc:	2900      	cmp	r1, #0
 80063ce:	bfb8      	it	lt
 80063d0:	4249      	neglt	r1, r1
 80063d2:	f803 2b02 	strb.w	r2, [r3], #2
 80063d6:	bfb4      	ite	lt
 80063d8:	222d      	movlt	r2, #45	; 0x2d
 80063da:	222b      	movge	r2, #43	; 0x2b
 80063dc:	2909      	cmp	r1, #9
 80063de:	7042      	strb	r2, [r0, #1]
 80063e0:	dd2a      	ble.n	8006438 <__exponent+0x70>
 80063e2:	f10d 0407 	add.w	r4, sp, #7
 80063e6:	46a4      	mov	ip, r4
 80063e8:	270a      	movs	r7, #10
 80063ea:	46a6      	mov	lr, r4
 80063ec:	460a      	mov	r2, r1
 80063ee:	fb91 f6f7 	sdiv	r6, r1, r7
 80063f2:	fb07 1516 	mls	r5, r7, r6, r1
 80063f6:	3530      	adds	r5, #48	; 0x30
 80063f8:	2a63      	cmp	r2, #99	; 0x63
 80063fa:	f104 34ff 	add.w	r4, r4, #4294967295
 80063fe:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006402:	4631      	mov	r1, r6
 8006404:	dcf1      	bgt.n	80063ea <__exponent+0x22>
 8006406:	3130      	adds	r1, #48	; 0x30
 8006408:	f1ae 0502 	sub.w	r5, lr, #2
 800640c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006410:	1c44      	adds	r4, r0, #1
 8006412:	4629      	mov	r1, r5
 8006414:	4561      	cmp	r1, ip
 8006416:	d30a      	bcc.n	800642e <__exponent+0x66>
 8006418:	f10d 0209 	add.w	r2, sp, #9
 800641c:	eba2 020e 	sub.w	r2, r2, lr
 8006420:	4565      	cmp	r5, ip
 8006422:	bf88      	it	hi
 8006424:	2200      	movhi	r2, #0
 8006426:	4413      	add	r3, r2
 8006428:	1a18      	subs	r0, r3, r0
 800642a:	b003      	add	sp, #12
 800642c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800642e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006432:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006436:	e7ed      	b.n	8006414 <__exponent+0x4c>
 8006438:	2330      	movs	r3, #48	; 0x30
 800643a:	3130      	adds	r1, #48	; 0x30
 800643c:	7083      	strb	r3, [r0, #2]
 800643e:	70c1      	strb	r1, [r0, #3]
 8006440:	1d03      	adds	r3, r0, #4
 8006442:	e7f1      	b.n	8006428 <__exponent+0x60>

08006444 <_printf_float>:
 8006444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006448:	ed2d 8b02 	vpush	{d8}
 800644c:	b08d      	sub	sp, #52	; 0x34
 800644e:	460c      	mov	r4, r1
 8006450:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006454:	4616      	mov	r6, r2
 8006456:	461f      	mov	r7, r3
 8006458:	4605      	mov	r5, r0
 800645a:	f001 faa3 	bl	80079a4 <_localeconv_r>
 800645e:	f8d0 a000 	ldr.w	sl, [r0]
 8006462:	4650      	mov	r0, sl
 8006464:	f7f9 febc 	bl	80001e0 <strlen>
 8006468:	2300      	movs	r3, #0
 800646a:	930a      	str	r3, [sp, #40]	; 0x28
 800646c:	6823      	ldr	r3, [r4, #0]
 800646e:	9305      	str	r3, [sp, #20]
 8006470:	f8d8 3000 	ldr.w	r3, [r8]
 8006474:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006478:	3307      	adds	r3, #7
 800647a:	f023 0307 	bic.w	r3, r3, #7
 800647e:	f103 0208 	add.w	r2, r3, #8
 8006482:	f8c8 2000 	str.w	r2, [r8]
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800648e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006492:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006496:	9307      	str	r3, [sp, #28]
 8006498:	f8cd 8018 	str.w	r8, [sp, #24]
 800649c:	ee08 0a10 	vmov	s16, r0
 80064a0:	4b9f      	ldr	r3, [pc, #636]	; (8006720 <_printf_float+0x2dc>)
 80064a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064a6:	f04f 32ff 	mov.w	r2, #4294967295
 80064aa:	f7fa fb47 	bl	8000b3c <__aeabi_dcmpun>
 80064ae:	bb88      	cbnz	r0, 8006514 <_printf_float+0xd0>
 80064b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064b4:	4b9a      	ldr	r3, [pc, #616]	; (8006720 <_printf_float+0x2dc>)
 80064b6:	f04f 32ff 	mov.w	r2, #4294967295
 80064ba:	f7fa fb21 	bl	8000b00 <__aeabi_dcmple>
 80064be:	bb48      	cbnz	r0, 8006514 <_printf_float+0xd0>
 80064c0:	2200      	movs	r2, #0
 80064c2:	2300      	movs	r3, #0
 80064c4:	4640      	mov	r0, r8
 80064c6:	4649      	mov	r1, r9
 80064c8:	f7fa fb10 	bl	8000aec <__aeabi_dcmplt>
 80064cc:	b110      	cbz	r0, 80064d4 <_printf_float+0x90>
 80064ce:	232d      	movs	r3, #45	; 0x2d
 80064d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064d4:	4b93      	ldr	r3, [pc, #588]	; (8006724 <_printf_float+0x2e0>)
 80064d6:	4894      	ldr	r0, [pc, #592]	; (8006728 <_printf_float+0x2e4>)
 80064d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80064dc:	bf94      	ite	ls
 80064de:	4698      	movls	r8, r3
 80064e0:	4680      	movhi	r8, r0
 80064e2:	2303      	movs	r3, #3
 80064e4:	6123      	str	r3, [r4, #16]
 80064e6:	9b05      	ldr	r3, [sp, #20]
 80064e8:	f023 0204 	bic.w	r2, r3, #4
 80064ec:	6022      	str	r2, [r4, #0]
 80064ee:	f04f 0900 	mov.w	r9, #0
 80064f2:	9700      	str	r7, [sp, #0]
 80064f4:	4633      	mov	r3, r6
 80064f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80064f8:	4621      	mov	r1, r4
 80064fa:	4628      	mov	r0, r5
 80064fc:	f000 f9d8 	bl	80068b0 <_printf_common>
 8006500:	3001      	adds	r0, #1
 8006502:	f040 8090 	bne.w	8006626 <_printf_float+0x1e2>
 8006506:	f04f 30ff 	mov.w	r0, #4294967295
 800650a:	b00d      	add	sp, #52	; 0x34
 800650c:	ecbd 8b02 	vpop	{d8}
 8006510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006514:	4642      	mov	r2, r8
 8006516:	464b      	mov	r3, r9
 8006518:	4640      	mov	r0, r8
 800651a:	4649      	mov	r1, r9
 800651c:	f7fa fb0e 	bl	8000b3c <__aeabi_dcmpun>
 8006520:	b140      	cbz	r0, 8006534 <_printf_float+0xf0>
 8006522:	464b      	mov	r3, r9
 8006524:	2b00      	cmp	r3, #0
 8006526:	bfbc      	itt	lt
 8006528:	232d      	movlt	r3, #45	; 0x2d
 800652a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800652e:	487f      	ldr	r0, [pc, #508]	; (800672c <_printf_float+0x2e8>)
 8006530:	4b7f      	ldr	r3, [pc, #508]	; (8006730 <_printf_float+0x2ec>)
 8006532:	e7d1      	b.n	80064d8 <_printf_float+0x94>
 8006534:	6863      	ldr	r3, [r4, #4]
 8006536:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800653a:	9206      	str	r2, [sp, #24]
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	d13f      	bne.n	80065c0 <_printf_float+0x17c>
 8006540:	2306      	movs	r3, #6
 8006542:	6063      	str	r3, [r4, #4]
 8006544:	9b05      	ldr	r3, [sp, #20]
 8006546:	6861      	ldr	r1, [r4, #4]
 8006548:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800654c:	2300      	movs	r3, #0
 800654e:	9303      	str	r3, [sp, #12]
 8006550:	ab0a      	add	r3, sp, #40	; 0x28
 8006552:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006556:	ab09      	add	r3, sp, #36	; 0x24
 8006558:	ec49 8b10 	vmov	d0, r8, r9
 800655c:	9300      	str	r3, [sp, #0]
 800655e:	6022      	str	r2, [r4, #0]
 8006560:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006564:	4628      	mov	r0, r5
 8006566:	f7ff fecd 	bl	8006304 <__cvt>
 800656a:	9b06      	ldr	r3, [sp, #24]
 800656c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800656e:	2b47      	cmp	r3, #71	; 0x47
 8006570:	4680      	mov	r8, r0
 8006572:	d108      	bne.n	8006586 <_printf_float+0x142>
 8006574:	1cc8      	adds	r0, r1, #3
 8006576:	db02      	blt.n	800657e <_printf_float+0x13a>
 8006578:	6863      	ldr	r3, [r4, #4]
 800657a:	4299      	cmp	r1, r3
 800657c:	dd41      	ble.n	8006602 <_printf_float+0x1be>
 800657e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006582:	fa5f fb8b 	uxtb.w	fp, fp
 8006586:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800658a:	d820      	bhi.n	80065ce <_printf_float+0x18a>
 800658c:	3901      	subs	r1, #1
 800658e:	465a      	mov	r2, fp
 8006590:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006594:	9109      	str	r1, [sp, #36]	; 0x24
 8006596:	f7ff ff17 	bl	80063c8 <__exponent>
 800659a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800659c:	1813      	adds	r3, r2, r0
 800659e:	2a01      	cmp	r2, #1
 80065a0:	4681      	mov	r9, r0
 80065a2:	6123      	str	r3, [r4, #16]
 80065a4:	dc02      	bgt.n	80065ac <_printf_float+0x168>
 80065a6:	6822      	ldr	r2, [r4, #0]
 80065a8:	07d2      	lsls	r2, r2, #31
 80065aa:	d501      	bpl.n	80065b0 <_printf_float+0x16c>
 80065ac:	3301      	adds	r3, #1
 80065ae:	6123      	str	r3, [r4, #16]
 80065b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d09c      	beq.n	80064f2 <_printf_float+0xae>
 80065b8:	232d      	movs	r3, #45	; 0x2d
 80065ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065be:	e798      	b.n	80064f2 <_printf_float+0xae>
 80065c0:	9a06      	ldr	r2, [sp, #24]
 80065c2:	2a47      	cmp	r2, #71	; 0x47
 80065c4:	d1be      	bne.n	8006544 <_printf_float+0x100>
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1bc      	bne.n	8006544 <_printf_float+0x100>
 80065ca:	2301      	movs	r3, #1
 80065cc:	e7b9      	b.n	8006542 <_printf_float+0xfe>
 80065ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80065d2:	d118      	bne.n	8006606 <_printf_float+0x1c2>
 80065d4:	2900      	cmp	r1, #0
 80065d6:	6863      	ldr	r3, [r4, #4]
 80065d8:	dd0b      	ble.n	80065f2 <_printf_float+0x1ae>
 80065da:	6121      	str	r1, [r4, #16]
 80065dc:	b913      	cbnz	r3, 80065e4 <_printf_float+0x1a0>
 80065de:	6822      	ldr	r2, [r4, #0]
 80065e0:	07d0      	lsls	r0, r2, #31
 80065e2:	d502      	bpl.n	80065ea <_printf_float+0x1a6>
 80065e4:	3301      	adds	r3, #1
 80065e6:	440b      	add	r3, r1
 80065e8:	6123      	str	r3, [r4, #16]
 80065ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80065ec:	f04f 0900 	mov.w	r9, #0
 80065f0:	e7de      	b.n	80065b0 <_printf_float+0x16c>
 80065f2:	b913      	cbnz	r3, 80065fa <_printf_float+0x1b6>
 80065f4:	6822      	ldr	r2, [r4, #0]
 80065f6:	07d2      	lsls	r2, r2, #31
 80065f8:	d501      	bpl.n	80065fe <_printf_float+0x1ba>
 80065fa:	3302      	adds	r3, #2
 80065fc:	e7f4      	b.n	80065e8 <_printf_float+0x1a4>
 80065fe:	2301      	movs	r3, #1
 8006600:	e7f2      	b.n	80065e8 <_printf_float+0x1a4>
 8006602:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006608:	4299      	cmp	r1, r3
 800660a:	db05      	blt.n	8006618 <_printf_float+0x1d4>
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	6121      	str	r1, [r4, #16]
 8006610:	07d8      	lsls	r0, r3, #31
 8006612:	d5ea      	bpl.n	80065ea <_printf_float+0x1a6>
 8006614:	1c4b      	adds	r3, r1, #1
 8006616:	e7e7      	b.n	80065e8 <_printf_float+0x1a4>
 8006618:	2900      	cmp	r1, #0
 800661a:	bfd4      	ite	le
 800661c:	f1c1 0202 	rsble	r2, r1, #2
 8006620:	2201      	movgt	r2, #1
 8006622:	4413      	add	r3, r2
 8006624:	e7e0      	b.n	80065e8 <_printf_float+0x1a4>
 8006626:	6823      	ldr	r3, [r4, #0]
 8006628:	055a      	lsls	r2, r3, #21
 800662a:	d407      	bmi.n	800663c <_printf_float+0x1f8>
 800662c:	6923      	ldr	r3, [r4, #16]
 800662e:	4642      	mov	r2, r8
 8006630:	4631      	mov	r1, r6
 8006632:	4628      	mov	r0, r5
 8006634:	47b8      	blx	r7
 8006636:	3001      	adds	r0, #1
 8006638:	d12c      	bne.n	8006694 <_printf_float+0x250>
 800663a:	e764      	b.n	8006506 <_printf_float+0xc2>
 800663c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006640:	f240 80e0 	bls.w	8006804 <_printf_float+0x3c0>
 8006644:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006648:	2200      	movs	r2, #0
 800664a:	2300      	movs	r3, #0
 800664c:	f7fa fa44 	bl	8000ad8 <__aeabi_dcmpeq>
 8006650:	2800      	cmp	r0, #0
 8006652:	d034      	beq.n	80066be <_printf_float+0x27a>
 8006654:	4a37      	ldr	r2, [pc, #220]	; (8006734 <_printf_float+0x2f0>)
 8006656:	2301      	movs	r3, #1
 8006658:	4631      	mov	r1, r6
 800665a:	4628      	mov	r0, r5
 800665c:	47b8      	blx	r7
 800665e:	3001      	adds	r0, #1
 8006660:	f43f af51 	beq.w	8006506 <_printf_float+0xc2>
 8006664:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006668:	429a      	cmp	r2, r3
 800666a:	db02      	blt.n	8006672 <_printf_float+0x22e>
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	07d8      	lsls	r0, r3, #31
 8006670:	d510      	bpl.n	8006694 <_printf_float+0x250>
 8006672:	ee18 3a10 	vmov	r3, s16
 8006676:	4652      	mov	r2, sl
 8006678:	4631      	mov	r1, r6
 800667a:	4628      	mov	r0, r5
 800667c:	47b8      	blx	r7
 800667e:	3001      	adds	r0, #1
 8006680:	f43f af41 	beq.w	8006506 <_printf_float+0xc2>
 8006684:	f04f 0800 	mov.w	r8, #0
 8006688:	f104 091a 	add.w	r9, r4, #26
 800668c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800668e:	3b01      	subs	r3, #1
 8006690:	4543      	cmp	r3, r8
 8006692:	dc09      	bgt.n	80066a8 <_printf_float+0x264>
 8006694:	6823      	ldr	r3, [r4, #0]
 8006696:	079b      	lsls	r3, r3, #30
 8006698:	f100 8105 	bmi.w	80068a6 <_printf_float+0x462>
 800669c:	68e0      	ldr	r0, [r4, #12]
 800669e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066a0:	4298      	cmp	r0, r3
 80066a2:	bfb8      	it	lt
 80066a4:	4618      	movlt	r0, r3
 80066a6:	e730      	b.n	800650a <_printf_float+0xc6>
 80066a8:	2301      	movs	r3, #1
 80066aa:	464a      	mov	r2, r9
 80066ac:	4631      	mov	r1, r6
 80066ae:	4628      	mov	r0, r5
 80066b0:	47b8      	blx	r7
 80066b2:	3001      	adds	r0, #1
 80066b4:	f43f af27 	beq.w	8006506 <_printf_float+0xc2>
 80066b8:	f108 0801 	add.w	r8, r8, #1
 80066bc:	e7e6      	b.n	800668c <_printf_float+0x248>
 80066be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	dc39      	bgt.n	8006738 <_printf_float+0x2f4>
 80066c4:	4a1b      	ldr	r2, [pc, #108]	; (8006734 <_printf_float+0x2f0>)
 80066c6:	2301      	movs	r3, #1
 80066c8:	4631      	mov	r1, r6
 80066ca:	4628      	mov	r0, r5
 80066cc:	47b8      	blx	r7
 80066ce:	3001      	adds	r0, #1
 80066d0:	f43f af19 	beq.w	8006506 <_printf_float+0xc2>
 80066d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066d8:	4313      	orrs	r3, r2
 80066da:	d102      	bne.n	80066e2 <_printf_float+0x29e>
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	07d9      	lsls	r1, r3, #31
 80066e0:	d5d8      	bpl.n	8006694 <_printf_float+0x250>
 80066e2:	ee18 3a10 	vmov	r3, s16
 80066e6:	4652      	mov	r2, sl
 80066e8:	4631      	mov	r1, r6
 80066ea:	4628      	mov	r0, r5
 80066ec:	47b8      	blx	r7
 80066ee:	3001      	adds	r0, #1
 80066f0:	f43f af09 	beq.w	8006506 <_printf_float+0xc2>
 80066f4:	f04f 0900 	mov.w	r9, #0
 80066f8:	f104 0a1a 	add.w	sl, r4, #26
 80066fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066fe:	425b      	negs	r3, r3
 8006700:	454b      	cmp	r3, r9
 8006702:	dc01      	bgt.n	8006708 <_printf_float+0x2c4>
 8006704:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006706:	e792      	b.n	800662e <_printf_float+0x1ea>
 8006708:	2301      	movs	r3, #1
 800670a:	4652      	mov	r2, sl
 800670c:	4631      	mov	r1, r6
 800670e:	4628      	mov	r0, r5
 8006710:	47b8      	blx	r7
 8006712:	3001      	adds	r0, #1
 8006714:	f43f aef7 	beq.w	8006506 <_printf_float+0xc2>
 8006718:	f109 0901 	add.w	r9, r9, #1
 800671c:	e7ee      	b.n	80066fc <_printf_float+0x2b8>
 800671e:	bf00      	nop
 8006720:	7fefffff 	.word	0x7fefffff
 8006724:	080096f0 	.word	0x080096f0
 8006728:	080096f4 	.word	0x080096f4
 800672c:	080096fc 	.word	0x080096fc
 8006730:	080096f8 	.word	0x080096f8
 8006734:	08009700 	.word	0x08009700
 8006738:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800673a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800673c:	429a      	cmp	r2, r3
 800673e:	bfa8      	it	ge
 8006740:	461a      	movge	r2, r3
 8006742:	2a00      	cmp	r2, #0
 8006744:	4691      	mov	r9, r2
 8006746:	dc37      	bgt.n	80067b8 <_printf_float+0x374>
 8006748:	f04f 0b00 	mov.w	fp, #0
 800674c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006750:	f104 021a 	add.w	r2, r4, #26
 8006754:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006756:	9305      	str	r3, [sp, #20]
 8006758:	eba3 0309 	sub.w	r3, r3, r9
 800675c:	455b      	cmp	r3, fp
 800675e:	dc33      	bgt.n	80067c8 <_printf_float+0x384>
 8006760:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006764:	429a      	cmp	r2, r3
 8006766:	db3b      	blt.n	80067e0 <_printf_float+0x39c>
 8006768:	6823      	ldr	r3, [r4, #0]
 800676a:	07da      	lsls	r2, r3, #31
 800676c:	d438      	bmi.n	80067e0 <_printf_float+0x39c>
 800676e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006770:	9a05      	ldr	r2, [sp, #20]
 8006772:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006774:	1a9a      	subs	r2, r3, r2
 8006776:	eba3 0901 	sub.w	r9, r3, r1
 800677a:	4591      	cmp	r9, r2
 800677c:	bfa8      	it	ge
 800677e:	4691      	movge	r9, r2
 8006780:	f1b9 0f00 	cmp.w	r9, #0
 8006784:	dc35      	bgt.n	80067f2 <_printf_float+0x3ae>
 8006786:	f04f 0800 	mov.w	r8, #0
 800678a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800678e:	f104 0a1a 	add.w	sl, r4, #26
 8006792:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006796:	1a9b      	subs	r3, r3, r2
 8006798:	eba3 0309 	sub.w	r3, r3, r9
 800679c:	4543      	cmp	r3, r8
 800679e:	f77f af79 	ble.w	8006694 <_printf_float+0x250>
 80067a2:	2301      	movs	r3, #1
 80067a4:	4652      	mov	r2, sl
 80067a6:	4631      	mov	r1, r6
 80067a8:	4628      	mov	r0, r5
 80067aa:	47b8      	blx	r7
 80067ac:	3001      	adds	r0, #1
 80067ae:	f43f aeaa 	beq.w	8006506 <_printf_float+0xc2>
 80067b2:	f108 0801 	add.w	r8, r8, #1
 80067b6:	e7ec      	b.n	8006792 <_printf_float+0x34e>
 80067b8:	4613      	mov	r3, r2
 80067ba:	4631      	mov	r1, r6
 80067bc:	4642      	mov	r2, r8
 80067be:	4628      	mov	r0, r5
 80067c0:	47b8      	blx	r7
 80067c2:	3001      	adds	r0, #1
 80067c4:	d1c0      	bne.n	8006748 <_printf_float+0x304>
 80067c6:	e69e      	b.n	8006506 <_printf_float+0xc2>
 80067c8:	2301      	movs	r3, #1
 80067ca:	4631      	mov	r1, r6
 80067cc:	4628      	mov	r0, r5
 80067ce:	9205      	str	r2, [sp, #20]
 80067d0:	47b8      	blx	r7
 80067d2:	3001      	adds	r0, #1
 80067d4:	f43f ae97 	beq.w	8006506 <_printf_float+0xc2>
 80067d8:	9a05      	ldr	r2, [sp, #20]
 80067da:	f10b 0b01 	add.w	fp, fp, #1
 80067de:	e7b9      	b.n	8006754 <_printf_float+0x310>
 80067e0:	ee18 3a10 	vmov	r3, s16
 80067e4:	4652      	mov	r2, sl
 80067e6:	4631      	mov	r1, r6
 80067e8:	4628      	mov	r0, r5
 80067ea:	47b8      	blx	r7
 80067ec:	3001      	adds	r0, #1
 80067ee:	d1be      	bne.n	800676e <_printf_float+0x32a>
 80067f0:	e689      	b.n	8006506 <_printf_float+0xc2>
 80067f2:	9a05      	ldr	r2, [sp, #20]
 80067f4:	464b      	mov	r3, r9
 80067f6:	4442      	add	r2, r8
 80067f8:	4631      	mov	r1, r6
 80067fa:	4628      	mov	r0, r5
 80067fc:	47b8      	blx	r7
 80067fe:	3001      	adds	r0, #1
 8006800:	d1c1      	bne.n	8006786 <_printf_float+0x342>
 8006802:	e680      	b.n	8006506 <_printf_float+0xc2>
 8006804:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006806:	2a01      	cmp	r2, #1
 8006808:	dc01      	bgt.n	800680e <_printf_float+0x3ca>
 800680a:	07db      	lsls	r3, r3, #31
 800680c:	d538      	bpl.n	8006880 <_printf_float+0x43c>
 800680e:	2301      	movs	r3, #1
 8006810:	4642      	mov	r2, r8
 8006812:	4631      	mov	r1, r6
 8006814:	4628      	mov	r0, r5
 8006816:	47b8      	blx	r7
 8006818:	3001      	adds	r0, #1
 800681a:	f43f ae74 	beq.w	8006506 <_printf_float+0xc2>
 800681e:	ee18 3a10 	vmov	r3, s16
 8006822:	4652      	mov	r2, sl
 8006824:	4631      	mov	r1, r6
 8006826:	4628      	mov	r0, r5
 8006828:	47b8      	blx	r7
 800682a:	3001      	adds	r0, #1
 800682c:	f43f ae6b 	beq.w	8006506 <_printf_float+0xc2>
 8006830:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006834:	2200      	movs	r2, #0
 8006836:	2300      	movs	r3, #0
 8006838:	f7fa f94e 	bl	8000ad8 <__aeabi_dcmpeq>
 800683c:	b9d8      	cbnz	r0, 8006876 <_printf_float+0x432>
 800683e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006840:	f108 0201 	add.w	r2, r8, #1
 8006844:	3b01      	subs	r3, #1
 8006846:	4631      	mov	r1, r6
 8006848:	4628      	mov	r0, r5
 800684a:	47b8      	blx	r7
 800684c:	3001      	adds	r0, #1
 800684e:	d10e      	bne.n	800686e <_printf_float+0x42a>
 8006850:	e659      	b.n	8006506 <_printf_float+0xc2>
 8006852:	2301      	movs	r3, #1
 8006854:	4652      	mov	r2, sl
 8006856:	4631      	mov	r1, r6
 8006858:	4628      	mov	r0, r5
 800685a:	47b8      	blx	r7
 800685c:	3001      	adds	r0, #1
 800685e:	f43f ae52 	beq.w	8006506 <_printf_float+0xc2>
 8006862:	f108 0801 	add.w	r8, r8, #1
 8006866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006868:	3b01      	subs	r3, #1
 800686a:	4543      	cmp	r3, r8
 800686c:	dcf1      	bgt.n	8006852 <_printf_float+0x40e>
 800686e:	464b      	mov	r3, r9
 8006870:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006874:	e6dc      	b.n	8006630 <_printf_float+0x1ec>
 8006876:	f04f 0800 	mov.w	r8, #0
 800687a:	f104 0a1a 	add.w	sl, r4, #26
 800687e:	e7f2      	b.n	8006866 <_printf_float+0x422>
 8006880:	2301      	movs	r3, #1
 8006882:	4642      	mov	r2, r8
 8006884:	e7df      	b.n	8006846 <_printf_float+0x402>
 8006886:	2301      	movs	r3, #1
 8006888:	464a      	mov	r2, r9
 800688a:	4631      	mov	r1, r6
 800688c:	4628      	mov	r0, r5
 800688e:	47b8      	blx	r7
 8006890:	3001      	adds	r0, #1
 8006892:	f43f ae38 	beq.w	8006506 <_printf_float+0xc2>
 8006896:	f108 0801 	add.w	r8, r8, #1
 800689a:	68e3      	ldr	r3, [r4, #12]
 800689c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800689e:	1a5b      	subs	r3, r3, r1
 80068a0:	4543      	cmp	r3, r8
 80068a2:	dcf0      	bgt.n	8006886 <_printf_float+0x442>
 80068a4:	e6fa      	b.n	800669c <_printf_float+0x258>
 80068a6:	f04f 0800 	mov.w	r8, #0
 80068aa:	f104 0919 	add.w	r9, r4, #25
 80068ae:	e7f4      	b.n	800689a <_printf_float+0x456>

080068b0 <_printf_common>:
 80068b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068b4:	4616      	mov	r6, r2
 80068b6:	4699      	mov	r9, r3
 80068b8:	688a      	ldr	r2, [r1, #8]
 80068ba:	690b      	ldr	r3, [r1, #16]
 80068bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80068c0:	4293      	cmp	r3, r2
 80068c2:	bfb8      	it	lt
 80068c4:	4613      	movlt	r3, r2
 80068c6:	6033      	str	r3, [r6, #0]
 80068c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80068cc:	4607      	mov	r7, r0
 80068ce:	460c      	mov	r4, r1
 80068d0:	b10a      	cbz	r2, 80068d6 <_printf_common+0x26>
 80068d2:	3301      	adds	r3, #1
 80068d4:	6033      	str	r3, [r6, #0]
 80068d6:	6823      	ldr	r3, [r4, #0]
 80068d8:	0699      	lsls	r1, r3, #26
 80068da:	bf42      	ittt	mi
 80068dc:	6833      	ldrmi	r3, [r6, #0]
 80068de:	3302      	addmi	r3, #2
 80068e0:	6033      	strmi	r3, [r6, #0]
 80068e2:	6825      	ldr	r5, [r4, #0]
 80068e4:	f015 0506 	ands.w	r5, r5, #6
 80068e8:	d106      	bne.n	80068f8 <_printf_common+0x48>
 80068ea:	f104 0a19 	add.w	sl, r4, #25
 80068ee:	68e3      	ldr	r3, [r4, #12]
 80068f0:	6832      	ldr	r2, [r6, #0]
 80068f2:	1a9b      	subs	r3, r3, r2
 80068f4:	42ab      	cmp	r3, r5
 80068f6:	dc26      	bgt.n	8006946 <_printf_common+0x96>
 80068f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80068fc:	1e13      	subs	r3, r2, #0
 80068fe:	6822      	ldr	r2, [r4, #0]
 8006900:	bf18      	it	ne
 8006902:	2301      	movne	r3, #1
 8006904:	0692      	lsls	r2, r2, #26
 8006906:	d42b      	bmi.n	8006960 <_printf_common+0xb0>
 8006908:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800690c:	4649      	mov	r1, r9
 800690e:	4638      	mov	r0, r7
 8006910:	47c0      	blx	r8
 8006912:	3001      	adds	r0, #1
 8006914:	d01e      	beq.n	8006954 <_printf_common+0xa4>
 8006916:	6823      	ldr	r3, [r4, #0]
 8006918:	68e5      	ldr	r5, [r4, #12]
 800691a:	6832      	ldr	r2, [r6, #0]
 800691c:	f003 0306 	and.w	r3, r3, #6
 8006920:	2b04      	cmp	r3, #4
 8006922:	bf08      	it	eq
 8006924:	1aad      	subeq	r5, r5, r2
 8006926:	68a3      	ldr	r3, [r4, #8]
 8006928:	6922      	ldr	r2, [r4, #16]
 800692a:	bf0c      	ite	eq
 800692c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006930:	2500      	movne	r5, #0
 8006932:	4293      	cmp	r3, r2
 8006934:	bfc4      	itt	gt
 8006936:	1a9b      	subgt	r3, r3, r2
 8006938:	18ed      	addgt	r5, r5, r3
 800693a:	2600      	movs	r6, #0
 800693c:	341a      	adds	r4, #26
 800693e:	42b5      	cmp	r5, r6
 8006940:	d11a      	bne.n	8006978 <_printf_common+0xc8>
 8006942:	2000      	movs	r0, #0
 8006944:	e008      	b.n	8006958 <_printf_common+0xa8>
 8006946:	2301      	movs	r3, #1
 8006948:	4652      	mov	r2, sl
 800694a:	4649      	mov	r1, r9
 800694c:	4638      	mov	r0, r7
 800694e:	47c0      	blx	r8
 8006950:	3001      	adds	r0, #1
 8006952:	d103      	bne.n	800695c <_printf_common+0xac>
 8006954:	f04f 30ff 	mov.w	r0, #4294967295
 8006958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800695c:	3501      	adds	r5, #1
 800695e:	e7c6      	b.n	80068ee <_printf_common+0x3e>
 8006960:	18e1      	adds	r1, r4, r3
 8006962:	1c5a      	adds	r2, r3, #1
 8006964:	2030      	movs	r0, #48	; 0x30
 8006966:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800696a:	4422      	add	r2, r4
 800696c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006970:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006974:	3302      	adds	r3, #2
 8006976:	e7c7      	b.n	8006908 <_printf_common+0x58>
 8006978:	2301      	movs	r3, #1
 800697a:	4622      	mov	r2, r4
 800697c:	4649      	mov	r1, r9
 800697e:	4638      	mov	r0, r7
 8006980:	47c0      	blx	r8
 8006982:	3001      	adds	r0, #1
 8006984:	d0e6      	beq.n	8006954 <_printf_common+0xa4>
 8006986:	3601      	adds	r6, #1
 8006988:	e7d9      	b.n	800693e <_printf_common+0x8e>
	...

0800698c <_printf_i>:
 800698c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006990:	7e0f      	ldrb	r7, [r1, #24]
 8006992:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006994:	2f78      	cmp	r7, #120	; 0x78
 8006996:	4691      	mov	r9, r2
 8006998:	4680      	mov	r8, r0
 800699a:	460c      	mov	r4, r1
 800699c:	469a      	mov	sl, r3
 800699e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80069a2:	d807      	bhi.n	80069b4 <_printf_i+0x28>
 80069a4:	2f62      	cmp	r7, #98	; 0x62
 80069a6:	d80a      	bhi.n	80069be <_printf_i+0x32>
 80069a8:	2f00      	cmp	r7, #0
 80069aa:	f000 80d8 	beq.w	8006b5e <_printf_i+0x1d2>
 80069ae:	2f58      	cmp	r7, #88	; 0x58
 80069b0:	f000 80a3 	beq.w	8006afa <_printf_i+0x16e>
 80069b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80069bc:	e03a      	b.n	8006a34 <_printf_i+0xa8>
 80069be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80069c2:	2b15      	cmp	r3, #21
 80069c4:	d8f6      	bhi.n	80069b4 <_printf_i+0x28>
 80069c6:	a101      	add	r1, pc, #4	; (adr r1, 80069cc <_printf_i+0x40>)
 80069c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80069cc:	08006a25 	.word	0x08006a25
 80069d0:	08006a39 	.word	0x08006a39
 80069d4:	080069b5 	.word	0x080069b5
 80069d8:	080069b5 	.word	0x080069b5
 80069dc:	080069b5 	.word	0x080069b5
 80069e0:	080069b5 	.word	0x080069b5
 80069e4:	08006a39 	.word	0x08006a39
 80069e8:	080069b5 	.word	0x080069b5
 80069ec:	080069b5 	.word	0x080069b5
 80069f0:	080069b5 	.word	0x080069b5
 80069f4:	080069b5 	.word	0x080069b5
 80069f8:	08006b45 	.word	0x08006b45
 80069fc:	08006a69 	.word	0x08006a69
 8006a00:	08006b27 	.word	0x08006b27
 8006a04:	080069b5 	.word	0x080069b5
 8006a08:	080069b5 	.word	0x080069b5
 8006a0c:	08006b67 	.word	0x08006b67
 8006a10:	080069b5 	.word	0x080069b5
 8006a14:	08006a69 	.word	0x08006a69
 8006a18:	080069b5 	.word	0x080069b5
 8006a1c:	080069b5 	.word	0x080069b5
 8006a20:	08006b2f 	.word	0x08006b2f
 8006a24:	682b      	ldr	r3, [r5, #0]
 8006a26:	1d1a      	adds	r2, r3, #4
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	602a      	str	r2, [r5, #0]
 8006a2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a34:	2301      	movs	r3, #1
 8006a36:	e0a3      	b.n	8006b80 <_printf_i+0x1f4>
 8006a38:	6820      	ldr	r0, [r4, #0]
 8006a3a:	6829      	ldr	r1, [r5, #0]
 8006a3c:	0606      	lsls	r6, r0, #24
 8006a3e:	f101 0304 	add.w	r3, r1, #4
 8006a42:	d50a      	bpl.n	8006a5a <_printf_i+0xce>
 8006a44:	680e      	ldr	r6, [r1, #0]
 8006a46:	602b      	str	r3, [r5, #0]
 8006a48:	2e00      	cmp	r6, #0
 8006a4a:	da03      	bge.n	8006a54 <_printf_i+0xc8>
 8006a4c:	232d      	movs	r3, #45	; 0x2d
 8006a4e:	4276      	negs	r6, r6
 8006a50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a54:	485e      	ldr	r0, [pc, #376]	; (8006bd0 <_printf_i+0x244>)
 8006a56:	230a      	movs	r3, #10
 8006a58:	e019      	b.n	8006a8e <_printf_i+0x102>
 8006a5a:	680e      	ldr	r6, [r1, #0]
 8006a5c:	602b      	str	r3, [r5, #0]
 8006a5e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006a62:	bf18      	it	ne
 8006a64:	b236      	sxthne	r6, r6
 8006a66:	e7ef      	b.n	8006a48 <_printf_i+0xbc>
 8006a68:	682b      	ldr	r3, [r5, #0]
 8006a6a:	6820      	ldr	r0, [r4, #0]
 8006a6c:	1d19      	adds	r1, r3, #4
 8006a6e:	6029      	str	r1, [r5, #0]
 8006a70:	0601      	lsls	r1, r0, #24
 8006a72:	d501      	bpl.n	8006a78 <_printf_i+0xec>
 8006a74:	681e      	ldr	r6, [r3, #0]
 8006a76:	e002      	b.n	8006a7e <_printf_i+0xf2>
 8006a78:	0646      	lsls	r6, r0, #25
 8006a7a:	d5fb      	bpl.n	8006a74 <_printf_i+0xe8>
 8006a7c:	881e      	ldrh	r6, [r3, #0]
 8006a7e:	4854      	ldr	r0, [pc, #336]	; (8006bd0 <_printf_i+0x244>)
 8006a80:	2f6f      	cmp	r7, #111	; 0x6f
 8006a82:	bf0c      	ite	eq
 8006a84:	2308      	moveq	r3, #8
 8006a86:	230a      	movne	r3, #10
 8006a88:	2100      	movs	r1, #0
 8006a8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a8e:	6865      	ldr	r5, [r4, #4]
 8006a90:	60a5      	str	r5, [r4, #8]
 8006a92:	2d00      	cmp	r5, #0
 8006a94:	bfa2      	ittt	ge
 8006a96:	6821      	ldrge	r1, [r4, #0]
 8006a98:	f021 0104 	bicge.w	r1, r1, #4
 8006a9c:	6021      	strge	r1, [r4, #0]
 8006a9e:	b90e      	cbnz	r6, 8006aa4 <_printf_i+0x118>
 8006aa0:	2d00      	cmp	r5, #0
 8006aa2:	d04d      	beq.n	8006b40 <_printf_i+0x1b4>
 8006aa4:	4615      	mov	r5, r2
 8006aa6:	fbb6 f1f3 	udiv	r1, r6, r3
 8006aaa:	fb03 6711 	mls	r7, r3, r1, r6
 8006aae:	5dc7      	ldrb	r7, [r0, r7]
 8006ab0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ab4:	4637      	mov	r7, r6
 8006ab6:	42bb      	cmp	r3, r7
 8006ab8:	460e      	mov	r6, r1
 8006aba:	d9f4      	bls.n	8006aa6 <_printf_i+0x11a>
 8006abc:	2b08      	cmp	r3, #8
 8006abe:	d10b      	bne.n	8006ad8 <_printf_i+0x14c>
 8006ac0:	6823      	ldr	r3, [r4, #0]
 8006ac2:	07de      	lsls	r6, r3, #31
 8006ac4:	d508      	bpl.n	8006ad8 <_printf_i+0x14c>
 8006ac6:	6923      	ldr	r3, [r4, #16]
 8006ac8:	6861      	ldr	r1, [r4, #4]
 8006aca:	4299      	cmp	r1, r3
 8006acc:	bfde      	ittt	le
 8006ace:	2330      	movle	r3, #48	; 0x30
 8006ad0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006ad4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006ad8:	1b52      	subs	r2, r2, r5
 8006ada:	6122      	str	r2, [r4, #16]
 8006adc:	f8cd a000 	str.w	sl, [sp]
 8006ae0:	464b      	mov	r3, r9
 8006ae2:	aa03      	add	r2, sp, #12
 8006ae4:	4621      	mov	r1, r4
 8006ae6:	4640      	mov	r0, r8
 8006ae8:	f7ff fee2 	bl	80068b0 <_printf_common>
 8006aec:	3001      	adds	r0, #1
 8006aee:	d14c      	bne.n	8006b8a <_printf_i+0x1fe>
 8006af0:	f04f 30ff 	mov.w	r0, #4294967295
 8006af4:	b004      	add	sp, #16
 8006af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006afa:	4835      	ldr	r0, [pc, #212]	; (8006bd0 <_printf_i+0x244>)
 8006afc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006b00:	6829      	ldr	r1, [r5, #0]
 8006b02:	6823      	ldr	r3, [r4, #0]
 8006b04:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b08:	6029      	str	r1, [r5, #0]
 8006b0a:	061d      	lsls	r5, r3, #24
 8006b0c:	d514      	bpl.n	8006b38 <_printf_i+0x1ac>
 8006b0e:	07df      	lsls	r7, r3, #31
 8006b10:	bf44      	itt	mi
 8006b12:	f043 0320 	orrmi.w	r3, r3, #32
 8006b16:	6023      	strmi	r3, [r4, #0]
 8006b18:	b91e      	cbnz	r6, 8006b22 <_printf_i+0x196>
 8006b1a:	6823      	ldr	r3, [r4, #0]
 8006b1c:	f023 0320 	bic.w	r3, r3, #32
 8006b20:	6023      	str	r3, [r4, #0]
 8006b22:	2310      	movs	r3, #16
 8006b24:	e7b0      	b.n	8006a88 <_printf_i+0xfc>
 8006b26:	6823      	ldr	r3, [r4, #0]
 8006b28:	f043 0320 	orr.w	r3, r3, #32
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	2378      	movs	r3, #120	; 0x78
 8006b30:	4828      	ldr	r0, [pc, #160]	; (8006bd4 <_printf_i+0x248>)
 8006b32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006b36:	e7e3      	b.n	8006b00 <_printf_i+0x174>
 8006b38:	0659      	lsls	r1, r3, #25
 8006b3a:	bf48      	it	mi
 8006b3c:	b2b6      	uxthmi	r6, r6
 8006b3e:	e7e6      	b.n	8006b0e <_printf_i+0x182>
 8006b40:	4615      	mov	r5, r2
 8006b42:	e7bb      	b.n	8006abc <_printf_i+0x130>
 8006b44:	682b      	ldr	r3, [r5, #0]
 8006b46:	6826      	ldr	r6, [r4, #0]
 8006b48:	6961      	ldr	r1, [r4, #20]
 8006b4a:	1d18      	adds	r0, r3, #4
 8006b4c:	6028      	str	r0, [r5, #0]
 8006b4e:	0635      	lsls	r5, r6, #24
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	d501      	bpl.n	8006b58 <_printf_i+0x1cc>
 8006b54:	6019      	str	r1, [r3, #0]
 8006b56:	e002      	b.n	8006b5e <_printf_i+0x1d2>
 8006b58:	0670      	lsls	r0, r6, #25
 8006b5a:	d5fb      	bpl.n	8006b54 <_printf_i+0x1c8>
 8006b5c:	8019      	strh	r1, [r3, #0]
 8006b5e:	2300      	movs	r3, #0
 8006b60:	6123      	str	r3, [r4, #16]
 8006b62:	4615      	mov	r5, r2
 8006b64:	e7ba      	b.n	8006adc <_printf_i+0x150>
 8006b66:	682b      	ldr	r3, [r5, #0]
 8006b68:	1d1a      	adds	r2, r3, #4
 8006b6a:	602a      	str	r2, [r5, #0]
 8006b6c:	681d      	ldr	r5, [r3, #0]
 8006b6e:	6862      	ldr	r2, [r4, #4]
 8006b70:	2100      	movs	r1, #0
 8006b72:	4628      	mov	r0, r5
 8006b74:	f7f9 fb3c 	bl	80001f0 <memchr>
 8006b78:	b108      	cbz	r0, 8006b7e <_printf_i+0x1f2>
 8006b7a:	1b40      	subs	r0, r0, r5
 8006b7c:	6060      	str	r0, [r4, #4]
 8006b7e:	6863      	ldr	r3, [r4, #4]
 8006b80:	6123      	str	r3, [r4, #16]
 8006b82:	2300      	movs	r3, #0
 8006b84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b88:	e7a8      	b.n	8006adc <_printf_i+0x150>
 8006b8a:	6923      	ldr	r3, [r4, #16]
 8006b8c:	462a      	mov	r2, r5
 8006b8e:	4649      	mov	r1, r9
 8006b90:	4640      	mov	r0, r8
 8006b92:	47d0      	blx	sl
 8006b94:	3001      	adds	r0, #1
 8006b96:	d0ab      	beq.n	8006af0 <_printf_i+0x164>
 8006b98:	6823      	ldr	r3, [r4, #0]
 8006b9a:	079b      	lsls	r3, r3, #30
 8006b9c:	d413      	bmi.n	8006bc6 <_printf_i+0x23a>
 8006b9e:	68e0      	ldr	r0, [r4, #12]
 8006ba0:	9b03      	ldr	r3, [sp, #12]
 8006ba2:	4298      	cmp	r0, r3
 8006ba4:	bfb8      	it	lt
 8006ba6:	4618      	movlt	r0, r3
 8006ba8:	e7a4      	b.n	8006af4 <_printf_i+0x168>
 8006baa:	2301      	movs	r3, #1
 8006bac:	4632      	mov	r2, r6
 8006bae:	4649      	mov	r1, r9
 8006bb0:	4640      	mov	r0, r8
 8006bb2:	47d0      	blx	sl
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	d09b      	beq.n	8006af0 <_printf_i+0x164>
 8006bb8:	3501      	adds	r5, #1
 8006bba:	68e3      	ldr	r3, [r4, #12]
 8006bbc:	9903      	ldr	r1, [sp, #12]
 8006bbe:	1a5b      	subs	r3, r3, r1
 8006bc0:	42ab      	cmp	r3, r5
 8006bc2:	dcf2      	bgt.n	8006baa <_printf_i+0x21e>
 8006bc4:	e7eb      	b.n	8006b9e <_printf_i+0x212>
 8006bc6:	2500      	movs	r5, #0
 8006bc8:	f104 0619 	add.w	r6, r4, #25
 8006bcc:	e7f5      	b.n	8006bba <_printf_i+0x22e>
 8006bce:	bf00      	nop
 8006bd0:	08009702 	.word	0x08009702
 8006bd4:	08009713 	.word	0x08009713

08006bd8 <_sbrk_r>:
 8006bd8:	b538      	push	{r3, r4, r5, lr}
 8006bda:	4d06      	ldr	r5, [pc, #24]	; (8006bf4 <_sbrk_r+0x1c>)
 8006bdc:	2300      	movs	r3, #0
 8006bde:	4604      	mov	r4, r0
 8006be0:	4608      	mov	r0, r1
 8006be2:	602b      	str	r3, [r5, #0]
 8006be4:	f7fa fe52 	bl	800188c <_sbrk>
 8006be8:	1c43      	adds	r3, r0, #1
 8006bea:	d102      	bne.n	8006bf2 <_sbrk_r+0x1a>
 8006bec:	682b      	ldr	r3, [r5, #0]
 8006bee:	b103      	cbz	r3, 8006bf2 <_sbrk_r+0x1a>
 8006bf0:	6023      	str	r3, [r4, #0]
 8006bf2:	bd38      	pop	{r3, r4, r5, pc}
 8006bf4:	200004f8 	.word	0x200004f8

08006bf8 <siprintf>:
 8006bf8:	b40e      	push	{r1, r2, r3}
 8006bfa:	b500      	push	{lr}
 8006bfc:	b09c      	sub	sp, #112	; 0x70
 8006bfe:	ab1d      	add	r3, sp, #116	; 0x74
 8006c00:	9002      	str	r0, [sp, #8]
 8006c02:	9006      	str	r0, [sp, #24]
 8006c04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c08:	4809      	ldr	r0, [pc, #36]	; (8006c30 <siprintf+0x38>)
 8006c0a:	9107      	str	r1, [sp, #28]
 8006c0c:	9104      	str	r1, [sp, #16]
 8006c0e:	4909      	ldr	r1, [pc, #36]	; (8006c34 <siprintf+0x3c>)
 8006c10:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c14:	9105      	str	r1, [sp, #20]
 8006c16:	6800      	ldr	r0, [r0, #0]
 8006c18:	9301      	str	r3, [sp, #4]
 8006c1a:	a902      	add	r1, sp, #8
 8006c1c:	f001 fad6 	bl	80081cc <_svfiprintf_r>
 8006c20:	9b02      	ldr	r3, [sp, #8]
 8006c22:	2200      	movs	r2, #0
 8006c24:	701a      	strb	r2, [r3, #0]
 8006c26:	b01c      	add	sp, #112	; 0x70
 8006c28:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c2c:	b003      	add	sp, #12
 8006c2e:	4770      	bx	lr
 8006c30:	20000050 	.word	0x20000050
 8006c34:	ffff0208 	.word	0xffff0208

08006c38 <_vsniprintf_r>:
 8006c38:	b530      	push	{r4, r5, lr}
 8006c3a:	4614      	mov	r4, r2
 8006c3c:	2c00      	cmp	r4, #0
 8006c3e:	b09b      	sub	sp, #108	; 0x6c
 8006c40:	4605      	mov	r5, r0
 8006c42:	461a      	mov	r2, r3
 8006c44:	da05      	bge.n	8006c52 <_vsniprintf_r+0x1a>
 8006c46:	238b      	movs	r3, #139	; 0x8b
 8006c48:	6003      	str	r3, [r0, #0]
 8006c4a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c4e:	b01b      	add	sp, #108	; 0x6c
 8006c50:	bd30      	pop	{r4, r5, pc}
 8006c52:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006c56:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006c5a:	bf14      	ite	ne
 8006c5c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006c60:	4623      	moveq	r3, r4
 8006c62:	9302      	str	r3, [sp, #8]
 8006c64:	9305      	str	r3, [sp, #20]
 8006c66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006c6a:	9100      	str	r1, [sp, #0]
 8006c6c:	9104      	str	r1, [sp, #16]
 8006c6e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006c72:	4669      	mov	r1, sp
 8006c74:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006c76:	f001 faa9 	bl	80081cc <_svfiprintf_r>
 8006c7a:	1c43      	adds	r3, r0, #1
 8006c7c:	bfbc      	itt	lt
 8006c7e:	238b      	movlt	r3, #139	; 0x8b
 8006c80:	602b      	strlt	r3, [r5, #0]
 8006c82:	2c00      	cmp	r4, #0
 8006c84:	d0e3      	beq.n	8006c4e <_vsniprintf_r+0x16>
 8006c86:	9b00      	ldr	r3, [sp, #0]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	701a      	strb	r2, [r3, #0]
 8006c8c:	e7df      	b.n	8006c4e <_vsniprintf_r+0x16>
	...

08006c90 <vsniprintf>:
 8006c90:	b507      	push	{r0, r1, r2, lr}
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	4613      	mov	r3, r2
 8006c96:	460a      	mov	r2, r1
 8006c98:	4601      	mov	r1, r0
 8006c9a:	4803      	ldr	r0, [pc, #12]	; (8006ca8 <vsniprintf+0x18>)
 8006c9c:	6800      	ldr	r0, [r0, #0]
 8006c9e:	f7ff ffcb 	bl	8006c38 <_vsniprintf_r>
 8006ca2:	b003      	add	sp, #12
 8006ca4:	f85d fb04 	ldr.w	pc, [sp], #4
 8006ca8:	20000050 	.word	0x20000050

08006cac <quorem>:
 8006cac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb0:	6903      	ldr	r3, [r0, #16]
 8006cb2:	690c      	ldr	r4, [r1, #16]
 8006cb4:	42a3      	cmp	r3, r4
 8006cb6:	4607      	mov	r7, r0
 8006cb8:	f2c0 8081 	blt.w	8006dbe <quorem+0x112>
 8006cbc:	3c01      	subs	r4, #1
 8006cbe:	f101 0814 	add.w	r8, r1, #20
 8006cc2:	f100 0514 	add.w	r5, r0, #20
 8006cc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cca:	9301      	str	r3, [sp, #4]
 8006ccc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006cd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cd4:	3301      	adds	r3, #1
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006cdc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ce0:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ce4:	d331      	bcc.n	8006d4a <quorem+0x9e>
 8006ce6:	f04f 0e00 	mov.w	lr, #0
 8006cea:	4640      	mov	r0, r8
 8006cec:	46ac      	mov	ip, r5
 8006cee:	46f2      	mov	sl, lr
 8006cf0:	f850 2b04 	ldr.w	r2, [r0], #4
 8006cf4:	b293      	uxth	r3, r2
 8006cf6:	fb06 e303 	mla	r3, r6, r3, lr
 8006cfa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	ebaa 0303 	sub.w	r3, sl, r3
 8006d04:	f8dc a000 	ldr.w	sl, [ip]
 8006d08:	0c12      	lsrs	r2, r2, #16
 8006d0a:	fa13 f38a 	uxtah	r3, r3, sl
 8006d0e:	fb06 e202 	mla	r2, r6, r2, lr
 8006d12:	9300      	str	r3, [sp, #0]
 8006d14:	9b00      	ldr	r3, [sp, #0]
 8006d16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d1a:	b292      	uxth	r2, r2
 8006d1c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006d20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d24:	f8bd 3000 	ldrh.w	r3, [sp]
 8006d28:	4581      	cmp	r9, r0
 8006d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d2e:	f84c 3b04 	str.w	r3, [ip], #4
 8006d32:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d36:	d2db      	bcs.n	8006cf0 <quorem+0x44>
 8006d38:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d3c:	b92b      	cbnz	r3, 8006d4a <quorem+0x9e>
 8006d3e:	9b01      	ldr	r3, [sp, #4]
 8006d40:	3b04      	subs	r3, #4
 8006d42:	429d      	cmp	r5, r3
 8006d44:	461a      	mov	r2, r3
 8006d46:	d32e      	bcc.n	8006da6 <quorem+0xfa>
 8006d48:	613c      	str	r4, [r7, #16]
 8006d4a:	4638      	mov	r0, r7
 8006d4c:	f001 f8ca 	bl	8007ee4 <__mcmp>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	db24      	blt.n	8006d9e <quorem+0xf2>
 8006d54:	3601      	adds	r6, #1
 8006d56:	4628      	mov	r0, r5
 8006d58:	f04f 0c00 	mov.w	ip, #0
 8006d5c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d60:	f8d0 e000 	ldr.w	lr, [r0]
 8006d64:	b293      	uxth	r3, r2
 8006d66:	ebac 0303 	sub.w	r3, ip, r3
 8006d6a:	0c12      	lsrs	r2, r2, #16
 8006d6c:	fa13 f38e 	uxtah	r3, r3, lr
 8006d70:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006d74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d7e:	45c1      	cmp	r9, r8
 8006d80:	f840 3b04 	str.w	r3, [r0], #4
 8006d84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d88:	d2e8      	bcs.n	8006d5c <quorem+0xb0>
 8006d8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d92:	b922      	cbnz	r2, 8006d9e <quorem+0xf2>
 8006d94:	3b04      	subs	r3, #4
 8006d96:	429d      	cmp	r5, r3
 8006d98:	461a      	mov	r2, r3
 8006d9a:	d30a      	bcc.n	8006db2 <quorem+0x106>
 8006d9c:	613c      	str	r4, [r7, #16]
 8006d9e:	4630      	mov	r0, r6
 8006da0:	b003      	add	sp, #12
 8006da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da6:	6812      	ldr	r2, [r2, #0]
 8006da8:	3b04      	subs	r3, #4
 8006daa:	2a00      	cmp	r2, #0
 8006dac:	d1cc      	bne.n	8006d48 <quorem+0x9c>
 8006dae:	3c01      	subs	r4, #1
 8006db0:	e7c7      	b.n	8006d42 <quorem+0x96>
 8006db2:	6812      	ldr	r2, [r2, #0]
 8006db4:	3b04      	subs	r3, #4
 8006db6:	2a00      	cmp	r2, #0
 8006db8:	d1f0      	bne.n	8006d9c <quorem+0xf0>
 8006dba:	3c01      	subs	r4, #1
 8006dbc:	e7eb      	b.n	8006d96 <quorem+0xea>
 8006dbe:	2000      	movs	r0, #0
 8006dc0:	e7ee      	b.n	8006da0 <quorem+0xf4>
 8006dc2:	0000      	movs	r0, r0
 8006dc4:	0000      	movs	r0, r0
	...

08006dc8 <_dtoa_r>:
 8006dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dcc:	ed2d 8b04 	vpush	{d8-d9}
 8006dd0:	ec57 6b10 	vmov	r6, r7, d0
 8006dd4:	b093      	sub	sp, #76	; 0x4c
 8006dd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006dd8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ddc:	9106      	str	r1, [sp, #24]
 8006dde:	ee10 aa10 	vmov	sl, s0
 8006de2:	4604      	mov	r4, r0
 8006de4:	9209      	str	r2, [sp, #36]	; 0x24
 8006de6:	930c      	str	r3, [sp, #48]	; 0x30
 8006de8:	46bb      	mov	fp, r7
 8006dea:	b975      	cbnz	r5, 8006e0a <_dtoa_r+0x42>
 8006dec:	2010      	movs	r0, #16
 8006dee:	f7ff f999 	bl	8006124 <malloc>
 8006df2:	4602      	mov	r2, r0
 8006df4:	6260      	str	r0, [r4, #36]	; 0x24
 8006df6:	b920      	cbnz	r0, 8006e02 <_dtoa_r+0x3a>
 8006df8:	4ba7      	ldr	r3, [pc, #668]	; (8007098 <_dtoa_r+0x2d0>)
 8006dfa:	21ea      	movs	r1, #234	; 0xea
 8006dfc:	48a7      	ldr	r0, [pc, #668]	; (800709c <_dtoa_r+0x2d4>)
 8006dfe:	f001 fae5 	bl	80083cc <__assert_func>
 8006e02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e06:	6005      	str	r5, [r0, #0]
 8006e08:	60c5      	str	r5, [r0, #12]
 8006e0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e0c:	6819      	ldr	r1, [r3, #0]
 8006e0e:	b151      	cbz	r1, 8006e26 <_dtoa_r+0x5e>
 8006e10:	685a      	ldr	r2, [r3, #4]
 8006e12:	604a      	str	r2, [r1, #4]
 8006e14:	2301      	movs	r3, #1
 8006e16:	4093      	lsls	r3, r2
 8006e18:	608b      	str	r3, [r1, #8]
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f000 fe20 	bl	8007a60 <_Bfree>
 8006e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e22:	2200      	movs	r2, #0
 8006e24:	601a      	str	r2, [r3, #0]
 8006e26:	1e3b      	subs	r3, r7, #0
 8006e28:	bfaa      	itet	ge
 8006e2a:	2300      	movge	r3, #0
 8006e2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006e30:	f8c8 3000 	strge.w	r3, [r8]
 8006e34:	4b9a      	ldr	r3, [pc, #616]	; (80070a0 <_dtoa_r+0x2d8>)
 8006e36:	bfbc      	itt	lt
 8006e38:	2201      	movlt	r2, #1
 8006e3a:	f8c8 2000 	strlt.w	r2, [r8]
 8006e3e:	ea33 030b 	bics.w	r3, r3, fp
 8006e42:	d11b      	bne.n	8006e7c <_dtoa_r+0xb4>
 8006e44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e46:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e4a:	6013      	str	r3, [r2, #0]
 8006e4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e50:	4333      	orrs	r3, r6
 8006e52:	f000 8592 	beq.w	800797a <_dtoa_r+0xbb2>
 8006e56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e58:	b963      	cbnz	r3, 8006e74 <_dtoa_r+0xac>
 8006e5a:	4b92      	ldr	r3, [pc, #584]	; (80070a4 <_dtoa_r+0x2dc>)
 8006e5c:	e022      	b.n	8006ea4 <_dtoa_r+0xdc>
 8006e5e:	4b92      	ldr	r3, [pc, #584]	; (80070a8 <_dtoa_r+0x2e0>)
 8006e60:	9301      	str	r3, [sp, #4]
 8006e62:	3308      	adds	r3, #8
 8006e64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e66:	6013      	str	r3, [r2, #0]
 8006e68:	9801      	ldr	r0, [sp, #4]
 8006e6a:	b013      	add	sp, #76	; 0x4c
 8006e6c:	ecbd 8b04 	vpop	{d8-d9}
 8006e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e74:	4b8b      	ldr	r3, [pc, #556]	; (80070a4 <_dtoa_r+0x2dc>)
 8006e76:	9301      	str	r3, [sp, #4]
 8006e78:	3303      	adds	r3, #3
 8006e7a:	e7f3      	b.n	8006e64 <_dtoa_r+0x9c>
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	2300      	movs	r3, #0
 8006e80:	4650      	mov	r0, sl
 8006e82:	4659      	mov	r1, fp
 8006e84:	f7f9 fe28 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e88:	ec4b ab19 	vmov	d9, sl, fp
 8006e8c:	4680      	mov	r8, r0
 8006e8e:	b158      	cbz	r0, 8006ea8 <_dtoa_r+0xe0>
 8006e90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e92:	2301      	movs	r3, #1
 8006e94:	6013      	str	r3, [r2, #0]
 8006e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f000 856b 	beq.w	8007974 <_dtoa_r+0xbac>
 8006e9e:	4883      	ldr	r0, [pc, #524]	; (80070ac <_dtoa_r+0x2e4>)
 8006ea0:	6018      	str	r0, [r3, #0]
 8006ea2:	1e43      	subs	r3, r0, #1
 8006ea4:	9301      	str	r3, [sp, #4]
 8006ea6:	e7df      	b.n	8006e68 <_dtoa_r+0xa0>
 8006ea8:	ec4b ab10 	vmov	d0, sl, fp
 8006eac:	aa10      	add	r2, sp, #64	; 0x40
 8006eae:	a911      	add	r1, sp, #68	; 0x44
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f001 f8bd 	bl	8008030 <__d2b>
 8006eb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006eba:	ee08 0a10 	vmov	s16, r0
 8006ebe:	2d00      	cmp	r5, #0
 8006ec0:	f000 8084 	beq.w	8006fcc <_dtoa_r+0x204>
 8006ec4:	ee19 3a90 	vmov	r3, s19
 8006ec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ecc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006ed0:	4656      	mov	r6, sl
 8006ed2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006ed6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006eda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006ede:	4b74      	ldr	r3, [pc, #464]	; (80070b0 <_dtoa_r+0x2e8>)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	4630      	mov	r0, r6
 8006ee4:	4639      	mov	r1, r7
 8006ee6:	f7f9 f9d7 	bl	8000298 <__aeabi_dsub>
 8006eea:	a365      	add	r3, pc, #404	; (adr r3, 8007080 <_dtoa_r+0x2b8>)
 8006eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef0:	f7f9 fb8a 	bl	8000608 <__aeabi_dmul>
 8006ef4:	a364      	add	r3, pc, #400	; (adr r3, 8007088 <_dtoa_r+0x2c0>)
 8006ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efa:	f7f9 f9cf 	bl	800029c <__adddf3>
 8006efe:	4606      	mov	r6, r0
 8006f00:	4628      	mov	r0, r5
 8006f02:	460f      	mov	r7, r1
 8006f04:	f7f9 fb16 	bl	8000534 <__aeabi_i2d>
 8006f08:	a361      	add	r3, pc, #388	; (adr r3, 8007090 <_dtoa_r+0x2c8>)
 8006f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f0e:	f7f9 fb7b 	bl	8000608 <__aeabi_dmul>
 8006f12:	4602      	mov	r2, r0
 8006f14:	460b      	mov	r3, r1
 8006f16:	4630      	mov	r0, r6
 8006f18:	4639      	mov	r1, r7
 8006f1a:	f7f9 f9bf 	bl	800029c <__adddf3>
 8006f1e:	4606      	mov	r6, r0
 8006f20:	460f      	mov	r7, r1
 8006f22:	f7f9 fe21 	bl	8000b68 <__aeabi_d2iz>
 8006f26:	2200      	movs	r2, #0
 8006f28:	9000      	str	r0, [sp, #0]
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	4630      	mov	r0, r6
 8006f2e:	4639      	mov	r1, r7
 8006f30:	f7f9 fddc 	bl	8000aec <__aeabi_dcmplt>
 8006f34:	b150      	cbz	r0, 8006f4c <_dtoa_r+0x184>
 8006f36:	9800      	ldr	r0, [sp, #0]
 8006f38:	f7f9 fafc 	bl	8000534 <__aeabi_i2d>
 8006f3c:	4632      	mov	r2, r6
 8006f3e:	463b      	mov	r3, r7
 8006f40:	f7f9 fdca 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f44:	b910      	cbnz	r0, 8006f4c <_dtoa_r+0x184>
 8006f46:	9b00      	ldr	r3, [sp, #0]
 8006f48:	3b01      	subs	r3, #1
 8006f4a:	9300      	str	r3, [sp, #0]
 8006f4c:	9b00      	ldr	r3, [sp, #0]
 8006f4e:	2b16      	cmp	r3, #22
 8006f50:	d85a      	bhi.n	8007008 <_dtoa_r+0x240>
 8006f52:	9a00      	ldr	r2, [sp, #0]
 8006f54:	4b57      	ldr	r3, [pc, #348]	; (80070b4 <_dtoa_r+0x2ec>)
 8006f56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5e:	ec51 0b19 	vmov	r0, r1, d9
 8006f62:	f7f9 fdc3 	bl	8000aec <__aeabi_dcmplt>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	d050      	beq.n	800700c <_dtoa_r+0x244>
 8006f6a:	9b00      	ldr	r3, [sp, #0]
 8006f6c:	3b01      	subs	r3, #1
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	2300      	movs	r3, #0
 8006f72:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f76:	1b5d      	subs	r5, r3, r5
 8006f78:	1e6b      	subs	r3, r5, #1
 8006f7a:	9305      	str	r3, [sp, #20]
 8006f7c:	bf45      	ittet	mi
 8006f7e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006f82:	9304      	strmi	r3, [sp, #16]
 8006f84:	2300      	movpl	r3, #0
 8006f86:	2300      	movmi	r3, #0
 8006f88:	bf4c      	ite	mi
 8006f8a:	9305      	strmi	r3, [sp, #20]
 8006f8c:	9304      	strpl	r3, [sp, #16]
 8006f8e:	9b00      	ldr	r3, [sp, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	db3d      	blt.n	8007010 <_dtoa_r+0x248>
 8006f94:	9b05      	ldr	r3, [sp, #20]
 8006f96:	9a00      	ldr	r2, [sp, #0]
 8006f98:	920a      	str	r2, [sp, #40]	; 0x28
 8006f9a:	4413      	add	r3, r2
 8006f9c:	9305      	str	r3, [sp, #20]
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	9307      	str	r3, [sp, #28]
 8006fa2:	9b06      	ldr	r3, [sp, #24]
 8006fa4:	2b09      	cmp	r3, #9
 8006fa6:	f200 8089 	bhi.w	80070bc <_dtoa_r+0x2f4>
 8006faa:	2b05      	cmp	r3, #5
 8006fac:	bfc4      	itt	gt
 8006fae:	3b04      	subgt	r3, #4
 8006fb0:	9306      	strgt	r3, [sp, #24]
 8006fb2:	9b06      	ldr	r3, [sp, #24]
 8006fb4:	f1a3 0302 	sub.w	r3, r3, #2
 8006fb8:	bfcc      	ite	gt
 8006fba:	2500      	movgt	r5, #0
 8006fbc:	2501      	movle	r5, #1
 8006fbe:	2b03      	cmp	r3, #3
 8006fc0:	f200 8087 	bhi.w	80070d2 <_dtoa_r+0x30a>
 8006fc4:	e8df f003 	tbb	[pc, r3]
 8006fc8:	59383a2d 	.word	0x59383a2d
 8006fcc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006fd0:	441d      	add	r5, r3
 8006fd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006fd6:	2b20      	cmp	r3, #32
 8006fd8:	bfc1      	itttt	gt
 8006fda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006fde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006fe2:	fa0b f303 	lslgt.w	r3, fp, r3
 8006fe6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006fea:	bfda      	itte	le
 8006fec:	f1c3 0320 	rsble	r3, r3, #32
 8006ff0:	fa06 f003 	lslle.w	r0, r6, r3
 8006ff4:	4318      	orrgt	r0, r3
 8006ff6:	f7f9 fa8d 	bl	8000514 <__aeabi_ui2d>
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	4606      	mov	r6, r0
 8006ffe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007002:	3d01      	subs	r5, #1
 8007004:	930e      	str	r3, [sp, #56]	; 0x38
 8007006:	e76a      	b.n	8006ede <_dtoa_r+0x116>
 8007008:	2301      	movs	r3, #1
 800700a:	e7b2      	b.n	8006f72 <_dtoa_r+0x1aa>
 800700c:	900b      	str	r0, [sp, #44]	; 0x2c
 800700e:	e7b1      	b.n	8006f74 <_dtoa_r+0x1ac>
 8007010:	9b04      	ldr	r3, [sp, #16]
 8007012:	9a00      	ldr	r2, [sp, #0]
 8007014:	1a9b      	subs	r3, r3, r2
 8007016:	9304      	str	r3, [sp, #16]
 8007018:	4253      	negs	r3, r2
 800701a:	9307      	str	r3, [sp, #28]
 800701c:	2300      	movs	r3, #0
 800701e:	930a      	str	r3, [sp, #40]	; 0x28
 8007020:	e7bf      	b.n	8006fa2 <_dtoa_r+0x1da>
 8007022:	2300      	movs	r3, #0
 8007024:	9308      	str	r3, [sp, #32]
 8007026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007028:	2b00      	cmp	r3, #0
 800702a:	dc55      	bgt.n	80070d8 <_dtoa_r+0x310>
 800702c:	2301      	movs	r3, #1
 800702e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007032:	461a      	mov	r2, r3
 8007034:	9209      	str	r2, [sp, #36]	; 0x24
 8007036:	e00c      	b.n	8007052 <_dtoa_r+0x28a>
 8007038:	2301      	movs	r3, #1
 800703a:	e7f3      	b.n	8007024 <_dtoa_r+0x25c>
 800703c:	2300      	movs	r3, #0
 800703e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007040:	9308      	str	r3, [sp, #32]
 8007042:	9b00      	ldr	r3, [sp, #0]
 8007044:	4413      	add	r3, r2
 8007046:	9302      	str	r3, [sp, #8]
 8007048:	3301      	adds	r3, #1
 800704a:	2b01      	cmp	r3, #1
 800704c:	9303      	str	r3, [sp, #12]
 800704e:	bfb8      	it	lt
 8007050:	2301      	movlt	r3, #1
 8007052:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007054:	2200      	movs	r2, #0
 8007056:	6042      	str	r2, [r0, #4]
 8007058:	2204      	movs	r2, #4
 800705a:	f102 0614 	add.w	r6, r2, #20
 800705e:	429e      	cmp	r6, r3
 8007060:	6841      	ldr	r1, [r0, #4]
 8007062:	d93d      	bls.n	80070e0 <_dtoa_r+0x318>
 8007064:	4620      	mov	r0, r4
 8007066:	f000 fcbb 	bl	80079e0 <_Balloc>
 800706a:	9001      	str	r0, [sp, #4]
 800706c:	2800      	cmp	r0, #0
 800706e:	d13b      	bne.n	80070e8 <_dtoa_r+0x320>
 8007070:	4b11      	ldr	r3, [pc, #68]	; (80070b8 <_dtoa_r+0x2f0>)
 8007072:	4602      	mov	r2, r0
 8007074:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007078:	e6c0      	b.n	8006dfc <_dtoa_r+0x34>
 800707a:	2301      	movs	r3, #1
 800707c:	e7df      	b.n	800703e <_dtoa_r+0x276>
 800707e:	bf00      	nop
 8007080:	636f4361 	.word	0x636f4361
 8007084:	3fd287a7 	.word	0x3fd287a7
 8007088:	8b60c8b3 	.word	0x8b60c8b3
 800708c:	3fc68a28 	.word	0x3fc68a28
 8007090:	509f79fb 	.word	0x509f79fb
 8007094:	3fd34413 	.word	0x3fd34413
 8007098:	08009731 	.word	0x08009731
 800709c:	08009748 	.word	0x08009748
 80070a0:	7ff00000 	.word	0x7ff00000
 80070a4:	0800972d 	.word	0x0800972d
 80070a8:	08009724 	.word	0x08009724
 80070ac:	08009701 	.word	0x08009701
 80070b0:	3ff80000 	.word	0x3ff80000
 80070b4:	08009838 	.word	0x08009838
 80070b8:	080097a3 	.word	0x080097a3
 80070bc:	2501      	movs	r5, #1
 80070be:	2300      	movs	r3, #0
 80070c0:	9306      	str	r3, [sp, #24]
 80070c2:	9508      	str	r5, [sp, #32]
 80070c4:	f04f 33ff 	mov.w	r3, #4294967295
 80070c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80070cc:	2200      	movs	r2, #0
 80070ce:	2312      	movs	r3, #18
 80070d0:	e7b0      	b.n	8007034 <_dtoa_r+0x26c>
 80070d2:	2301      	movs	r3, #1
 80070d4:	9308      	str	r3, [sp, #32]
 80070d6:	e7f5      	b.n	80070c4 <_dtoa_r+0x2fc>
 80070d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80070de:	e7b8      	b.n	8007052 <_dtoa_r+0x28a>
 80070e0:	3101      	adds	r1, #1
 80070e2:	6041      	str	r1, [r0, #4]
 80070e4:	0052      	lsls	r2, r2, #1
 80070e6:	e7b8      	b.n	800705a <_dtoa_r+0x292>
 80070e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070ea:	9a01      	ldr	r2, [sp, #4]
 80070ec:	601a      	str	r2, [r3, #0]
 80070ee:	9b03      	ldr	r3, [sp, #12]
 80070f0:	2b0e      	cmp	r3, #14
 80070f2:	f200 809d 	bhi.w	8007230 <_dtoa_r+0x468>
 80070f6:	2d00      	cmp	r5, #0
 80070f8:	f000 809a 	beq.w	8007230 <_dtoa_r+0x468>
 80070fc:	9b00      	ldr	r3, [sp, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	dd32      	ble.n	8007168 <_dtoa_r+0x3a0>
 8007102:	4ab7      	ldr	r2, [pc, #732]	; (80073e0 <_dtoa_r+0x618>)
 8007104:	f003 030f 	and.w	r3, r3, #15
 8007108:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800710c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007110:	9b00      	ldr	r3, [sp, #0]
 8007112:	05d8      	lsls	r0, r3, #23
 8007114:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007118:	d516      	bpl.n	8007148 <_dtoa_r+0x380>
 800711a:	4bb2      	ldr	r3, [pc, #712]	; (80073e4 <_dtoa_r+0x61c>)
 800711c:	ec51 0b19 	vmov	r0, r1, d9
 8007120:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007124:	f7f9 fb9a 	bl	800085c <__aeabi_ddiv>
 8007128:	f007 070f 	and.w	r7, r7, #15
 800712c:	4682      	mov	sl, r0
 800712e:	468b      	mov	fp, r1
 8007130:	2503      	movs	r5, #3
 8007132:	4eac      	ldr	r6, [pc, #688]	; (80073e4 <_dtoa_r+0x61c>)
 8007134:	b957      	cbnz	r7, 800714c <_dtoa_r+0x384>
 8007136:	4642      	mov	r2, r8
 8007138:	464b      	mov	r3, r9
 800713a:	4650      	mov	r0, sl
 800713c:	4659      	mov	r1, fp
 800713e:	f7f9 fb8d 	bl	800085c <__aeabi_ddiv>
 8007142:	4682      	mov	sl, r0
 8007144:	468b      	mov	fp, r1
 8007146:	e028      	b.n	800719a <_dtoa_r+0x3d2>
 8007148:	2502      	movs	r5, #2
 800714a:	e7f2      	b.n	8007132 <_dtoa_r+0x36a>
 800714c:	07f9      	lsls	r1, r7, #31
 800714e:	d508      	bpl.n	8007162 <_dtoa_r+0x39a>
 8007150:	4640      	mov	r0, r8
 8007152:	4649      	mov	r1, r9
 8007154:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007158:	f7f9 fa56 	bl	8000608 <__aeabi_dmul>
 800715c:	3501      	adds	r5, #1
 800715e:	4680      	mov	r8, r0
 8007160:	4689      	mov	r9, r1
 8007162:	107f      	asrs	r7, r7, #1
 8007164:	3608      	adds	r6, #8
 8007166:	e7e5      	b.n	8007134 <_dtoa_r+0x36c>
 8007168:	f000 809b 	beq.w	80072a2 <_dtoa_r+0x4da>
 800716c:	9b00      	ldr	r3, [sp, #0]
 800716e:	4f9d      	ldr	r7, [pc, #628]	; (80073e4 <_dtoa_r+0x61c>)
 8007170:	425e      	negs	r6, r3
 8007172:	4b9b      	ldr	r3, [pc, #620]	; (80073e0 <_dtoa_r+0x618>)
 8007174:	f006 020f 	and.w	r2, r6, #15
 8007178:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800717c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007180:	ec51 0b19 	vmov	r0, r1, d9
 8007184:	f7f9 fa40 	bl	8000608 <__aeabi_dmul>
 8007188:	1136      	asrs	r6, r6, #4
 800718a:	4682      	mov	sl, r0
 800718c:	468b      	mov	fp, r1
 800718e:	2300      	movs	r3, #0
 8007190:	2502      	movs	r5, #2
 8007192:	2e00      	cmp	r6, #0
 8007194:	d17a      	bne.n	800728c <_dtoa_r+0x4c4>
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1d3      	bne.n	8007142 <_dtoa_r+0x37a>
 800719a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 8082 	beq.w	80072a6 <_dtoa_r+0x4de>
 80071a2:	4b91      	ldr	r3, [pc, #580]	; (80073e8 <_dtoa_r+0x620>)
 80071a4:	2200      	movs	r2, #0
 80071a6:	4650      	mov	r0, sl
 80071a8:	4659      	mov	r1, fp
 80071aa:	f7f9 fc9f 	bl	8000aec <__aeabi_dcmplt>
 80071ae:	2800      	cmp	r0, #0
 80071b0:	d079      	beq.n	80072a6 <_dtoa_r+0x4de>
 80071b2:	9b03      	ldr	r3, [sp, #12]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d076      	beq.n	80072a6 <_dtoa_r+0x4de>
 80071b8:	9b02      	ldr	r3, [sp, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	dd36      	ble.n	800722c <_dtoa_r+0x464>
 80071be:	9b00      	ldr	r3, [sp, #0]
 80071c0:	4650      	mov	r0, sl
 80071c2:	4659      	mov	r1, fp
 80071c4:	1e5f      	subs	r7, r3, #1
 80071c6:	2200      	movs	r2, #0
 80071c8:	4b88      	ldr	r3, [pc, #544]	; (80073ec <_dtoa_r+0x624>)
 80071ca:	f7f9 fa1d 	bl	8000608 <__aeabi_dmul>
 80071ce:	9e02      	ldr	r6, [sp, #8]
 80071d0:	4682      	mov	sl, r0
 80071d2:	468b      	mov	fp, r1
 80071d4:	3501      	adds	r5, #1
 80071d6:	4628      	mov	r0, r5
 80071d8:	f7f9 f9ac 	bl	8000534 <__aeabi_i2d>
 80071dc:	4652      	mov	r2, sl
 80071de:	465b      	mov	r3, fp
 80071e0:	f7f9 fa12 	bl	8000608 <__aeabi_dmul>
 80071e4:	4b82      	ldr	r3, [pc, #520]	; (80073f0 <_dtoa_r+0x628>)
 80071e6:	2200      	movs	r2, #0
 80071e8:	f7f9 f858 	bl	800029c <__adddf3>
 80071ec:	46d0      	mov	r8, sl
 80071ee:	46d9      	mov	r9, fp
 80071f0:	4682      	mov	sl, r0
 80071f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80071f6:	2e00      	cmp	r6, #0
 80071f8:	d158      	bne.n	80072ac <_dtoa_r+0x4e4>
 80071fa:	4b7e      	ldr	r3, [pc, #504]	; (80073f4 <_dtoa_r+0x62c>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	4640      	mov	r0, r8
 8007200:	4649      	mov	r1, r9
 8007202:	f7f9 f849 	bl	8000298 <__aeabi_dsub>
 8007206:	4652      	mov	r2, sl
 8007208:	465b      	mov	r3, fp
 800720a:	4680      	mov	r8, r0
 800720c:	4689      	mov	r9, r1
 800720e:	f7f9 fc8b 	bl	8000b28 <__aeabi_dcmpgt>
 8007212:	2800      	cmp	r0, #0
 8007214:	f040 8295 	bne.w	8007742 <_dtoa_r+0x97a>
 8007218:	4652      	mov	r2, sl
 800721a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800721e:	4640      	mov	r0, r8
 8007220:	4649      	mov	r1, r9
 8007222:	f7f9 fc63 	bl	8000aec <__aeabi_dcmplt>
 8007226:	2800      	cmp	r0, #0
 8007228:	f040 8289 	bne.w	800773e <_dtoa_r+0x976>
 800722c:	ec5b ab19 	vmov	sl, fp, d9
 8007230:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007232:	2b00      	cmp	r3, #0
 8007234:	f2c0 8148 	blt.w	80074c8 <_dtoa_r+0x700>
 8007238:	9a00      	ldr	r2, [sp, #0]
 800723a:	2a0e      	cmp	r2, #14
 800723c:	f300 8144 	bgt.w	80074c8 <_dtoa_r+0x700>
 8007240:	4b67      	ldr	r3, [pc, #412]	; (80073e0 <_dtoa_r+0x618>)
 8007242:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007246:	e9d3 8900 	ldrd	r8, r9, [r3]
 800724a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800724c:	2b00      	cmp	r3, #0
 800724e:	f280 80d5 	bge.w	80073fc <_dtoa_r+0x634>
 8007252:	9b03      	ldr	r3, [sp, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f300 80d1 	bgt.w	80073fc <_dtoa_r+0x634>
 800725a:	f040 826f 	bne.w	800773c <_dtoa_r+0x974>
 800725e:	4b65      	ldr	r3, [pc, #404]	; (80073f4 <_dtoa_r+0x62c>)
 8007260:	2200      	movs	r2, #0
 8007262:	4640      	mov	r0, r8
 8007264:	4649      	mov	r1, r9
 8007266:	f7f9 f9cf 	bl	8000608 <__aeabi_dmul>
 800726a:	4652      	mov	r2, sl
 800726c:	465b      	mov	r3, fp
 800726e:	f7f9 fc51 	bl	8000b14 <__aeabi_dcmpge>
 8007272:	9e03      	ldr	r6, [sp, #12]
 8007274:	4637      	mov	r7, r6
 8007276:	2800      	cmp	r0, #0
 8007278:	f040 8245 	bne.w	8007706 <_dtoa_r+0x93e>
 800727c:	9d01      	ldr	r5, [sp, #4]
 800727e:	2331      	movs	r3, #49	; 0x31
 8007280:	f805 3b01 	strb.w	r3, [r5], #1
 8007284:	9b00      	ldr	r3, [sp, #0]
 8007286:	3301      	adds	r3, #1
 8007288:	9300      	str	r3, [sp, #0]
 800728a:	e240      	b.n	800770e <_dtoa_r+0x946>
 800728c:	07f2      	lsls	r2, r6, #31
 800728e:	d505      	bpl.n	800729c <_dtoa_r+0x4d4>
 8007290:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007294:	f7f9 f9b8 	bl	8000608 <__aeabi_dmul>
 8007298:	3501      	adds	r5, #1
 800729a:	2301      	movs	r3, #1
 800729c:	1076      	asrs	r6, r6, #1
 800729e:	3708      	adds	r7, #8
 80072a0:	e777      	b.n	8007192 <_dtoa_r+0x3ca>
 80072a2:	2502      	movs	r5, #2
 80072a4:	e779      	b.n	800719a <_dtoa_r+0x3d2>
 80072a6:	9f00      	ldr	r7, [sp, #0]
 80072a8:	9e03      	ldr	r6, [sp, #12]
 80072aa:	e794      	b.n	80071d6 <_dtoa_r+0x40e>
 80072ac:	9901      	ldr	r1, [sp, #4]
 80072ae:	4b4c      	ldr	r3, [pc, #304]	; (80073e0 <_dtoa_r+0x618>)
 80072b0:	4431      	add	r1, r6
 80072b2:	910d      	str	r1, [sp, #52]	; 0x34
 80072b4:	9908      	ldr	r1, [sp, #32]
 80072b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80072ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80072be:	2900      	cmp	r1, #0
 80072c0:	d043      	beq.n	800734a <_dtoa_r+0x582>
 80072c2:	494d      	ldr	r1, [pc, #308]	; (80073f8 <_dtoa_r+0x630>)
 80072c4:	2000      	movs	r0, #0
 80072c6:	f7f9 fac9 	bl	800085c <__aeabi_ddiv>
 80072ca:	4652      	mov	r2, sl
 80072cc:	465b      	mov	r3, fp
 80072ce:	f7f8 ffe3 	bl	8000298 <__aeabi_dsub>
 80072d2:	9d01      	ldr	r5, [sp, #4]
 80072d4:	4682      	mov	sl, r0
 80072d6:	468b      	mov	fp, r1
 80072d8:	4649      	mov	r1, r9
 80072da:	4640      	mov	r0, r8
 80072dc:	f7f9 fc44 	bl	8000b68 <__aeabi_d2iz>
 80072e0:	4606      	mov	r6, r0
 80072e2:	f7f9 f927 	bl	8000534 <__aeabi_i2d>
 80072e6:	4602      	mov	r2, r0
 80072e8:	460b      	mov	r3, r1
 80072ea:	4640      	mov	r0, r8
 80072ec:	4649      	mov	r1, r9
 80072ee:	f7f8 ffd3 	bl	8000298 <__aeabi_dsub>
 80072f2:	3630      	adds	r6, #48	; 0x30
 80072f4:	f805 6b01 	strb.w	r6, [r5], #1
 80072f8:	4652      	mov	r2, sl
 80072fa:	465b      	mov	r3, fp
 80072fc:	4680      	mov	r8, r0
 80072fe:	4689      	mov	r9, r1
 8007300:	f7f9 fbf4 	bl	8000aec <__aeabi_dcmplt>
 8007304:	2800      	cmp	r0, #0
 8007306:	d163      	bne.n	80073d0 <_dtoa_r+0x608>
 8007308:	4642      	mov	r2, r8
 800730a:	464b      	mov	r3, r9
 800730c:	4936      	ldr	r1, [pc, #216]	; (80073e8 <_dtoa_r+0x620>)
 800730e:	2000      	movs	r0, #0
 8007310:	f7f8 ffc2 	bl	8000298 <__aeabi_dsub>
 8007314:	4652      	mov	r2, sl
 8007316:	465b      	mov	r3, fp
 8007318:	f7f9 fbe8 	bl	8000aec <__aeabi_dcmplt>
 800731c:	2800      	cmp	r0, #0
 800731e:	f040 80b5 	bne.w	800748c <_dtoa_r+0x6c4>
 8007322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007324:	429d      	cmp	r5, r3
 8007326:	d081      	beq.n	800722c <_dtoa_r+0x464>
 8007328:	4b30      	ldr	r3, [pc, #192]	; (80073ec <_dtoa_r+0x624>)
 800732a:	2200      	movs	r2, #0
 800732c:	4650      	mov	r0, sl
 800732e:	4659      	mov	r1, fp
 8007330:	f7f9 f96a 	bl	8000608 <__aeabi_dmul>
 8007334:	4b2d      	ldr	r3, [pc, #180]	; (80073ec <_dtoa_r+0x624>)
 8007336:	4682      	mov	sl, r0
 8007338:	468b      	mov	fp, r1
 800733a:	4640      	mov	r0, r8
 800733c:	4649      	mov	r1, r9
 800733e:	2200      	movs	r2, #0
 8007340:	f7f9 f962 	bl	8000608 <__aeabi_dmul>
 8007344:	4680      	mov	r8, r0
 8007346:	4689      	mov	r9, r1
 8007348:	e7c6      	b.n	80072d8 <_dtoa_r+0x510>
 800734a:	4650      	mov	r0, sl
 800734c:	4659      	mov	r1, fp
 800734e:	f7f9 f95b 	bl	8000608 <__aeabi_dmul>
 8007352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007354:	9d01      	ldr	r5, [sp, #4]
 8007356:	930f      	str	r3, [sp, #60]	; 0x3c
 8007358:	4682      	mov	sl, r0
 800735a:	468b      	mov	fp, r1
 800735c:	4649      	mov	r1, r9
 800735e:	4640      	mov	r0, r8
 8007360:	f7f9 fc02 	bl	8000b68 <__aeabi_d2iz>
 8007364:	4606      	mov	r6, r0
 8007366:	f7f9 f8e5 	bl	8000534 <__aeabi_i2d>
 800736a:	3630      	adds	r6, #48	; 0x30
 800736c:	4602      	mov	r2, r0
 800736e:	460b      	mov	r3, r1
 8007370:	4640      	mov	r0, r8
 8007372:	4649      	mov	r1, r9
 8007374:	f7f8 ff90 	bl	8000298 <__aeabi_dsub>
 8007378:	f805 6b01 	strb.w	r6, [r5], #1
 800737c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800737e:	429d      	cmp	r5, r3
 8007380:	4680      	mov	r8, r0
 8007382:	4689      	mov	r9, r1
 8007384:	f04f 0200 	mov.w	r2, #0
 8007388:	d124      	bne.n	80073d4 <_dtoa_r+0x60c>
 800738a:	4b1b      	ldr	r3, [pc, #108]	; (80073f8 <_dtoa_r+0x630>)
 800738c:	4650      	mov	r0, sl
 800738e:	4659      	mov	r1, fp
 8007390:	f7f8 ff84 	bl	800029c <__adddf3>
 8007394:	4602      	mov	r2, r0
 8007396:	460b      	mov	r3, r1
 8007398:	4640      	mov	r0, r8
 800739a:	4649      	mov	r1, r9
 800739c:	f7f9 fbc4 	bl	8000b28 <__aeabi_dcmpgt>
 80073a0:	2800      	cmp	r0, #0
 80073a2:	d173      	bne.n	800748c <_dtoa_r+0x6c4>
 80073a4:	4652      	mov	r2, sl
 80073a6:	465b      	mov	r3, fp
 80073a8:	4913      	ldr	r1, [pc, #76]	; (80073f8 <_dtoa_r+0x630>)
 80073aa:	2000      	movs	r0, #0
 80073ac:	f7f8 ff74 	bl	8000298 <__aeabi_dsub>
 80073b0:	4602      	mov	r2, r0
 80073b2:	460b      	mov	r3, r1
 80073b4:	4640      	mov	r0, r8
 80073b6:	4649      	mov	r1, r9
 80073b8:	f7f9 fb98 	bl	8000aec <__aeabi_dcmplt>
 80073bc:	2800      	cmp	r0, #0
 80073be:	f43f af35 	beq.w	800722c <_dtoa_r+0x464>
 80073c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80073c4:	1e6b      	subs	r3, r5, #1
 80073c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80073c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80073cc:	2b30      	cmp	r3, #48	; 0x30
 80073ce:	d0f8      	beq.n	80073c2 <_dtoa_r+0x5fa>
 80073d0:	9700      	str	r7, [sp, #0]
 80073d2:	e049      	b.n	8007468 <_dtoa_r+0x6a0>
 80073d4:	4b05      	ldr	r3, [pc, #20]	; (80073ec <_dtoa_r+0x624>)
 80073d6:	f7f9 f917 	bl	8000608 <__aeabi_dmul>
 80073da:	4680      	mov	r8, r0
 80073dc:	4689      	mov	r9, r1
 80073de:	e7bd      	b.n	800735c <_dtoa_r+0x594>
 80073e0:	08009838 	.word	0x08009838
 80073e4:	08009810 	.word	0x08009810
 80073e8:	3ff00000 	.word	0x3ff00000
 80073ec:	40240000 	.word	0x40240000
 80073f0:	401c0000 	.word	0x401c0000
 80073f4:	40140000 	.word	0x40140000
 80073f8:	3fe00000 	.word	0x3fe00000
 80073fc:	9d01      	ldr	r5, [sp, #4]
 80073fe:	4656      	mov	r6, sl
 8007400:	465f      	mov	r7, fp
 8007402:	4642      	mov	r2, r8
 8007404:	464b      	mov	r3, r9
 8007406:	4630      	mov	r0, r6
 8007408:	4639      	mov	r1, r7
 800740a:	f7f9 fa27 	bl	800085c <__aeabi_ddiv>
 800740e:	f7f9 fbab 	bl	8000b68 <__aeabi_d2iz>
 8007412:	4682      	mov	sl, r0
 8007414:	f7f9 f88e 	bl	8000534 <__aeabi_i2d>
 8007418:	4642      	mov	r2, r8
 800741a:	464b      	mov	r3, r9
 800741c:	f7f9 f8f4 	bl	8000608 <__aeabi_dmul>
 8007420:	4602      	mov	r2, r0
 8007422:	460b      	mov	r3, r1
 8007424:	4630      	mov	r0, r6
 8007426:	4639      	mov	r1, r7
 8007428:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800742c:	f7f8 ff34 	bl	8000298 <__aeabi_dsub>
 8007430:	f805 6b01 	strb.w	r6, [r5], #1
 8007434:	9e01      	ldr	r6, [sp, #4]
 8007436:	9f03      	ldr	r7, [sp, #12]
 8007438:	1bae      	subs	r6, r5, r6
 800743a:	42b7      	cmp	r7, r6
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	d135      	bne.n	80074ae <_dtoa_r+0x6e6>
 8007442:	f7f8 ff2b 	bl	800029c <__adddf3>
 8007446:	4642      	mov	r2, r8
 8007448:	464b      	mov	r3, r9
 800744a:	4606      	mov	r6, r0
 800744c:	460f      	mov	r7, r1
 800744e:	f7f9 fb6b 	bl	8000b28 <__aeabi_dcmpgt>
 8007452:	b9d0      	cbnz	r0, 800748a <_dtoa_r+0x6c2>
 8007454:	4642      	mov	r2, r8
 8007456:	464b      	mov	r3, r9
 8007458:	4630      	mov	r0, r6
 800745a:	4639      	mov	r1, r7
 800745c:	f7f9 fb3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007460:	b110      	cbz	r0, 8007468 <_dtoa_r+0x6a0>
 8007462:	f01a 0f01 	tst.w	sl, #1
 8007466:	d110      	bne.n	800748a <_dtoa_r+0x6c2>
 8007468:	4620      	mov	r0, r4
 800746a:	ee18 1a10 	vmov	r1, s16
 800746e:	f000 faf7 	bl	8007a60 <_Bfree>
 8007472:	2300      	movs	r3, #0
 8007474:	9800      	ldr	r0, [sp, #0]
 8007476:	702b      	strb	r3, [r5, #0]
 8007478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800747a:	3001      	adds	r0, #1
 800747c:	6018      	str	r0, [r3, #0]
 800747e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007480:	2b00      	cmp	r3, #0
 8007482:	f43f acf1 	beq.w	8006e68 <_dtoa_r+0xa0>
 8007486:	601d      	str	r5, [r3, #0]
 8007488:	e4ee      	b.n	8006e68 <_dtoa_r+0xa0>
 800748a:	9f00      	ldr	r7, [sp, #0]
 800748c:	462b      	mov	r3, r5
 800748e:	461d      	mov	r5, r3
 8007490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007494:	2a39      	cmp	r2, #57	; 0x39
 8007496:	d106      	bne.n	80074a6 <_dtoa_r+0x6de>
 8007498:	9a01      	ldr	r2, [sp, #4]
 800749a:	429a      	cmp	r2, r3
 800749c:	d1f7      	bne.n	800748e <_dtoa_r+0x6c6>
 800749e:	9901      	ldr	r1, [sp, #4]
 80074a0:	2230      	movs	r2, #48	; 0x30
 80074a2:	3701      	adds	r7, #1
 80074a4:	700a      	strb	r2, [r1, #0]
 80074a6:	781a      	ldrb	r2, [r3, #0]
 80074a8:	3201      	adds	r2, #1
 80074aa:	701a      	strb	r2, [r3, #0]
 80074ac:	e790      	b.n	80073d0 <_dtoa_r+0x608>
 80074ae:	4ba6      	ldr	r3, [pc, #664]	; (8007748 <_dtoa_r+0x980>)
 80074b0:	2200      	movs	r2, #0
 80074b2:	f7f9 f8a9 	bl	8000608 <__aeabi_dmul>
 80074b6:	2200      	movs	r2, #0
 80074b8:	2300      	movs	r3, #0
 80074ba:	4606      	mov	r6, r0
 80074bc:	460f      	mov	r7, r1
 80074be:	f7f9 fb0b 	bl	8000ad8 <__aeabi_dcmpeq>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d09d      	beq.n	8007402 <_dtoa_r+0x63a>
 80074c6:	e7cf      	b.n	8007468 <_dtoa_r+0x6a0>
 80074c8:	9a08      	ldr	r2, [sp, #32]
 80074ca:	2a00      	cmp	r2, #0
 80074cc:	f000 80d7 	beq.w	800767e <_dtoa_r+0x8b6>
 80074d0:	9a06      	ldr	r2, [sp, #24]
 80074d2:	2a01      	cmp	r2, #1
 80074d4:	f300 80ba 	bgt.w	800764c <_dtoa_r+0x884>
 80074d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80074da:	2a00      	cmp	r2, #0
 80074dc:	f000 80b2 	beq.w	8007644 <_dtoa_r+0x87c>
 80074e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80074e4:	9e07      	ldr	r6, [sp, #28]
 80074e6:	9d04      	ldr	r5, [sp, #16]
 80074e8:	9a04      	ldr	r2, [sp, #16]
 80074ea:	441a      	add	r2, r3
 80074ec:	9204      	str	r2, [sp, #16]
 80074ee:	9a05      	ldr	r2, [sp, #20]
 80074f0:	2101      	movs	r1, #1
 80074f2:	441a      	add	r2, r3
 80074f4:	4620      	mov	r0, r4
 80074f6:	9205      	str	r2, [sp, #20]
 80074f8:	f000 fb6a 	bl	8007bd0 <__i2b>
 80074fc:	4607      	mov	r7, r0
 80074fe:	2d00      	cmp	r5, #0
 8007500:	dd0c      	ble.n	800751c <_dtoa_r+0x754>
 8007502:	9b05      	ldr	r3, [sp, #20]
 8007504:	2b00      	cmp	r3, #0
 8007506:	dd09      	ble.n	800751c <_dtoa_r+0x754>
 8007508:	42ab      	cmp	r3, r5
 800750a:	9a04      	ldr	r2, [sp, #16]
 800750c:	bfa8      	it	ge
 800750e:	462b      	movge	r3, r5
 8007510:	1ad2      	subs	r2, r2, r3
 8007512:	9204      	str	r2, [sp, #16]
 8007514:	9a05      	ldr	r2, [sp, #20]
 8007516:	1aed      	subs	r5, r5, r3
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	9305      	str	r3, [sp, #20]
 800751c:	9b07      	ldr	r3, [sp, #28]
 800751e:	b31b      	cbz	r3, 8007568 <_dtoa_r+0x7a0>
 8007520:	9b08      	ldr	r3, [sp, #32]
 8007522:	2b00      	cmp	r3, #0
 8007524:	f000 80af 	beq.w	8007686 <_dtoa_r+0x8be>
 8007528:	2e00      	cmp	r6, #0
 800752a:	dd13      	ble.n	8007554 <_dtoa_r+0x78c>
 800752c:	4639      	mov	r1, r7
 800752e:	4632      	mov	r2, r6
 8007530:	4620      	mov	r0, r4
 8007532:	f000 fc0d 	bl	8007d50 <__pow5mult>
 8007536:	ee18 2a10 	vmov	r2, s16
 800753a:	4601      	mov	r1, r0
 800753c:	4607      	mov	r7, r0
 800753e:	4620      	mov	r0, r4
 8007540:	f000 fb5c 	bl	8007bfc <__multiply>
 8007544:	ee18 1a10 	vmov	r1, s16
 8007548:	4680      	mov	r8, r0
 800754a:	4620      	mov	r0, r4
 800754c:	f000 fa88 	bl	8007a60 <_Bfree>
 8007550:	ee08 8a10 	vmov	s16, r8
 8007554:	9b07      	ldr	r3, [sp, #28]
 8007556:	1b9a      	subs	r2, r3, r6
 8007558:	d006      	beq.n	8007568 <_dtoa_r+0x7a0>
 800755a:	ee18 1a10 	vmov	r1, s16
 800755e:	4620      	mov	r0, r4
 8007560:	f000 fbf6 	bl	8007d50 <__pow5mult>
 8007564:	ee08 0a10 	vmov	s16, r0
 8007568:	2101      	movs	r1, #1
 800756a:	4620      	mov	r0, r4
 800756c:	f000 fb30 	bl	8007bd0 <__i2b>
 8007570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007572:	2b00      	cmp	r3, #0
 8007574:	4606      	mov	r6, r0
 8007576:	f340 8088 	ble.w	800768a <_dtoa_r+0x8c2>
 800757a:	461a      	mov	r2, r3
 800757c:	4601      	mov	r1, r0
 800757e:	4620      	mov	r0, r4
 8007580:	f000 fbe6 	bl	8007d50 <__pow5mult>
 8007584:	9b06      	ldr	r3, [sp, #24]
 8007586:	2b01      	cmp	r3, #1
 8007588:	4606      	mov	r6, r0
 800758a:	f340 8081 	ble.w	8007690 <_dtoa_r+0x8c8>
 800758e:	f04f 0800 	mov.w	r8, #0
 8007592:	6933      	ldr	r3, [r6, #16]
 8007594:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007598:	6918      	ldr	r0, [r3, #16]
 800759a:	f000 fac9 	bl	8007b30 <__hi0bits>
 800759e:	f1c0 0020 	rsb	r0, r0, #32
 80075a2:	9b05      	ldr	r3, [sp, #20]
 80075a4:	4418      	add	r0, r3
 80075a6:	f010 001f 	ands.w	r0, r0, #31
 80075aa:	f000 8092 	beq.w	80076d2 <_dtoa_r+0x90a>
 80075ae:	f1c0 0320 	rsb	r3, r0, #32
 80075b2:	2b04      	cmp	r3, #4
 80075b4:	f340 808a 	ble.w	80076cc <_dtoa_r+0x904>
 80075b8:	f1c0 001c 	rsb	r0, r0, #28
 80075bc:	9b04      	ldr	r3, [sp, #16]
 80075be:	4403      	add	r3, r0
 80075c0:	9304      	str	r3, [sp, #16]
 80075c2:	9b05      	ldr	r3, [sp, #20]
 80075c4:	4403      	add	r3, r0
 80075c6:	4405      	add	r5, r0
 80075c8:	9305      	str	r3, [sp, #20]
 80075ca:	9b04      	ldr	r3, [sp, #16]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	dd07      	ble.n	80075e0 <_dtoa_r+0x818>
 80075d0:	ee18 1a10 	vmov	r1, s16
 80075d4:	461a      	mov	r2, r3
 80075d6:	4620      	mov	r0, r4
 80075d8:	f000 fc14 	bl	8007e04 <__lshift>
 80075dc:	ee08 0a10 	vmov	s16, r0
 80075e0:	9b05      	ldr	r3, [sp, #20]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	dd05      	ble.n	80075f2 <_dtoa_r+0x82a>
 80075e6:	4631      	mov	r1, r6
 80075e8:	461a      	mov	r2, r3
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 fc0a 	bl	8007e04 <__lshift>
 80075f0:	4606      	mov	r6, r0
 80075f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d06e      	beq.n	80076d6 <_dtoa_r+0x90e>
 80075f8:	ee18 0a10 	vmov	r0, s16
 80075fc:	4631      	mov	r1, r6
 80075fe:	f000 fc71 	bl	8007ee4 <__mcmp>
 8007602:	2800      	cmp	r0, #0
 8007604:	da67      	bge.n	80076d6 <_dtoa_r+0x90e>
 8007606:	9b00      	ldr	r3, [sp, #0]
 8007608:	3b01      	subs	r3, #1
 800760a:	ee18 1a10 	vmov	r1, s16
 800760e:	9300      	str	r3, [sp, #0]
 8007610:	220a      	movs	r2, #10
 8007612:	2300      	movs	r3, #0
 8007614:	4620      	mov	r0, r4
 8007616:	f000 fa45 	bl	8007aa4 <__multadd>
 800761a:	9b08      	ldr	r3, [sp, #32]
 800761c:	ee08 0a10 	vmov	s16, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	f000 81b1 	beq.w	8007988 <_dtoa_r+0xbc0>
 8007626:	2300      	movs	r3, #0
 8007628:	4639      	mov	r1, r7
 800762a:	220a      	movs	r2, #10
 800762c:	4620      	mov	r0, r4
 800762e:	f000 fa39 	bl	8007aa4 <__multadd>
 8007632:	9b02      	ldr	r3, [sp, #8]
 8007634:	2b00      	cmp	r3, #0
 8007636:	4607      	mov	r7, r0
 8007638:	f300 808e 	bgt.w	8007758 <_dtoa_r+0x990>
 800763c:	9b06      	ldr	r3, [sp, #24]
 800763e:	2b02      	cmp	r3, #2
 8007640:	dc51      	bgt.n	80076e6 <_dtoa_r+0x91e>
 8007642:	e089      	b.n	8007758 <_dtoa_r+0x990>
 8007644:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007646:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800764a:	e74b      	b.n	80074e4 <_dtoa_r+0x71c>
 800764c:	9b03      	ldr	r3, [sp, #12]
 800764e:	1e5e      	subs	r6, r3, #1
 8007650:	9b07      	ldr	r3, [sp, #28]
 8007652:	42b3      	cmp	r3, r6
 8007654:	bfbf      	itttt	lt
 8007656:	9b07      	ldrlt	r3, [sp, #28]
 8007658:	9607      	strlt	r6, [sp, #28]
 800765a:	1af2      	sublt	r2, r6, r3
 800765c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800765e:	bfb6      	itet	lt
 8007660:	189b      	addlt	r3, r3, r2
 8007662:	1b9e      	subge	r6, r3, r6
 8007664:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007666:	9b03      	ldr	r3, [sp, #12]
 8007668:	bfb8      	it	lt
 800766a:	2600      	movlt	r6, #0
 800766c:	2b00      	cmp	r3, #0
 800766e:	bfb7      	itett	lt
 8007670:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007674:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007678:	1a9d      	sublt	r5, r3, r2
 800767a:	2300      	movlt	r3, #0
 800767c:	e734      	b.n	80074e8 <_dtoa_r+0x720>
 800767e:	9e07      	ldr	r6, [sp, #28]
 8007680:	9d04      	ldr	r5, [sp, #16]
 8007682:	9f08      	ldr	r7, [sp, #32]
 8007684:	e73b      	b.n	80074fe <_dtoa_r+0x736>
 8007686:	9a07      	ldr	r2, [sp, #28]
 8007688:	e767      	b.n	800755a <_dtoa_r+0x792>
 800768a:	9b06      	ldr	r3, [sp, #24]
 800768c:	2b01      	cmp	r3, #1
 800768e:	dc18      	bgt.n	80076c2 <_dtoa_r+0x8fa>
 8007690:	f1ba 0f00 	cmp.w	sl, #0
 8007694:	d115      	bne.n	80076c2 <_dtoa_r+0x8fa>
 8007696:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800769a:	b993      	cbnz	r3, 80076c2 <_dtoa_r+0x8fa>
 800769c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80076a0:	0d1b      	lsrs	r3, r3, #20
 80076a2:	051b      	lsls	r3, r3, #20
 80076a4:	b183      	cbz	r3, 80076c8 <_dtoa_r+0x900>
 80076a6:	9b04      	ldr	r3, [sp, #16]
 80076a8:	3301      	adds	r3, #1
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	9b05      	ldr	r3, [sp, #20]
 80076ae:	3301      	adds	r3, #1
 80076b0:	9305      	str	r3, [sp, #20]
 80076b2:	f04f 0801 	mov.w	r8, #1
 80076b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f47f af6a 	bne.w	8007592 <_dtoa_r+0x7ca>
 80076be:	2001      	movs	r0, #1
 80076c0:	e76f      	b.n	80075a2 <_dtoa_r+0x7da>
 80076c2:	f04f 0800 	mov.w	r8, #0
 80076c6:	e7f6      	b.n	80076b6 <_dtoa_r+0x8ee>
 80076c8:	4698      	mov	r8, r3
 80076ca:	e7f4      	b.n	80076b6 <_dtoa_r+0x8ee>
 80076cc:	f43f af7d 	beq.w	80075ca <_dtoa_r+0x802>
 80076d0:	4618      	mov	r0, r3
 80076d2:	301c      	adds	r0, #28
 80076d4:	e772      	b.n	80075bc <_dtoa_r+0x7f4>
 80076d6:	9b03      	ldr	r3, [sp, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dc37      	bgt.n	800774c <_dtoa_r+0x984>
 80076dc:	9b06      	ldr	r3, [sp, #24]
 80076de:	2b02      	cmp	r3, #2
 80076e0:	dd34      	ble.n	800774c <_dtoa_r+0x984>
 80076e2:	9b03      	ldr	r3, [sp, #12]
 80076e4:	9302      	str	r3, [sp, #8]
 80076e6:	9b02      	ldr	r3, [sp, #8]
 80076e8:	b96b      	cbnz	r3, 8007706 <_dtoa_r+0x93e>
 80076ea:	4631      	mov	r1, r6
 80076ec:	2205      	movs	r2, #5
 80076ee:	4620      	mov	r0, r4
 80076f0:	f000 f9d8 	bl	8007aa4 <__multadd>
 80076f4:	4601      	mov	r1, r0
 80076f6:	4606      	mov	r6, r0
 80076f8:	ee18 0a10 	vmov	r0, s16
 80076fc:	f000 fbf2 	bl	8007ee4 <__mcmp>
 8007700:	2800      	cmp	r0, #0
 8007702:	f73f adbb 	bgt.w	800727c <_dtoa_r+0x4b4>
 8007706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007708:	9d01      	ldr	r5, [sp, #4]
 800770a:	43db      	mvns	r3, r3
 800770c:	9300      	str	r3, [sp, #0]
 800770e:	f04f 0800 	mov.w	r8, #0
 8007712:	4631      	mov	r1, r6
 8007714:	4620      	mov	r0, r4
 8007716:	f000 f9a3 	bl	8007a60 <_Bfree>
 800771a:	2f00      	cmp	r7, #0
 800771c:	f43f aea4 	beq.w	8007468 <_dtoa_r+0x6a0>
 8007720:	f1b8 0f00 	cmp.w	r8, #0
 8007724:	d005      	beq.n	8007732 <_dtoa_r+0x96a>
 8007726:	45b8      	cmp	r8, r7
 8007728:	d003      	beq.n	8007732 <_dtoa_r+0x96a>
 800772a:	4641      	mov	r1, r8
 800772c:	4620      	mov	r0, r4
 800772e:	f000 f997 	bl	8007a60 <_Bfree>
 8007732:	4639      	mov	r1, r7
 8007734:	4620      	mov	r0, r4
 8007736:	f000 f993 	bl	8007a60 <_Bfree>
 800773a:	e695      	b.n	8007468 <_dtoa_r+0x6a0>
 800773c:	2600      	movs	r6, #0
 800773e:	4637      	mov	r7, r6
 8007740:	e7e1      	b.n	8007706 <_dtoa_r+0x93e>
 8007742:	9700      	str	r7, [sp, #0]
 8007744:	4637      	mov	r7, r6
 8007746:	e599      	b.n	800727c <_dtoa_r+0x4b4>
 8007748:	40240000 	.word	0x40240000
 800774c:	9b08      	ldr	r3, [sp, #32]
 800774e:	2b00      	cmp	r3, #0
 8007750:	f000 80ca 	beq.w	80078e8 <_dtoa_r+0xb20>
 8007754:	9b03      	ldr	r3, [sp, #12]
 8007756:	9302      	str	r3, [sp, #8]
 8007758:	2d00      	cmp	r5, #0
 800775a:	dd05      	ble.n	8007768 <_dtoa_r+0x9a0>
 800775c:	4639      	mov	r1, r7
 800775e:	462a      	mov	r2, r5
 8007760:	4620      	mov	r0, r4
 8007762:	f000 fb4f 	bl	8007e04 <__lshift>
 8007766:	4607      	mov	r7, r0
 8007768:	f1b8 0f00 	cmp.w	r8, #0
 800776c:	d05b      	beq.n	8007826 <_dtoa_r+0xa5e>
 800776e:	6879      	ldr	r1, [r7, #4]
 8007770:	4620      	mov	r0, r4
 8007772:	f000 f935 	bl	80079e0 <_Balloc>
 8007776:	4605      	mov	r5, r0
 8007778:	b928      	cbnz	r0, 8007786 <_dtoa_r+0x9be>
 800777a:	4b87      	ldr	r3, [pc, #540]	; (8007998 <_dtoa_r+0xbd0>)
 800777c:	4602      	mov	r2, r0
 800777e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007782:	f7ff bb3b 	b.w	8006dfc <_dtoa_r+0x34>
 8007786:	693a      	ldr	r2, [r7, #16]
 8007788:	3202      	adds	r2, #2
 800778a:	0092      	lsls	r2, r2, #2
 800778c:	f107 010c 	add.w	r1, r7, #12
 8007790:	300c      	adds	r0, #12
 8007792:	f000 f90b 	bl	80079ac <memcpy>
 8007796:	2201      	movs	r2, #1
 8007798:	4629      	mov	r1, r5
 800779a:	4620      	mov	r0, r4
 800779c:	f000 fb32 	bl	8007e04 <__lshift>
 80077a0:	9b01      	ldr	r3, [sp, #4]
 80077a2:	f103 0901 	add.w	r9, r3, #1
 80077a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80077aa:	4413      	add	r3, r2
 80077ac:	9305      	str	r3, [sp, #20]
 80077ae:	f00a 0301 	and.w	r3, sl, #1
 80077b2:	46b8      	mov	r8, r7
 80077b4:	9304      	str	r3, [sp, #16]
 80077b6:	4607      	mov	r7, r0
 80077b8:	4631      	mov	r1, r6
 80077ba:	ee18 0a10 	vmov	r0, s16
 80077be:	f7ff fa75 	bl	8006cac <quorem>
 80077c2:	4641      	mov	r1, r8
 80077c4:	9002      	str	r0, [sp, #8]
 80077c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80077ca:	ee18 0a10 	vmov	r0, s16
 80077ce:	f000 fb89 	bl	8007ee4 <__mcmp>
 80077d2:	463a      	mov	r2, r7
 80077d4:	9003      	str	r0, [sp, #12]
 80077d6:	4631      	mov	r1, r6
 80077d8:	4620      	mov	r0, r4
 80077da:	f000 fb9f 	bl	8007f1c <__mdiff>
 80077de:	68c2      	ldr	r2, [r0, #12]
 80077e0:	f109 3bff 	add.w	fp, r9, #4294967295
 80077e4:	4605      	mov	r5, r0
 80077e6:	bb02      	cbnz	r2, 800782a <_dtoa_r+0xa62>
 80077e8:	4601      	mov	r1, r0
 80077ea:	ee18 0a10 	vmov	r0, s16
 80077ee:	f000 fb79 	bl	8007ee4 <__mcmp>
 80077f2:	4602      	mov	r2, r0
 80077f4:	4629      	mov	r1, r5
 80077f6:	4620      	mov	r0, r4
 80077f8:	9207      	str	r2, [sp, #28]
 80077fa:	f000 f931 	bl	8007a60 <_Bfree>
 80077fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007802:	ea43 0102 	orr.w	r1, r3, r2
 8007806:	9b04      	ldr	r3, [sp, #16]
 8007808:	430b      	orrs	r3, r1
 800780a:	464d      	mov	r5, r9
 800780c:	d10f      	bne.n	800782e <_dtoa_r+0xa66>
 800780e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007812:	d02a      	beq.n	800786a <_dtoa_r+0xaa2>
 8007814:	9b03      	ldr	r3, [sp, #12]
 8007816:	2b00      	cmp	r3, #0
 8007818:	dd02      	ble.n	8007820 <_dtoa_r+0xa58>
 800781a:	9b02      	ldr	r3, [sp, #8]
 800781c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007820:	f88b a000 	strb.w	sl, [fp]
 8007824:	e775      	b.n	8007712 <_dtoa_r+0x94a>
 8007826:	4638      	mov	r0, r7
 8007828:	e7ba      	b.n	80077a0 <_dtoa_r+0x9d8>
 800782a:	2201      	movs	r2, #1
 800782c:	e7e2      	b.n	80077f4 <_dtoa_r+0xa2c>
 800782e:	9b03      	ldr	r3, [sp, #12]
 8007830:	2b00      	cmp	r3, #0
 8007832:	db04      	blt.n	800783e <_dtoa_r+0xa76>
 8007834:	9906      	ldr	r1, [sp, #24]
 8007836:	430b      	orrs	r3, r1
 8007838:	9904      	ldr	r1, [sp, #16]
 800783a:	430b      	orrs	r3, r1
 800783c:	d122      	bne.n	8007884 <_dtoa_r+0xabc>
 800783e:	2a00      	cmp	r2, #0
 8007840:	ddee      	ble.n	8007820 <_dtoa_r+0xa58>
 8007842:	ee18 1a10 	vmov	r1, s16
 8007846:	2201      	movs	r2, #1
 8007848:	4620      	mov	r0, r4
 800784a:	f000 fadb 	bl	8007e04 <__lshift>
 800784e:	4631      	mov	r1, r6
 8007850:	ee08 0a10 	vmov	s16, r0
 8007854:	f000 fb46 	bl	8007ee4 <__mcmp>
 8007858:	2800      	cmp	r0, #0
 800785a:	dc03      	bgt.n	8007864 <_dtoa_r+0xa9c>
 800785c:	d1e0      	bne.n	8007820 <_dtoa_r+0xa58>
 800785e:	f01a 0f01 	tst.w	sl, #1
 8007862:	d0dd      	beq.n	8007820 <_dtoa_r+0xa58>
 8007864:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007868:	d1d7      	bne.n	800781a <_dtoa_r+0xa52>
 800786a:	2339      	movs	r3, #57	; 0x39
 800786c:	f88b 3000 	strb.w	r3, [fp]
 8007870:	462b      	mov	r3, r5
 8007872:	461d      	mov	r5, r3
 8007874:	3b01      	subs	r3, #1
 8007876:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800787a:	2a39      	cmp	r2, #57	; 0x39
 800787c:	d071      	beq.n	8007962 <_dtoa_r+0xb9a>
 800787e:	3201      	adds	r2, #1
 8007880:	701a      	strb	r2, [r3, #0]
 8007882:	e746      	b.n	8007712 <_dtoa_r+0x94a>
 8007884:	2a00      	cmp	r2, #0
 8007886:	dd07      	ble.n	8007898 <_dtoa_r+0xad0>
 8007888:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800788c:	d0ed      	beq.n	800786a <_dtoa_r+0xaa2>
 800788e:	f10a 0301 	add.w	r3, sl, #1
 8007892:	f88b 3000 	strb.w	r3, [fp]
 8007896:	e73c      	b.n	8007712 <_dtoa_r+0x94a>
 8007898:	9b05      	ldr	r3, [sp, #20]
 800789a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800789e:	4599      	cmp	r9, r3
 80078a0:	d047      	beq.n	8007932 <_dtoa_r+0xb6a>
 80078a2:	ee18 1a10 	vmov	r1, s16
 80078a6:	2300      	movs	r3, #0
 80078a8:	220a      	movs	r2, #10
 80078aa:	4620      	mov	r0, r4
 80078ac:	f000 f8fa 	bl	8007aa4 <__multadd>
 80078b0:	45b8      	cmp	r8, r7
 80078b2:	ee08 0a10 	vmov	s16, r0
 80078b6:	f04f 0300 	mov.w	r3, #0
 80078ba:	f04f 020a 	mov.w	r2, #10
 80078be:	4641      	mov	r1, r8
 80078c0:	4620      	mov	r0, r4
 80078c2:	d106      	bne.n	80078d2 <_dtoa_r+0xb0a>
 80078c4:	f000 f8ee 	bl	8007aa4 <__multadd>
 80078c8:	4680      	mov	r8, r0
 80078ca:	4607      	mov	r7, r0
 80078cc:	f109 0901 	add.w	r9, r9, #1
 80078d0:	e772      	b.n	80077b8 <_dtoa_r+0x9f0>
 80078d2:	f000 f8e7 	bl	8007aa4 <__multadd>
 80078d6:	4639      	mov	r1, r7
 80078d8:	4680      	mov	r8, r0
 80078da:	2300      	movs	r3, #0
 80078dc:	220a      	movs	r2, #10
 80078de:	4620      	mov	r0, r4
 80078e0:	f000 f8e0 	bl	8007aa4 <__multadd>
 80078e4:	4607      	mov	r7, r0
 80078e6:	e7f1      	b.n	80078cc <_dtoa_r+0xb04>
 80078e8:	9b03      	ldr	r3, [sp, #12]
 80078ea:	9302      	str	r3, [sp, #8]
 80078ec:	9d01      	ldr	r5, [sp, #4]
 80078ee:	ee18 0a10 	vmov	r0, s16
 80078f2:	4631      	mov	r1, r6
 80078f4:	f7ff f9da 	bl	8006cac <quorem>
 80078f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80078fc:	9b01      	ldr	r3, [sp, #4]
 80078fe:	f805 ab01 	strb.w	sl, [r5], #1
 8007902:	1aea      	subs	r2, r5, r3
 8007904:	9b02      	ldr	r3, [sp, #8]
 8007906:	4293      	cmp	r3, r2
 8007908:	dd09      	ble.n	800791e <_dtoa_r+0xb56>
 800790a:	ee18 1a10 	vmov	r1, s16
 800790e:	2300      	movs	r3, #0
 8007910:	220a      	movs	r2, #10
 8007912:	4620      	mov	r0, r4
 8007914:	f000 f8c6 	bl	8007aa4 <__multadd>
 8007918:	ee08 0a10 	vmov	s16, r0
 800791c:	e7e7      	b.n	80078ee <_dtoa_r+0xb26>
 800791e:	9b02      	ldr	r3, [sp, #8]
 8007920:	2b00      	cmp	r3, #0
 8007922:	bfc8      	it	gt
 8007924:	461d      	movgt	r5, r3
 8007926:	9b01      	ldr	r3, [sp, #4]
 8007928:	bfd8      	it	le
 800792a:	2501      	movle	r5, #1
 800792c:	441d      	add	r5, r3
 800792e:	f04f 0800 	mov.w	r8, #0
 8007932:	ee18 1a10 	vmov	r1, s16
 8007936:	2201      	movs	r2, #1
 8007938:	4620      	mov	r0, r4
 800793a:	f000 fa63 	bl	8007e04 <__lshift>
 800793e:	4631      	mov	r1, r6
 8007940:	ee08 0a10 	vmov	s16, r0
 8007944:	f000 face 	bl	8007ee4 <__mcmp>
 8007948:	2800      	cmp	r0, #0
 800794a:	dc91      	bgt.n	8007870 <_dtoa_r+0xaa8>
 800794c:	d102      	bne.n	8007954 <_dtoa_r+0xb8c>
 800794e:	f01a 0f01 	tst.w	sl, #1
 8007952:	d18d      	bne.n	8007870 <_dtoa_r+0xaa8>
 8007954:	462b      	mov	r3, r5
 8007956:	461d      	mov	r5, r3
 8007958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800795c:	2a30      	cmp	r2, #48	; 0x30
 800795e:	d0fa      	beq.n	8007956 <_dtoa_r+0xb8e>
 8007960:	e6d7      	b.n	8007712 <_dtoa_r+0x94a>
 8007962:	9a01      	ldr	r2, [sp, #4]
 8007964:	429a      	cmp	r2, r3
 8007966:	d184      	bne.n	8007872 <_dtoa_r+0xaaa>
 8007968:	9b00      	ldr	r3, [sp, #0]
 800796a:	3301      	adds	r3, #1
 800796c:	9300      	str	r3, [sp, #0]
 800796e:	2331      	movs	r3, #49	; 0x31
 8007970:	7013      	strb	r3, [r2, #0]
 8007972:	e6ce      	b.n	8007712 <_dtoa_r+0x94a>
 8007974:	4b09      	ldr	r3, [pc, #36]	; (800799c <_dtoa_r+0xbd4>)
 8007976:	f7ff ba95 	b.w	8006ea4 <_dtoa_r+0xdc>
 800797a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800797c:	2b00      	cmp	r3, #0
 800797e:	f47f aa6e 	bne.w	8006e5e <_dtoa_r+0x96>
 8007982:	4b07      	ldr	r3, [pc, #28]	; (80079a0 <_dtoa_r+0xbd8>)
 8007984:	f7ff ba8e 	b.w	8006ea4 <_dtoa_r+0xdc>
 8007988:	9b02      	ldr	r3, [sp, #8]
 800798a:	2b00      	cmp	r3, #0
 800798c:	dcae      	bgt.n	80078ec <_dtoa_r+0xb24>
 800798e:	9b06      	ldr	r3, [sp, #24]
 8007990:	2b02      	cmp	r3, #2
 8007992:	f73f aea8 	bgt.w	80076e6 <_dtoa_r+0x91e>
 8007996:	e7a9      	b.n	80078ec <_dtoa_r+0xb24>
 8007998:	080097a3 	.word	0x080097a3
 800799c:	08009700 	.word	0x08009700
 80079a0:	08009724 	.word	0x08009724

080079a4 <_localeconv_r>:
 80079a4:	4800      	ldr	r0, [pc, #0]	; (80079a8 <_localeconv_r+0x4>)
 80079a6:	4770      	bx	lr
 80079a8:	200001a4 	.word	0x200001a4

080079ac <memcpy>:
 80079ac:	440a      	add	r2, r1
 80079ae:	4291      	cmp	r1, r2
 80079b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80079b4:	d100      	bne.n	80079b8 <memcpy+0xc>
 80079b6:	4770      	bx	lr
 80079b8:	b510      	push	{r4, lr}
 80079ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079c2:	4291      	cmp	r1, r2
 80079c4:	d1f9      	bne.n	80079ba <memcpy+0xe>
 80079c6:	bd10      	pop	{r4, pc}

080079c8 <__malloc_lock>:
 80079c8:	4801      	ldr	r0, [pc, #4]	; (80079d0 <__malloc_lock+0x8>)
 80079ca:	f000 bd30 	b.w	800842e <__retarget_lock_acquire_recursive>
 80079ce:	bf00      	nop
 80079d0:	200004fc 	.word	0x200004fc

080079d4 <__malloc_unlock>:
 80079d4:	4801      	ldr	r0, [pc, #4]	; (80079dc <__malloc_unlock+0x8>)
 80079d6:	f000 bd2b 	b.w	8008430 <__retarget_lock_release_recursive>
 80079da:	bf00      	nop
 80079dc:	200004fc 	.word	0x200004fc

080079e0 <_Balloc>:
 80079e0:	b570      	push	{r4, r5, r6, lr}
 80079e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079e4:	4604      	mov	r4, r0
 80079e6:	460d      	mov	r5, r1
 80079e8:	b976      	cbnz	r6, 8007a08 <_Balloc+0x28>
 80079ea:	2010      	movs	r0, #16
 80079ec:	f7fe fb9a 	bl	8006124 <malloc>
 80079f0:	4602      	mov	r2, r0
 80079f2:	6260      	str	r0, [r4, #36]	; 0x24
 80079f4:	b920      	cbnz	r0, 8007a00 <_Balloc+0x20>
 80079f6:	4b18      	ldr	r3, [pc, #96]	; (8007a58 <_Balloc+0x78>)
 80079f8:	4818      	ldr	r0, [pc, #96]	; (8007a5c <_Balloc+0x7c>)
 80079fa:	2166      	movs	r1, #102	; 0x66
 80079fc:	f000 fce6 	bl	80083cc <__assert_func>
 8007a00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a04:	6006      	str	r6, [r0, #0]
 8007a06:	60c6      	str	r6, [r0, #12]
 8007a08:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007a0a:	68f3      	ldr	r3, [r6, #12]
 8007a0c:	b183      	cbz	r3, 8007a30 <_Balloc+0x50>
 8007a0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a16:	b9b8      	cbnz	r0, 8007a48 <_Balloc+0x68>
 8007a18:	2101      	movs	r1, #1
 8007a1a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a1e:	1d72      	adds	r2, r6, #5
 8007a20:	0092      	lsls	r2, r2, #2
 8007a22:	4620      	mov	r0, r4
 8007a24:	f000 fb60 	bl	80080e8 <_calloc_r>
 8007a28:	b160      	cbz	r0, 8007a44 <_Balloc+0x64>
 8007a2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a2e:	e00e      	b.n	8007a4e <_Balloc+0x6e>
 8007a30:	2221      	movs	r2, #33	; 0x21
 8007a32:	2104      	movs	r1, #4
 8007a34:	4620      	mov	r0, r4
 8007a36:	f000 fb57 	bl	80080e8 <_calloc_r>
 8007a3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a3c:	60f0      	str	r0, [r6, #12]
 8007a3e:	68db      	ldr	r3, [r3, #12]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d1e4      	bne.n	8007a0e <_Balloc+0x2e>
 8007a44:	2000      	movs	r0, #0
 8007a46:	bd70      	pop	{r4, r5, r6, pc}
 8007a48:	6802      	ldr	r2, [r0, #0]
 8007a4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a4e:	2300      	movs	r3, #0
 8007a50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a54:	e7f7      	b.n	8007a46 <_Balloc+0x66>
 8007a56:	bf00      	nop
 8007a58:	08009731 	.word	0x08009731
 8007a5c:	080097b4 	.word	0x080097b4

08007a60 <_Bfree>:
 8007a60:	b570      	push	{r4, r5, r6, lr}
 8007a62:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a64:	4605      	mov	r5, r0
 8007a66:	460c      	mov	r4, r1
 8007a68:	b976      	cbnz	r6, 8007a88 <_Bfree+0x28>
 8007a6a:	2010      	movs	r0, #16
 8007a6c:	f7fe fb5a 	bl	8006124 <malloc>
 8007a70:	4602      	mov	r2, r0
 8007a72:	6268      	str	r0, [r5, #36]	; 0x24
 8007a74:	b920      	cbnz	r0, 8007a80 <_Bfree+0x20>
 8007a76:	4b09      	ldr	r3, [pc, #36]	; (8007a9c <_Bfree+0x3c>)
 8007a78:	4809      	ldr	r0, [pc, #36]	; (8007aa0 <_Bfree+0x40>)
 8007a7a:	218a      	movs	r1, #138	; 0x8a
 8007a7c:	f000 fca6 	bl	80083cc <__assert_func>
 8007a80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a84:	6006      	str	r6, [r0, #0]
 8007a86:	60c6      	str	r6, [r0, #12]
 8007a88:	b13c      	cbz	r4, 8007a9a <_Bfree+0x3a>
 8007a8a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a8c:	6862      	ldr	r2, [r4, #4]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a94:	6021      	str	r1, [r4, #0]
 8007a96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a9a:	bd70      	pop	{r4, r5, r6, pc}
 8007a9c:	08009731 	.word	0x08009731
 8007aa0:	080097b4 	.word	0x080097b4

08007aa4 <__multadd>:
 8007aa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aa8:	690d      	ldr	r5, [r1, #16]
 8007aaa:	4607      	mov	r7, r0
 8007aac:	460c      	mov	r4, r1
 8007aae:	461e      	mov	r6, r3
 8007ab0:	f101 0c14 	add.w	ip, r1, #20
 8007ab4:	2000      	movs	r0, #0
 8007ab6:	f8dc 3000 	ldr.w	r3, [ip]
 8007aba:	b299      	uxth	r1, r3
 8007abc:	fb02 6101 	mla	r1, r2, r1, r6
 8007ac0:	0c1e      	lsrs	r6, r3, #16
 8007ac2:	0c0b      	lsrs	r3, r1, #16
 8007ac4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ac8:	b289      	uxth	r1, r1
 8007aca:	3001      	adds	r0, #1
 8007acc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ad0:	4285      	cmp	r5, r0
 8007ad2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ad6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007ada:	dcec      	bgt.n	8007ab6 <__multadd+0x12>
 8007adc:	b30e      	cbz	r6, 8007b22 <__multadd+0x7e>
 8007ade:	68a3      	ldr	r3, [r4, #8]
 8007ae0:	42ab      	cmp	r3, r5
 8007ae2:	dc19      	bgt.n	8007b18 <__multadd+0x74>
 8007ae4:	6861      	ldr	r1, [r4, #4]
 8007ae6:	4638      	mov	r0, r7
 8007ae8:	3101      	adds	r1, #1
 8007aea:	f7ff ff79 	bl	80079e0 <_Balloc>
 8007aee:	4680      	mov	r8, r0
 8007af0:	b928      	cbnz	r0, 8007afe <__multadd+0x5a>
 8007af2:	4602      	mov	r2, r0
 8007af4:	4b0c      	ldr	r3, [pc, #48]	; (8007b28 <__multadd+0x84>)
 8007af6:	480d      	ldr	r0, [pc, #52]	; (8007b2c <__multadd+0x88>)
 8007af8:	21b5      	movs	r1, #181	; 0xb5
 8007afa:	f000 fc67 	bl	80083cc <__assert_func>
 8007afe:	6922      	ldr	r2, [r4, #16]
 8007b00:	3202      	adds	r2, #2
 8007b02:	f104 010c 	add.w	r1, r4, #12
 8007b06:	0092      	lsls	r2, r2, #2
 8007b08:	300c      	adds	r0, #12
 8007b0a:	f7ff ff4f 	bl	80079ac <memcpy>
 8007b0e:	4621      	mov	r1, r4
 8007b10:	4638      	mov	r0, r7
 8007b12:	f7ff ffa5 	bl	8007a60 <_Bfree>
 8007b16:	4644      	mov	r4, r8
 8007b18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b1c:	3501      	adds	r5, #1
 8007b1e:	615e      	str	r6, [r3, #20]
 8007b20:	6125      	str	r5, [r4, #16]
 8007b22:	4620      	mov	r0, r4
 8007b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b28:	080097a3 	.word	0x080097a3
 8007b2c:	080097b4 	.word	0x080097b4

08007b30 <__hi0bits>:
 8007b30:	0c03      	lsrs	r3, r0, #16
 8007b32:	041b      	lsls	r3, r3, #16
 8007b34:	b9d3      	cbnz	r3, 8007b6c <__hi0bits+0x3c>
 8007b36:	0400      	lsls	r0, r0, #16
 8007b38:	2310      	movs	r3, #16
 8007b3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b3e:	bf04      	itt	eq
 8007b40:	0200      	lsleq	r0, r0, #8
 8007b42:	3308      	addeq	r3, #8
 8007b44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b48:	bf04      	itt	eq
 8007b4a:	0100      	lsleq	r0, r0, #4
 8007b4c:	3304      	addeq	r3, #4
 8007b4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b52:	bf04      	itt	eq
 8007b54:	0080      	lsleq	r0, r0, #2
 8007b56:	3302      	addeq	r3, #2
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	db05      	blt.n	8007b68 <__hi0bits+0x38>
 8007b5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b60:	f103 0301 	add.w	r3, r3, #1
 8007b64:	bf08      	it	eq
 8007b66:	2320      	moveq	r3, #32
 8007b68:	4618      	mov	r0, r3
 8007b6a:	4770      	bx	lr
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	e7e4      	b.n	8007b3a <__hi0bits+0xa>

08007b70 <__lo0bits>:
 8007b70:	6803      	ldr	r3, [r0, #0]
 8007b72:	f013 0207 	ands.w	r2, r3, #7
 8007b76:	4601      	mov	r1, r0
 8007b78:	d00b      	beq.n	8007b92 <__lo0bits+0x22>
 8007b7a:	07da      	lsls	r2, r3, #31
 8007b7c:	d423      	bmi.n	8007bc6 <__lo0bits+0x56>
 8007b7e:	0798      	lsls	r0, r3, #30
 8007b80:	bf49      	itett	mi
 8007b82:	085b      	lsrmi	r3, r3, #1
 8007b84:	089b      	lsrpl	r3, r3, #2
 8007b86:	2001      	movmi	r0, #1
 8007b88:	600b      	strmi	r3, [r1, #0]
 8007b8a:	bf5c      	itt	pl
 8007b8c:	600b      	strpl	r3, [r1, #0]
 8007b8e:	2002      	movpl	r0, #2
 8007b90:	4770      	bx	lr
 8007b92:	b298      	uxth	r0, r3
 8007b94:	b9a8      	cbnz	r0, 8007bc2 <__lo0bits+0x52>
 8007b96:	0c1b      	lsrs	r3, r3, #16
 8007b98:	2010      	movs	r0, #16
 8007b9a:	b2da      	uxtb	r2, r3
 8007b9c:	b90a      	cbnz	r2, 8007ba2 <__lo0bits+0x32>
 8007b9e:	3008      	adds	r0, #8
 8007ba0:	0a1b      	lsrs	r3, r3, #8
 8007ba2:	071a      	lsls	r2, r3, #28
 8007ba4:	bf04      	itt	eq
 8007ba6:	091b      	lsreq	r3, r3, #4
 8007ba8:	3004      	addeq	r0, #4
 8007baa:	079a      	lsls	r2, r3, #30
 8007bac:	bf04      	itt	eq
 8007bae:	089b      	lsreq	r3, r3, #2
 8007bb0:	3002      	addeq	r0, #2
 8007bb2:	07da      	lsls	r2, r3, #31
 8007bb4:	d403      	bmi.n	8007bbe <__lo0bits+0x4e>
 8007bb6:	085b      	lsrs	r3, r3, #1
 8007bb8:	f100 0001 	add.w	r0, r0, #1
 8007bbc:	d005      	beq.n	8007bca <__lo0bits+0x5a>
 8007bbe:	600b      	str	r3, [r1, #0]
 8007bc0:	4770      	bx	lr
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	e7e9      	b.n	8007b9a <__lo0bits+0x2a>
 8007bc6:	2000      	movs	r0, #0
 8007bc8:	4770      	bx	lr
 8007bca:	2020      	movs	r0, #32
 8007bcc:	4770      	bx	lr
	...

08007bd0 <__i2b>:
 8007bd0:	b510      	push	{r4, lr}
 8007bd2:	460c      	mov	r4, r1
 8007bd4:	2101      	movs	r1, #1
 8007bd6:	f7ff ff03 	bl	80079e0 <_Balloc>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	b928      	cbnz	r0, 8007bea <__i2b+0x1a>
 8007bde:	4b05      	ldr	r3, [pc, #20]	; (8007bf4 <__i2b+0x24>)
 8007be0:	4805      	ldr	r0, [pc, #20]	; (8007bf8 <__i2b+0x28>)
 8007be2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007be6:	f000 fbf1 	bl	80083cc <__assert_func>
 8007bea:	2301      	movs	r3, #1
 8007bec:	6144      	str	r4, [r0, #20]
 8007bee:	6103      	str	r3, [r0, #16]
 8007bf0:	bd10      	pop	{r4, pc}
 8007bf2:	bf00      	nop
 8007bf4:	080097a3 	.word	0x080097a3
 8007bf8:	080097b4 	.word	0x080097b4

08007bfc <__multiply>:
 8007bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c00:	4691      	mov	r9, r2
 8007c02:	690a      	ldr	r2, [r1, #16]
 8007c04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	bfb8      	it	lt
 8007c0c:	460b      	movlt	r3, r1
 8007c0e:	460c      	mov	r4, r1
 8007c10:	bfbc      	itt	lt
 8007c12:	464c      	movlt	r4, r9
 8007c14:	4699      	movlt	r9, r3
 8007c16:	6927      	ldr	r7, [r4, #16]
 8007c18:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c1c:	68a3      	ldr	r3, [r4, #8]
 8007c1e:	6861      	ldr	r1, [r4, #4]
 8007c20:	eb07 060a 	add.w	r6, r7, sl
 8007c24:	42b3      	cmp	r3, r6
 8007c26:	b085      	sub	sp, #20
 8007c28:	bfb8      	it	lt
 8007c2a:	3101      	addlt	r1, #1
 8007c2c:	f7ff fed8 	bl	80079e0 <_Balloc>
 8007c30:	b930      	cbnz	r0, 8007c40 <__multiply+0x44>
 8007c32:	4602      	mov	r2, r0
 8007c34:	4b44      	ldr	r3, [pc, #272]	; (8007d48 <__multiply+0x14c>)
 8007c36:	4845      	ldr	r0, [pc, #276]	; (8007d4c <__multiply+0x150>)
 8007c38:	f240 115d 	movw	r1, #349	; 0x15d
 8007c3c:	f000 fbc6 	bl	80083cc <__assert_func>
 8007c40:	f100 0514 	add.w	r5, r0, #20
 8007c44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c48:	462b      	mov	r3, r5
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	4543      	cmp	r3, r8
 8007c4e:	d321      	bcc.n	8007c94 <__multiply+0x98>
 8007c50:	f104 0314 	add.w	r3, r4, #20
 8007c54:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c58:	f109 0314 	add.w	r3, r9, #20
 8007c5c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c60:	9202      	str	r2, [sp, #8]
 8007c62:	1b3a      	subs	r2, r7, r4
 8007c64:	3a15      	subs	r2, #21
 8007c66:	f022 0203 	bic.w	r2, r2, #3
 8007c6a:	3204      	adds	r2, #4
 8007c6c:	f104 0115 	add.w	r1, r4, #21
 8007c70:	428f      	cmp	r7, r1
 8007c72:	bf38      	it	cc
 8007c74:	2204      	movcc	r2, #4
 8007c76:	9201      	str	r2, [sp, #4]
 8007c78:	9a02      	ldr	r2, [sp, #8]
 8007c7a:	9303      	str	r3, [sp, #12]
 8007c7c:	429a      	cmp	r2, r3
 8007c7e:	d80c      	bhi.n	8007c9a <__multiply+0x9e>
 8007c80:	2e00      	cmp	r6, #0
 8007c82:	dd03      	ble.n	8007c8c <__multiply+0x90>
 8007c84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d05a      	beq.n	8007d42 <__multiply+0x146>
 8007c8c:	6106      	str	r6, [r0, #16]
 8007c8e:	b005      	add	sp, #20
 8007c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c94:	f843 2b04 	str.w	r2, [r3], #4
 8007c98:	e7d8      	b.n	8007c4c <__multiply+0x50>
 8007c9a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c9e:	f1ba 0f00 	cmp.w	sl, #0
 8007ca2:	d024      	beq.n	8007cee <__multiply+0xf2>
 8007ca4:	f104 0e14 	add.w	lr, r4, #20
 8007ca8:	46a9      	mov	r9, r5
 8007caa:	f04f 0c00 	mov.w	ip, #0
 8007cae:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007cb2:	f8d9 1000 	ldr.w	r1, [r9]
 8007cb6:	fa1f fb82 	uxth.w	fp, r2
 8007cba:	b289      	uxth	r1, r1
 8007cbc:	fb0a 110b 	mla	r1, sl, fp, r1
 8007cc0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007cc4:	f8d9 2000 	ldr.w	r2, [r9]
 8007cc8:	4461      	add	r1, ip
 8007cca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cce:	fb0a c20b 	mla	r2, sl, fp, ip
 8007cd2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007cd6:	b289      	uxth	r1, r1
 8007cd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007cdc:	4577      	cmp	r7, lr
 8007cde:	f849 1b04 	str.w	r1, [r9], #4
 8007ce2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007ce6:	d8e2      	bhi.n	8007cae <__multiply+0xb2>
 8007ce8:	9a01      	ldr	r2, [sp, #4]
 8007cea:	f845 c002 	str.w	ip, [r5, r2]
 8007cee:	9a03      	ldr	r2, [sp, #12]
 8007cf0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007cf4:	3304      	adds	r3, #4
 8007cf6:	f1b9 0f00 	cmp.w	r9, #0
 8007cfa:	d020      	beq.n	8007d3e <__multiply+0x142>
 8007cfc:	6829      	ldr	r1, [r5, #0]
 8007cfe:	f104 0c14 	add.w	ip, r4, #20
 8007d02:	46ae      	mov	lr, r5
 8007d04:	f04f 0a00 	mov.w	sl, #0
 8007d08:	f8bc b000 	ldrh.w	fp, [ip]
 8007d0c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007d10:	fb09 220b 	mla	r2, r9, fp, r2
 8007d14:	4492      	add	sl, r2
 8007d16:	b289      	uxth	r1, r1
 8007d18:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007d1c:	f84e 1b04 	str.w	r1, [lr], #4
 8007d20:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d24:	f8be 1000 	ldrh.w	r1, [lr]
 8007d28:	0c12      	lsrs	r2, r2, #16
 8007d2a:	fb09 1102 	mla	r1, r9, r2, r1
 8007d2e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007d32:	4567      	cmp	r7, ip
 8007d34:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d38:	d8e6      	bhi.n	8007d08 <__multiply+0x10c>
 8007d3a:	9a01      	ldr	r2, [sp, #4]
 8007d3c:	50a9      	str	r1, [r5, r2]
 8007d3e:	3504      	adds	r5, #4
 8007d40:	e79a      	b.n	8007c78 <__multiply+0x7c>
 8007d42:	3e01      	subs	r6, #1
 8007d44:	e79c      	b.n	8007c80 <__multiply+0x84>
 8007d46:	bf00      	nop
 8007d48:	080097a3 	.word	0x080097a3
 8007d4c:	080097b4 	.word	0x080097b4

08007d50 <__pow5mult>:
 8007d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d54:	4615      	mov	r5, r2
 8007d56:	f012 0203 	ands.w	r2, r2, #3
 8007d5a:	4606      	mov	r6, r0
 8007d5c:	460f      	mov	r7, r1
 8007d5e:	d007      	beq.n	8007d70 <__pow5mult+0x20>
 8007d60:	4c25      	ldr	r4, [pc, #148]	; (8007df8 <__pow5mult+0xa8>)
 8007d62:	3a01      	subs	r2, #1
 8007d64:	2300      	movs	r3, #0
 8007d66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d6a:	f7ff fe9b 	bl	8007aa4 <__multadd>
 8007d6e:	4607      	mov	r7, r0
 8007d70:	10ad      	asrs	r5, r5, #2
 8007d72:	d03d      	beq.n	8007df0 <__pow5mult+0xa0>
 8007d74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d76:	b97c      	cbnz	r4, 8007d98 <__pow5mult+0x48>
 8007d78:	2010      	movs	r0, #16
 8007d7a:	f7fe f9d3 	bl	8006124 <malloc>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	6270      	str	r0, [r6, #36]	; 0x24
 8007d82:	b928      	cbnz	r0, 8007d90 <__pow5mult+0x40>
 8007d84:	4b1d      	ldr	r3, [pc, #116]	; (8007dfc <__pow5mult+0xac>)
 8007d86:	481e      	ldr	r0, [pc, #120]	; (8007e00 <__pow5mult+0xb0>)
 8007d88:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d8c:	f000 fb1e 	bl	80083cc <__assert_func>
 8007d90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d94:	6004      	str	r4, [r0, #0]
 8007d96:	60c4      	str	r4, [r0, #12]
 8007d98:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007da0:	b94c      	cbnz	r4, 8007db6 <__pow5mult+0x66>
 8007da2:	f240 2171 	movw	r1, #625	; 0x271
 8007da6:	4630      	mov	r0, r6
 8007da8:	f7ff ff12 	bl	8007bd0 <__i2b>
 8007dac:	2300      	movs	r3, #0
 8007dae:	f8c8 0008 	str.w	r0, [r8, #8]
 8007db2:	4604      	mov	r4, r0
 8007db4:	6003      	str	r3, [r0, #0]
 8007db6:	f04f 0900 	mov.w	r9, #0
 8007dba:	07eb      	lsls	r3, r5, #31
 8007dbc:	d50a      	bpl.n	8007dd4 <__pow5mult+0x84>
 8007dbe:	4639      	mov	r1, r7
 8007dc0:	4622      	mov	r2, r4
 8007dc2:	4630      	mov	r0, r6
 8007dc4:	f7ff ff1a 	bl	8007bfc <__multiply>
 8007dc8:	4639      	mov	r1, r7
 8007dca:	4680      	mov	r8, r0
 8007dcc:	4630      	mov	r0, r6
 8007dce:	f7ff fe47 	bl	8007a60 <_Bfree>
 8007dd2:	4647      	mov	r7, r8
 8007dd4:	106d      	asrs	r5, r5, #1
 8007dd6:	d00b      	beq.n	8007df0 <__pow5mult+0xa0>
 8007dd8:	6820      	ldr	r0, [r4, #0]
 8007dda:	b938      	cbnz	r0, 8007dec <__pow5mult+0x9c>
 8007ddc:	4622      	mov	r2, r4
 8007dde:	4621      	mov	r1, r4
 8007de0:	4630      	mov	r0, r6
 8007de2:	f7ff ff0b 	bl	8007bfc <__multiply>
 8007de6:	6020      	str	r0, [r4, #0]
 8007de8:	f8c0 9000 	str.w	r9, [r0]
 8007dec:	4604      	mov	r4, r0
 8007dee:	e7e4      	b.n	8007dba <__pow5mult+0x6a>
 8007df0:	4638      	mov	r0, r7
 8007df2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007df6:	bf00      	nop
 8007df8:	08009900 	.word	0x08009900
 8007dfc:	08009731 	.word	0x08009731
 8007e00:	080097b4 	.word	0x080097b4

08007e04 <__lshift>:
 8007e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e08:	460c      	mov	r4, r1
 8007e0a:	6849      	ldr	r1, [r1, #4]
 8007e0c:	6923      	ldr	r3, [r4, #16]
 8007e0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e12:	68a3      	ldr	r3, [r4, #8]
 8007e14:	4607      	mov	r7, r0
 8007e16:	4691      	mov	r9, r2
 8007e18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e1c:	f108 0601 	add.w	r6, r8, #1
 8007e20:	42b3      	cmp	r3, r6
 8007e22:	db0b      	blt.n	8007e3c <__lshift+0x38>
 8007e24:	4638      	mov	r0, r7
 8007e26:	f7ff fddb 	bl	80079e0 <_Balloc>
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	b948      	cbnz	r0, 8007e42 <__lshift+0x3e>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	4b2a      	ldr	r3, [pc, #168]	; (8007edc <__lshift+0xd8>)
 8007e32:	482b      	ldr	r0, [pc, #172]	; (8007ee0 <__lshift+0xdc>)
 8007e34:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e38:	f000 fac8 	bl	80083cc <__assert_func>
 8007e3c:	3101      	adds	r1, #1
 8007e3e:	005b      	lsls	r3, r3, #1
 8007e40:	e7ee      	b.n	8007e20 <__lshift+0x1c>
 8007e42:	2300      	movs	r3, #0
 8007e44:	f100 0114 	add.w	r1, r0, #20
 8007e48:	f100 0210 	add.w	r2, r0, #16
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	4553      	cmp	r3, sl
 8007e50:	db37      	blt.n	8007ec2 <__lshift+0xbe>
 8007e52:	6920      	ldr	r0, [r4, #16]
 8007e54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e58:	f104 0314 	add.w	r3, r4, #20
 8007e5c:	f019 091f 	ands.w	r9, r9, #31
 8007e60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007e68:	d02f      	beq.n	8007eca <__lshift+0xc6>
 8007e6a:	f1c9 0e20 	rsb	lr, r9, #32
 8007e6e:	468a      	mov	sl, r1
 8007e70:	f04f 0c00 	mov.w	ip, #0
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	fa02 f209 	lsl.w	r2, r2, r9
 8007e7a:	ea42 020c 	orr.w	r2, r2, ip
 8007e7e:	f84a 2b04 	str.w	r2, [sl], #4
 8007e82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e86:	4298      	cmp	r0, r3
 8007e88:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e8c:	d8f2      	bhi.n	8007e74 <__lshift+0x70>
 8007e8e:	1b03      	subs	r3, r0, r4
 8007e90:	3b15      	subs	r3, #21
 8007e92:	f023 0303 	bic.w	r3, r3, #3
 8007e96:	3304      	adds	r3, #4
 8007e98:	f104 0215 	add.w	r2, r4, #21
 8007e9c:	4290      	cmp	r0, r2
 8007e9e:	bf38      	it	cc
 8007ea0:	2304      	movcc	r3, #4
 8007ea2:	f841 c003 	str.w	ip, [r1, r3]
 8007ea6:	f1bc 0f00 	cmp.w	ip, #0
 8007eaa:	d001      	beq.n	8007eb0 <__lshift+0xac>
 8007eac:	f108 0602 	add.w	r6, r8, #2
 8007eb0:	3e01      	subs	r6, #1
 8007eb2:	4638      	mov	r0, r7
 8007eb4:	612e      	str	r6, [r5, #16]
 8007eb6:	4621      	mov	r1, r4
 8007eb8:	f7ff fdd2 	bl	8007a60 <_Bfree>
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ec6:	3301      	adds	r3, #1
 8007ec8:	e7c1      	b.n	8007e4e <__lshift+0x4a>
 8007eca:	3904      	subs	r1, #4
 8007ecc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ed4:	4298      	cmp	r0, r3
 8007ed6:	d8f9      	bhi.n	8007ecc <__lshift+0xc8>
 8007ed8:	e7ea      	b.n	8007eb0 <__lshift+0xac>
 8007eda:	bf00      	nop
 8007edc:	080097a3 	.word	0x080097a3
 8007ee0:	080097b4 	.word	0x080097b4

08007ee4 <__mcmp>:
 8007ee4:	b530      	push	{r4, r5, lr}
 8007ee6:	6902      	ldr	r2, [r0, #16]
 8007ee8:	690c      	ldr	r4, [r1, #16]
 8007eea:	1b12      	subs	r2, r2, r4
 8007eec:	d10e      	bne.n	8007f0c <__mcmp+0x28>
 8007eee:	f100 0314 	add.w	r3, r0, #20
 8007ef2:	3114      	adds	r1, #20
 8007ef4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ef8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007efc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f04:	42a5      	cmp	r5, r4
 8007f06:	d003      	beq.n	8007f10 <__mcmp+0x2c>
 8007f08:	d305      	bcc.n	8007f16 <__mcmp+0x32>
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	4610      	mov	r0, r2
 8007f0e:	bd30      	pop	{r4, r5, pc}
 8007f10:	4283      	cmp	r3, r0
 8007f12:	d3f3      	bcc.n	8007efc <__mcmp+0x18>
 8007f14:	e7fa      	b.n	8007f0c <__mcmp+0x28>
 8007f16:	f04f 32ff 	mov.w	r2, #4294967295
 8007f1a:	e7f7      	b.n	8007f0c <__mcmp+0x28>

08007f1c <__mdiff>:
 8007f1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f20:	460c      	mov	r4, r1
 8007f22:	4606      	mov	r6, r0
 8007f24:	4611      	mov	r1, r2
 8007f26:	4620      	mov	r0, r4
 8007f28:	4690      	mov	r8, r2
 8007f2a:	f7ff ffdb 	bl	8007ee4 <__mcmp>
 8007f2e:	1e05      	subs	r5, r0, #0
 8007f30:	d110      	bne.n	8007f54 <__mdiff+0x38>
 8007f32:	4629      	mov	r1, r5
 8007f34:	4630      	mov	r0, r6
 8007f36:	f7ff fd53 	bl	80079e0 <_Balloc>
 8007f3a:	b930      	cbnz	r0, 8007f4a <__mdiff+0x2e>
 8007f3c:	4b3a      	ldr	r3, [pc, #232]	; (8008028 <__mdiff+0x10c>)
 8007f3e:	4602      	mov	r2, r0
 8007f40:	f240 2132 	movw	r1, #562	; 0x232
 8007f44:	4839      	ldr	r0, [pc, #228]	; (800802c <__mdiff+0x110>)
 8007f46:	f000 fa41 	bl	80083cc <__assert_func>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f54:	bfa4      	itt	ge
 8007f56:	4643      	movge	r3, r8
 8007f58:	46a0      	movge	r8, r4
 8007f5a:	4630      	mov	r0, r6
 8007f5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f60:	bfa6      	itte	ge
 8007f62:	461c      	movge	r4, r3
 8007f64:	2500      	movge	r5, #0
 8007f66:	2501      	movlt	r5, #1
 8007f68:	f7ff fd3a 	bl	80079e0 <_Balloc>
 8007f6c:	b920      	cbnz	r0, 8007f78 <__mdiff+0x5c>
 8007f6e:	4b2e      	ldr	r3, [pc, #184]	; (8008028 <__mdiff+0x10c>)
 8007f70:	4602      	mov	r2, r0
 8007f72:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f76:	e7e5      	b.n	8007f44 <__mdiff+0x28>
 8007f78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f7c:	6926      	ldr	r6, [r4, #16]
 8007f7e:	60c5      	str	r5, [r0, #12]
 8007f80:	f104 0914 	add.w	r9, r4, #20
 8007f84:	f108 0514 	add.w	r5, r8, #20
 8007f88:	f100 0e14 	add.w	lr, r0, #20
 8007f8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f94:	f108 0210 	add.w	r2, r8, #16
 8007f98:	46f2      	mov	sl, lr
 8007f9a:	2100      	movs	r1, #0
 8007f9c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007fa0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007fa4:	fa1f f883 	uxth.w	r8, r3
 8007fa8:	fa11 f18b 	uxtah	r1, r1, fp
 8007fac:	0c1b      	lsrs	r3, r3, #16
 8007fae:	eba1 0808 	sub.w	r8, r1, r8
 8007fb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007fb6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007fba:	fa1f f888 	uxth.w	r8, r8
 8007fbe:	1419      	asrs	r1, r3, #16
 8007fc0:	454e      	cmp	r6, r9
 8007fc2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007fc6:	f84a 3b04 	str.w	r3, [sl], #4
 8007fca:	d8e7      	bhi.n	8007f9c <__mdiff+0x80>
 8007fcc:	1b33      	subs	r3, r6, r4
 8007fce:	3b15      	subs	r3, #21
 8007fd0:	f023 0303 	bic.w	r3, r3, #3
 8007fd4:	3304      	adds	r3, #4
 8007fd6:	3415      	adds	r4, #21
 8007fd8:	42a6      	cmp	r6, r4
 8007fda:	bf38      	it	cc
 8007fdc:	2304      	movcc	r3, #4
 8007fde:	441d      	add	r5, r3
 8007fe0:	4473      	add	r3, lr
 8007fe2:	469e      	mov	lr, r3
 8007fe4:	462e      	mov	r6, r5
 8007fe6:	4566      	cmp	r6, ip
 8007fe8:	d30e      	bcc.n	8008008 <__mdiff+0xec>
 8007fea:	f10c 0203 	add.w	r2, ip, #3
 8007fee:	1b52      	subs	r2, r2, r5
 8007ff0:	f022 0203 	bic.w	r2, r2, #3
 8007ff4:	3d03      	subs	r5, #3
 8007ff6:	45ac      	cmp	ip, r5
 8007ff8:	bf38      	it	cc
 8007ffa:	2200      	movcc	r2, #0
 8007ffc:	441a      	add	r2, r3
 8007ffe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008002:	b17b      	cbz	r3, 8008024 <__mdiff+0x108>
 8008004:	6107      	str	r7, [r0, #16]
 8008006:	e7a3      	b.n	8007f50 <__mdiff+0x34>
 8008008:	f856 8b04 	ldr.w	r8, [r6], #4
 800800c:	fa11 f288 	uxtah	r2, r1, r8
 8008010:	1414      	asrs	r4, r2, #16
 8008012:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008016:	b292      	uxth	r2, r2
 8008018:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800801c:	f84e 2b04 	str.w	r2, [lr], #4
 8008020:	1421      	asrs	r1, r4, #16
 8008022:	e7e0      	b.n	8007fe6 <__mdiff+0xca>
 8008024:	3f01      	subs	r7, #1
 8008026:	e7ea      	b.n	8007ffe <__mdiff+0xe2>
 8008028:	080097a3 	.word	0x080097a3
 800802c:	080097b4 	.word	0x080097b4

08008030 <__d2b>:
 8008030:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008034:	4689      	mov	r9, r1
 8008036:	2101      	movs	r1, #1
 8008038:	ec57 6b10 	vmov	r6, r7, d0
 800803c:	4690      	mov	r8, r2
 800803e:	f7ff fccf 	bl	80079e0 <_Balloc>
 8008042:	4604      	mov	r4, r0
 8008044:	b930      	cbnz	r0, 8008054 <__d2b+0x24>
 8008046:	4602      	mov	r2, r0
 8008048:	4b25      	ldr	r3, [pc, #148]	; (80080e0 <__d2b+0xb0>)
 800804a:	4826      	ldr	r0, [pc, #152]	; (80080e4 <__d2b+0xb4>)
 800804c:	f240 310a 	movw	r1, #778	; 0x30a
 8008050:	f000 f9bc 	bl	80083cc <__assert_func>
 8008054:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008058:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800805c:	bb35      	cbnz	r5, 80080ac <__d2b+0x7c>
 800805e:	2e00      	cmp	r6, #0
 8008060:	9301      	str	r3, [sp, #4]
 8008062:	d028      	beq.n	80080b6 <__d2b+0x86>
 8008064:	4668      	mov	r0, sp
 8008066:	9600      	str	r6, [sp, #0]
 8008068:	f7ff fd82 	bl	8007b70 <__lo0bits>
 800806c:	9900      	ldr	r1, [sp, #0]
 800806e:	b300      	cbz	r0, 80080b2 <__d2b+0x82>
 8008070:	9a01      	ldr	r2, [sp, #4]
 8008072:	f1c0 0320 	rsb	r3, r0, #32
 8008076:	fa02 f303 	lsl.w	r3, r2, r3
 800807a:	430b      	orrs	r3, r1
 800807c:	40c2      	lsrs	r2, r0
 800807e:	6163      	str	r3, [r4, #20]
 8008080:	9201      	str	r2, [sp, #4]
 8008082:	9b01      	ldr	r3, [sp, #4]
 8008084:	61a3      	str	r3, [r4, #24]
 8008086:	2b00      	cmp	r3, #0
 8008088:	bf14      	ite	ne
 800808a:	2202      	movne	r2, #2
 800808c:	2201      	moveq	r2, #1
 800808e:	6122      	str	r2, [r4, #16]
 8008090:	b1d5      	cbz	r5, 80080c8 <__d2b+0x98>
 8008092:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008096:	4405      	add	r5, r0
 8008098:	f8c9 5000 	str.w	r5, [r9]
 800809c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80080a0:	f8c8 0000 	str.w	r0, [r8]
 80080a4:	4620      	mov	r0, r4
 80080a6:	b003      	add	sp, #12
 80080a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080b0:	e7d5      	b.n	800805e <__d2b+0x2e>
 80080b2:	6161      	str	r1, [r4, #20]
 80080b4:	e7e5      	b.n	8008082 <__d2b+0x52>
 80080b6:	a801      	add	r0, sp, #4
 80080b8:	f7ff fd5a 	bl	8007b70 <__lo0bits>
 80080bc:	9b01      	ldr	r3, [sp, #4]
 80080be:	6163      	str	r3, [r4, #20]
 80080c0:	2201      	movs	r2, #1
 80080c2:	6122      	str	r2, [r4, #16]
 80080c4:	3020      	adds	r0, #32
 80080c6:	e7e3      	b.n	8008090 <__d2b+0x60>
 80080c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80080d0:	f8c9 0000 	str.w	r0, [r9]
 80080d4:	6918      	ldr	r0, [r3, #16]
 80080d6:	f7ff fd2b 	bl	8007b30 <__hi0bits>
 80080da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080de:	e7df      	b.n	80080a0 <__d2b+0x70>
 80080e0:	080097a3 	.word	0x080097a3
 80080e4:	080097b4 	.word	0x080097b4

080080e8 <_calloc_r>:
 80080e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080ea:	fba1 2402 	umull	r2, r4, r1, r2
 80080ee:	b94c      	cbnz	r4, 8008104 <_calloc_r+0x1c>
 80080f0:	4611      	mov	r1, r2
 80080f2:	9201      	str	r2, [sp, #4]
 80080f4:	f7fe f892 	bl	800621c <_malloc_r>
 80080f8:	9a01      	ldr	r2, [sp, #4]
 80080fa:	4605      	mov	r5, r0
 80080fc:	b930      	cbnz	r0, 800810c <_calloc_r+0x24>
 80080fe:	4628      	mov	r0, r5
 8008100:	b003      	add	sp, #12
 8008102:	bd30      	pop	{r4, r5, pc}
 8008104:	220c      	movs	r2, #12
 8008106:	6002      	str	r2, [r0, #0]
 8008108:	2500      	movs	r5, #0
 800810a:	e7f8      	b.n	80080fe <_calloc_r+0x16>
 800810c:	4621      	mov	r1, r4
 800810e:	f7fe f811 	bl	8006134 <memset>
 8008112:	e7f4      	b.n	80080fe <_calloc_r+0x16>

08008114 <__ssputs_r>:
 8008114:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008118:	688e      	ldr	r6, [r1, #8]
 800811a:	429e      	cmp	r6, r3
 800811c:	4682      	mov	sl, r0
 800811e:	460c      	mov	r4, r1
 8008120:	4690      	mov	r8, r2
 8008122:	461f      	mov	r7, r3
 8008124:	d838      	bhi.n	8008198 <__ssputs_r+0x84>
 8008126:	898a      	ldrh	r2, [r1, #12]
 8008128:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800812c:	d032      	beq.n	8008194 <__ssputs_r+0x80>
 800812e:	6825      	ldr	r5, [r4, #0]
 8008130:	6909      	ldr	r1, [r1, #16]
 8008132:	eba5 0901 	sub.w	r9, r5, r1
 8008136:	6965      	ldr	r5, [r4, #20]
 8008138:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800813c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008140:	3301      	adds	r3, #1
 8008142:	444b      	add	r3, r9
 8008144:	106d      	asrs	r5, r5, #1
 8008146:	429d      	cmp	r5, r3
 8008148:	bf38      	it	cc
 800814a:	461d      	movcc	r5, r3
 800814c:	0553      	lsls	r3, r2, #21
 800814e:	d531      	bpl.n	80081b4 <__ssputs_r+0xa0>
 8008150:	4629      	mov	r1, r5
 8008152:	f7fe f863 	bl	800621c <_malloc_r>
 8008156:	4606      	mov	r6, r0
 8008158:	b950      	cbnz	r0, 8008170 <__ssputs_r+0x5c>
 800815a:	230c      	movs	r3, #12
 800815c:	f8ca 3000 	str.w	r3, [sl]
 8008160:	89a3      	ldrh	r3, [r4, #12]
 8008162:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008166:	81a3      	strh	r3, [r4, #12]
 8008168:	f04f 30ff 	mov.w	r0, #4294967295
 800816c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008170:	6921      	ldr	r1, [r4, #16]
 8008172:	464a      	mov	r2, r9
 8008174:	f7ff fc1a 	bl	80079ac <memcpy>
 8008178:	89a3      	ldrh	r3, [r4, #12]
 800817a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800817e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008182:	81a3      	strh	r3, [r4, #12]
 8008184:	6126      	str	r6, [r4, #16]
 8008186:	6165      	str	r5, [r4, #20]
 8008188:	444e      	add	r6, r9
 800818a:	eba5 0509 	sub.w	r5, r5, r9
 800818e:	6026      	str	r6, [r4, #0]
 8008190:	60a5      	str	r5, [r4, #8]
 8008192:	463e      	mov	r6, r7
 8008194:	42be      	cmp	r6, r7
 8008196:	d900      	bls.n	800819a <__ssputs_r+0x86>
 8008198:	463e      	mov	r6, r7
 800819a:	6820      	ldr	r0, [r4, #0]
 800819c:	4632      	mov	r2, r6
 800819e:	4641      	mov	r1, r8
 80081a0:	f000 f959 	bl	8008456 <memmove>
 80081a4:	68a3      	ldr	r3, [r4, #8]
 80081a6:	1b9b      	subs	r3, r3, r6
 80081a8:	60a3      	str	r3, [r4, #8]
 80081aa:	6823      	ldr	r3, [r4, #0]
 80081ac:	4433      	add	r3, r6
 80081ae:	6023      	str	r3, [r4, #0]
 80081b0:	2000      	movs	r0, #0
 80081b2:	e7db      	b.n	800816c <__ssputs_r+0x58>
 80081b4:	462a      	mov	r2, r5
 80081b6:	f000 f968 	bl	800848a <_realloc_r>
 80081ba:	4606      	mov	r6, r0
 80081bc:	2800      	cmp	r0, #0
 80081be:	d1e1      	bne.n	8008184 <__ssputs_r+0x70>
 80081c0:	6921      	ldr	r1, [r4, #16]
 80081c2:	4650      	mov	r0, sl
 80081c4:	f7fd ffbe 	bl	8006144 <_free_r>
 80081c8:	e7c7      	b.n	800815a <__ssputs_r+0x46>
	...

080081cc <_svfiprintf_r>:
 80081cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d0:	4698      	mov	r8, r3
 80081d2:	898b      	ldrh	r3, [r1, #12]
 80081d4:	061b      	lsls	r3, r3, #24
 80081d6:	b09d      	sub	sp, #116	; 0x74
 80081d8:	4607      	mov	r7, r0
 80081da:	460d      	mov	r5, r1
 80081dc:	4614      	mov	r4, r2
 80081de:	d50e      	bpl.n	80081fe <_svfiprintf_r+0x32>
 80081e0:	690b      	ldr	r3, [r1, #16]
 80081e2:	b963      	cbnz	r3, 80081fe <_svfiprintf_r+0x32>
 80081e4:	2140      	movs	r1, #64	; 0x40
 80081e6:	f7fe f819 	bl	800621c <_malloc_r>
 80081ea:	6028      	str	r0, [r5, #0]
 80081ec:	6128      	str	r0, [r5, #16]
 80081ee:	b920      	cbnz	r0, 80081fa <_svfiprintf_r+0x2e>
 80081f0:	230c      	movs	r3, #12
 80081f2:	603b      	str	r3, [r7, #0]
 80081f4:	f04f 30ff 	mov.w	r0, #4294967295
 80081f8:	e0d1      	b.n	800839e <_svfiprintf_r+0x1d2>
 80081fa:	2340      	movs	r3, #64	; 0x40
 80081fc:	616b      	str	r3, [r5, #20]
 80081fe:	2300      	movs	r3, #0
 8008200:	9309      	str	r3, [sp, #36]	; 0x24
 8008202:	2320      	movs	r3, #32
 8008204:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008208:	f8cd 800c 	str.w	r8, [sp, #12]
 800820c:	2330      	movs	r3, #48	; 0x30
 800820e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80083b8 <_svfiprintf_r+0x1ec>
 8008212:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008216:	f04f 0901 	mov.w	r9, #1
 800821a:	4623      	mov	r3, r4
 800821c:	469a      	mov	sl, r3
 800821e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008222:	b10a      	cbz	r2, 8008228 <_svfiprintf_r+0x5c>
 8008224:	2a25      	cmp	r2, #37	; 0x25
 8008226:	d1f9      	bne.n	800821c <_svfiprintf_r+0x50>
 8008228:	ebba 0b04 	subs.w	fp, sl, r4
 800822c:	d00b      	beq.n	8008246 <_svfiprintf_r+0x7a>
 800822e:	465b      	mov	r3, fp
 8008230:	4622      	mov	r2, r4
 8008232:	4629      	mov	r1, r5
 8008234:	4638      	mov	r0, r7
 8008236:	f7ff ff6d 	bl	8008114 <__ssputs_r>
 800823a:	3001      	adds	r0, #1
 800823c:	f000 80aa 	beq.w	8008394 <_svfiprintf_r+0x1c8>
 8008240:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008242:	445a      	add	r2, fp
 8008244:	9209      	str	r2, [sp, #36]	; 0x24
 8008246:	f89a 3000 	ldrb.w	r3, [sl]
 800824a:	2b00      	cmp	r3, #0
 800824c:	f000 80a2 	beq.w	8008394 <_svfiprintf_r+0x1c8>
 8008250:	2300      	movs	r3, #0
 8008252:	f04f 32ff 	mov.w	r2, #4294967295
 8008256:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800825a:	f10a 0a01 	add.w	sl, sl, #1
 800825e:	9304      	str	r3, [sp, #16]
 8008260:	9307      	str	r3, [sp, #28]
 8008262:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008266:	931a      	str	r3, [sp, #104]	; 0x68
 8008268:	4654      	mov	r4, sl
 800826a:	2205      	movs	r2, #5
 800826c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008270:	4851      	ldr	r0, [pc, #324]	; (80083b8 <_svfiprintf_r+0x1ec>)
 8008272:	f7f7 ffbd 	bl	80001f0 <memchr>
 8008276:	9a04      	ldr	r2, [sp, #16]
 8008278:	b9d8      	cbnz	r0, 80082b2 <_svfiprintf_r+0xe6>
 800827a:	06d0      	lsls	r0, r2, #27
 800827c:	bf44      	itt	mi
 800827e:	2320      	movmi	r3, #32
 8008280:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008284:	0711      	lsls	r1, r2, #28
 8008286:	bf44      	itt	mi
 8008288:	232b      	movmi	r3, #43	; 0x2b
 800828a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800828e:	f89a 3000 	ldrb.w	r3, [sl]
 8008292:	2b2a      	cmp	r3, #42	; 0x2a
 8008294:	d015      	beq.n	80082c2 <_svfiprintf_r+0xf6>
 8008296:	9a07      	ldr	r2, [sp, #28]
 8008298:	4654      	mov	r4, sl
 800829a:	2000      	movs	r0, #0
 800829c:	f04f 0c0a 	mov.w	ip, #10
 80082a0:	4621      	mov	r1, r4
 80082a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082a6:	3b30      	subs	r3, #48	; 0x30
 80082a8:	2b09      	cmp	r3, #9
 80082aa:	d94e      	bls.n	800834a <_svfiprintf_r+0x17e>
 80082ac:	b1b0      	cbz	r0, 80082dc <_svfiprintf_r+0x110>
 80082ae:	9207      	str	r2, [sp, #28]
 80082b0:	e014      	b.n	80082dc <_svfiprintf_r+0x110>
 80082b2:	eba0 0308 	sub.w	r3, r0, r8
 80082b6:	fa09 f303 	lsl.w	r3, r9, r3
 80082ba:	4313      	orrs	r3, r2
 80082bc:	9304      	str	r3, [sp, #16]
 80082be:	46a2      	mov	sl, r4
 80082c0:	e7d2      	b.n	8008268 <_svfiprintf_r+0x9c>
 80082c2:	9b03      	ldr	r3, [sp, #12]
 80082c4:	1d19      	adds	r1, r3, #4
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	9103      	str	r1, [sp, #12]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	bfbb      	ittet	lt
 80082ce:	425b      	neglt	r3, r3
 80082d0:	f042 0202 	orrlt.w	r2, r2, #2
 80082d4:	9307      	strge	r3, [sp, #28]
 80082d6:	9307      	strlt	r3, [sp, #28]
 80082d8:	bfb8      	it	lt
 80082da:	9204      	strlt	r2, [sp, #16]
 80082dc:	7823      	ldrb	r3, [r4, #0]
 80082de:	2b2e      	cmp	r3, #46	; 0x2e
 80082e0:	d10c      	bne.n	80082fc <_svfiprintf_r+0x130>
 80082e2:	7863      	ldrb	r3, [r4, #1]
 80082e4:	2b2a      	cmp	r3, #42	; 0x2a
 80082e6:	d135      	bne.n	8008354 <_svfiprintf_r+0x188>
 80082e8:	9b03      	ldr	r3, [sp, #12]
 80082ea:	1d1a      	adds	r2, r3, #4
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	9203      	str	r2, [sp, #12]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	bfb8      	it	lt
 80082f4:	f04f 33ff 	movlt.w	r3, #4294967295
 80082f8:	3402      	adds	r4, #2
 80082fa:	9305      	str	r3, [sp, #20]
 80082fc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80083c8 <_svfiprintf_r+0x1fc>
 8008300:	7821      	ldrb	r1, [r4, #0]
 8008302:	2203      	movs	r2, #3
 8008304:	4650      	mov	r0, sl
 8008306:	f7f7 ff73 	bl	80001f0 <memchr>
 800830a:	b140      	cbz	r0, 800831e <_svfiprintf_r+0x152>
 800830c:	2340      	movs	r3, #64	; 0x40
 800830e:	eba0 000a 	sub.w	r0, r0, sl
 8008312:	fa03 f000 	lsl.w	r0, r3, r0
 8008316:	9b04      	ldr	r3, [sp, #16]
 8008318:	4303      	orrs	r3, r0
 800831a:	3401      	adds	r4, #1
 800831c:	9304      	str	r3, [sp, #16]
 800831e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008322:	4826      	ldr	r0, [pc, #152]	; (80083bc <_svfiprintf_r+0x1f0>)
 8008324:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008328:	2206      	movs	r2, #6
 800832a:	f7f7 ff61 	bl	80001f0 <memchr>
 800832e:	2800      	cmp	r0, #0
 8008330:	d038      	beq.n	80083a4 <_svfiprintf_r+0x1d8>
 8008332:	4b23      	ldr	r3, [pc, #140]	; (80083c0 <_svfiprintf_r+0x1f4>)
 8008334:	bb1b      	cbnz	r3, 800837e <_svfiprintf_r+0x1b2>
 8008336:	9b03      	ldr	r3, [sp, #12]
 8008338:	3307      	adds	r3, #7
 800833a:	f023 0307 	bic.w	r3, r3, #7
 800833e:	3308      	adds	r3, #8
 8008340:	9303      	str	r3, [sp, #12]
 8008342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008344:	4433      	add	r3, r6
 8008346:	9309      	str	r3, [sp, #36]	; 0x24
 8008348:	e767      	b.n	800821a <_svfiprintf_r+0x4e>
 800834a:	fb0c 3202 	mla	r2, ip, r2, r3
 800834e:	460c      	mov	r4, r1
 8008350:	2001      	movs	r0, #1
 8008352:	e7a5      	b.n	80082a0 <_svfiprintf_r+0xd4>
 8008354:	2300      	movs	r3, #0
 8008356:	3401      	adds	r4, #1
 8008358:	9305      	str	r3, [sp, #20]
 800835a:	4619      	mov	r1, r3
 800835c:	f04f 0c0a 	mov.w	ip, #10
 8008360:	4620      	mov	r0, r4
 8008362:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008366:	3a30      	subs	r2, #48	; 0x30
 8008368:	2a09      	cmp	r2, #9
 800836a:	d903      	bls.n	8008374 <_svfiprintf_r+0x1a8>
 800836c:	2b00      	cmp	r3, #0
 800836e:	d0c5      	beq.n	80082fc <_svfiprintf_r+0x130>
 8008370:	9105      	str	r1, [sp, #20]
 8008372:	e7c3      	b.n	80082fc <_svfiprintf_r+0x130>
 8008374:	fb0c 2101 	mla	r1, ip, r1, r2
 8008378:	4604      	mov	r4, r0
 800837a:	2301      	movs	r3, #1
 800837c:	e7f0      	b.n	8008360 <_svfiprintf_r+0x194>
 800837e:	ab03      	add	r3, sp, #12
 8008380:	9300      	str	r3, [sp, #0]
 8008382:	462a      	mov	r2, r5
 8008384:	4b0f      	ldr	r3, [pc, #60]	; (80083c4 <_svfiprintf_r+0x1f8>)
 8008386:	a904      	add	r1, sp, #16
 8008388:	4638      	mov	r0, r7
 800838a:	f7fe f85b 	bl	8006444 <_printf_float>
 800838e:	1c42      	adds	r2, r0, #1
 8008390:	4606      	mov	r6, r0
 8008392:	d1d6      	bne.n	8008342 <_svfiprintf_r+0x176>
 8008394:	89ab      	ldrh	r3, [r5, #12]
 8008396:	065b      	lsls	r3, r3, #25
 8008398:	f53f af2c 	bmi.w	80081f4 <_svfiprintf_r+0x28>
 800839c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800839e:	b01d      	add	sp, #116	; 0x74
 80083a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a4:	ab03      	add	r3, sp, #12
 80083a6:	9300      	str	r3, [sp, #0]
 80083a8:	462a      	mov	r2, r5
 80083aa:	4b06      	ldr	r3, [pc, #24]	; (80083c4 <_svfiprintf_r+0x1f8>)
 80083ac:	a904      	add	r1, sp, #16
 80083ae:	4638      	mov	r0, r7
 80083b0:	f7fe faec 	bl	800698c <_printf_i>
 80083b4:	e7eb      	b.n	800838e <_svfiprintf_r+0x1c2>
 80083b6:	bf00      	nop
 80083b8:	0800990c 	.word	0x0800990c
 80083bc:	08009916 	.word	0x08009916
 80083c0:	08006445 	.word	0x08006445
 80083c4:	08008115 	.word	0x08008115
 80083c8:	08009912 	.word	0x08009912

080083cc <__assert_func>:
 80083cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083ce:	4614      	mov	r4, r2
 80083d0:	461a      	mov	r2, r3
 80083d2:	4b09      	ldr	r3, [pc, #36]	; (80083f8 <__assert_func+0x2c>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4605      	mov	r5, r0
 80083d8:	68d8      	ldr	r0, [r3, #12]
 80083da:	b14c      	cbz	r4, 80083f0 <__assert_func+0x24>
 80083dc:	4b07      	ldr	r3, [pc, #28]	; (80083fc <__assert_func+0x30>)
 80083de:	9100      	str	r1, [sp, #0]
 80083e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083e4:	4906      	ldr	r1, [pc, #24]	; (8008400 <__assert_func+0x34>)
 80083e6:	462b      	mov	r3, r5
 80083e8:	f000 f80e 	bl	8008408 <fiprintf>
 80083ec:	f000 faa4 	bl	8008938 <abort>
 80083f0:	4b04      	ldr	r3, [pc, #16]	; (8008404 <__assert_func+0x38>)
 80083f2:	461c      	mov	r4, r3
 80083f4:	e7f3      	b.n	80083de <__assert_func+0x12>
 80083f6:	bf00      	nop
 80083f8:	20000050 	.word	0x20000050
 80083fc:	0800991d 	.word	0x0800991d
 8008400:	0800992a 	.word	0x0800992a
 8008404:	08009958 	.word	0x08009958

08008408 <fiprintf>:
 8008408:	b40e      	push	{r1, r2, r3}
 800840a:	b503      	push	{r0, r1, lr}
 800840c:	4601      	mov	r1, r0
 800840e:	ab03      	add	r3, sp, #12
 8008410:	4805      	ldr	r0, [pc, #20]	; (8008428 <fiprintf+0x20>)
 8008412:	f853 2b04 	ldr.w	r2, [r3], #4
 8008416:	6800      	ldr	r0, [r0, #0]
 8008418:	9301      	str	r3, [sp, #4]
 800841a:	f000 f88f 	bl	800853c <_vfiprintf_r>
 800841e:	b002      	add	sp, #8
 8008420:	f85d eb04 	ldr.w	lr, [sp], #4
 8008424:	b003      	add	sp, #12
 8008426:	4770      	bx	lr
 8008428:	20000050 	.word	0x20000050

0800842c <__retarget_lock_init_recursive>:
 800842c:	4770      	bx	lr

0800842e <__retarget_lock_acquire_recursive>:
 800842e:	4770      	bx	lr

08008430 <__retarget_lock_release_recursive>:
 8008430:	4770      	bx	lr

08008432 <__ascii_mbtowc>:
 8008432:	b082      	sub	sp, #8
 8008434:	b901      	cbnz	r1, 8008438 <__ascii_mbtowc+0x6>
 8008436:	a901      	add	r1, sp, #4
 8008438:	b142      	cbz	r2, 800844c <__ascii_mbtowc+0x1a>
 800843a:	b14b      	cbz	r3, 8008450 <__ascii_mbtowc+0x1e>
 800843c:	7813      	ldrb	r3, [r2, #0]
 800843e:	600b      	str	r3, [r1, #0]
 8008440:	7812      	ldrb	r2, [r2, #0]
 8008442:	1e10      	subs	r0, r2, #0
 8008444:	bf18      	it	ne
 8008446:	2001      	movne	r0, #1
 8008448:	b002      	add	sp, #8
 800844a:	4770      	bx	lr
 800844c:	4610      	mov	r0, r2
 800844e:	e7fb      	b.n	8008448 <__ascii_mbtowc+0x16>
 8008450:	f06f 0001 	mvn.w	r0, #1
 8008454:	e7f8      	b.n	8008448 <__ascii_mbtowc+0x16>

08008456 <memmove>:
 8008456:	4288      	cmp	r0, r1
 8008458:	b510      	push	{r4, lr}
 800845a:	eb01 0402 	add.w	r4, r1, r2
 800845e:	d902      	bls.n	8008466 <memmove+0x10>
 8008460:	4284      	cmp	r4, r0
 8008462:	4623      	mov	r3, r4
 8008464:	d807      	bhi.n	8008476 <memmove+0x20>
 8008466:	1e43      	subs	r3, r0, #1
 8008468:	42a1      	cmp	r1, r4
 800846a:	d008      	beq.n	800847e <memmove+0x28>
 800846c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008470:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008474:	e7f8      	b.n	8008468 <memmove+0x12>
 8008476:	4402      	add	r2, r0
 8008478:	4601      	mov	r1, r0
 800847a:	428a      	cmp	r2, r1
 800847c:	d100      	bne.n	8008480 <memmove+0x2a>
 800847e:	bd10      	pop	{r4, pc}
 8008480:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008484:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008488:	e7f7      	b.n	800847a <memmove+0x24>

0800848a <_realloc_r>:
 800848a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800848e:	4680      	mov	r8, r0
 8008490:	4614      	mov	r4, r2
 8008492:	460e      	mov	r6, r1
 8008494:	b921      	cbnz	r1, 80084a0 <_realloc_r+0x16>
 8008496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800849a:	4611      	mov	r1, r2
 800849c:	f7fd bebe 	b.w	800621c <_malloc_r>
 80084a0:	b92a      	cbnz	r2, 80084ae <_realloc_r+0x24>
 80084a2:	f7fd fe4f 	bl	8006144 <_free_r>
 80084a6:	4625      	mov	r5, r4
 80084a8:	4628      	mov	r0, r5
 80084aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084ae:	f000 fc67 	bl	8008d80 <_malloc_usable_size_r>
 80084b2:	4284      	cmp	r4, r0
 80084b4:	4607      	mov	r7, r0
 80084b6:	d802      	bhi.n	80084be <_realloc_r+0x34>
 80084b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80084bc:	d812      	bhi.n	80084e4 <_realloc_r+0x5a>
 80084be:	4621      	mov	r1, r4
 80084c0:	4640      	mov	r0, r8
 80084c2:	f7fd feab 	bl	800621c <_malloc_r>
 80084c6:	4605      	mov	r5, r0
 80084c8:	2800      	cmp	r0, #0
 80084ca:	d0ed      	beq.n	80084a8 <_realloc_r+0x1e>
 80084cc:	42bc      	cmp	r4, r7
 80084ce:	4622      	mov	r2, r4
 80084d0:	4631      	mov	r1, r6
 80084d2:	bf28      	it	cs
 80084d4:	463a      	movcs	r2, r7
 80084d6:	f7ff fa69 	bl	80079ac <memcpy>
 80084da:	4631      	mov	r1, r6
 80084dc:	4640      	mov	r0, r8
 80084de:	f7fd fe31 	bl	8006144 <_free_r>
 80084e2:	e7e1      	b.n	80084a8 <_realloc_r+0x1e>
 80084e4:	4635      	mov	r5, r6
 80084e6:	e7df      	b.n	80084a8 <_realloc_r+0x1e>

080084e8 <__sfputc_r>:
 80084e8:	6893      	ldr	r3, [r2, #8]
 80084ea:	3b01      	subs	r3, #1
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	b410      	push	{r4}
 80084f0:	6093      	str	r3, [r2, #8]
 80084f2:	da08      	bge.n	8008506 <__sfputc_r+0x1e>
 80084f4:	6994      	ldr	r4, [r2, #24]
 80084f6:	42a3      	cmp	r3, r4
 80084f8:	db01      	blt.n	80084fe <__sfputc_r+0x16>
 80084fa:	290a      	cmp	r1, #10
 80084fc:	d103      	bne.n	8008506 <__sfputc_r+0x1e>
 80084fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008502:	f000 b94b 	b.w	800879c <__swbuf_r>
 8008506:	6813      	ldr	r3, [r2, #0]
 8008508:	1c58      	adds	r0, r3, #1
 800850a:	6010      	str	r0, [r2, #0]
 800850c:	7019      	strb	r1, [r3, #0]
 800850e:	4608      	mov	r0, r1
 8008510:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008514:	4770      	bx	lr

08008516 <__sfputs_r>:
 8008516:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008518:	4606      	mov	r6, r0
 800851a:	460f      	mov	r7, r1
 800851c:	4614      	mov	r4, r2
 800851e:	18d5      	adds	r5, r2, r3
 8008520:	42ac      	cmp	r4, r5
 8008522:	d101      	bne.n	8008528 <__sfputs_r+0x12>
 8008524:	2000      	movs	r0, #0
 8008526:	e007      	b.n	8008538 <__sfputs_r+0x22>
 8008528:	f814 1b01 	ldrb.w	r1, [r4], #1
 800852c:	463a      	mov	r2, r7
 800852e:	4630      	mov	r0, r6
 8008530:	f7ff ffda 	bl	80084e8 <__sfputc_r>
 8008534:	1c43      	adds	r3, r0, #1
 8008536:	d1f3      	bne.n	8008520 <__sfputs_r+0xa>
 8008538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800853c <_vfiprintf_r>:
 800853c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008540:	460d      	mov	r5, r1
 8008542:	b09d      	sub	sp, #116	; 0x74
 8008544:	4614      	mov	r4, r2
 8008546:	4698      	mov	r8, r3
 8008548:	4606      	mov	r6, r0
 800854a:	b118      	cbz	r0, 8008554 <_vfiprintf_r+0x18>
 800854c:	6983      	ldr	r3, [r0, #24]
 800854e:	b90b      	cbnz	r3, 8008554 <_vfiprintf_r+0x18>
 8008550:	f000 fb14 	bl	8008b7c <__sinit>
 8008554:	4b89      	ldr	r3, [pc, #548]	; (800877c <_vfiprintf_r+0x240>)
 8008556:	429d      	cmp	r5, r3
 8008558:	d11b      	bne.n	8008592 <_vfiprintf_r+0x56>
 800855a:	6875      	ldr	r5, [r6, #4]
 800855c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800855e:	07d9      	lsls	r1, r3, #31
 8008560:	d405      	bmi.n	800856e <_vfiprintf_r+0x32>
 8008562:	89ab      	ldrh	r3, [r5, #12]
 8008564:	059a      	lsls	r2, r3, #22
 8008566:	d402      	bmi.n	800856e <_vfiprintf_r+0x32>
 8008568:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800856a:	f7ff ff60 	bl	800842e <__retarget_lock_acquire_recursive>
 800856e:	89ab      	ldrh	r3, [r5, #12]
 8008570:	071b      	lsls	r3, r3, #28
 8008572:	d501      	bpl.n	8008578 <_vfiprintf_r+0x3c>
 8008574:	692b      	ldr	r3, [r5, #16]
 8008576:	b9eb      	cbnz	r3, 80085b4 <_vfiprintf_r+0x78>
 8008578:	4629      	mov	r1, r5
 800857a:	4630      	mov	r0, r6
 800857c:	f000 f96e 	bl	800885c <__swsetup_r>
 8008580:	b1c0      	cbz	r0, 80085b4 <_vfiprintf_r+0x78>
 8008582:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008584:	07dc      	lsls	r4, r3, #31
 8008586:	d50e      	bpl.n	80085a6 <_vfiprintf_r+0x6a>
 8008588:	f04f 30ff 	mov.w	r0, #4294967295
 800858c:	b01d      	add	sp, #116	; 0x74
 800858e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008592:	4b7b      	ldr	r3, [pc, #492]	; (8008780 <_vfiprintf_r+0x244>)
 8008594:	429d      	cmp	r5, r3
 8008596:	d101      	bne.n	800859c <_vfiprintf_r+0x60>
 8008598:	68b5      	ldr	r5, [r6, #8]
 800859a:	e7df      	b.n	800855c <_vfiprintf_r+0x20>
 800859c:	4b79      	ldr	r3, [pc, #484]	; (8008784 <_vfiprintf_r+0x248>)
 800859e:	429d      	cmp	r5, r3
 80085a0:	bf08      	it	eq
 80085a2:	68f5      	ldreq	r5, [r6, #12]
 80085a4:	e7da      	b.n	800855c <_vfiprintf_r+0x20>
 80085a6:	89ab      	ldrh	r3, [r5, #12]
 80085a8:	0598      	lsls	r0, r3, #22
 80085aa:	d4ed      	bmi.n	8008588 <_vfiprintf_r+0x4c>
 80085ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085ae:	f7ff ff3f 	bl	8008430 <__retarget_lock_release_recursive>
 80085b2:	e7e9      	b.n	8008588 <_vfiprintf_r+0x4c>
 80085b4:	2300      	movs	r3, #0
 80085b6:	9309      	str	r3, [sp, #36]	; 0x24
 80085b8:	2320      	movs	r3, #32
 80085ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085be:	f8cd 800c 	str.w	r8, [sp, #12]
 80085c2:	2330      	movs	r3, #48	; 0x30
 80085c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008788 <_vfiprintf_r+0x24c>
 80085c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085cc:	f04f 0901 	mov.w	r9, #1
 80085d0:	4623      	mov	r3, r4
 80085d2:	469a      	mov	sl, r3
 80085d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085d8:	b10a      	cbz	r2, 80085de <_vfiprintf_r+0xa2>
 80085da:	2a25      	cmp	r2, #37	; 0x25
 80085dc:	d1f9      	bne.n	80085d2 <_vfiprintf_r+0x96>
 80085de:	ebba 0b04 	subs.w	fp, sl, r4
 80085e2:	d00b      	beq.n	80085fc <_vfiprintf_r+0xc0>
 80085e4:	465b      	mov	r3, fp
 80085e6:	4622      	mov	r2, r4
 80085e8:	4629      	mov	r1, r5
 80085ea:	4630      	mov	r0, r6
 80085ec:	f7ff ff93 	bl	8008516 <__sfputs_r>
 80085f0:	3001      	adds	r0, #1
 80085f2:	f000 80aa 	beq.w	800874a <_vfiprintf_r+0x20e>
 80085f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085f8:	445a      	add	r2, fp
 80085fa:	9209      	str	r2, [sp, #36]	; 0x24
 80085fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008600:	2b00      	cmp	r3, #0
 8008602:	f000 80a2 	beq.w	800874a <_vfiprintf_r+0x20e>
 8008606:	2300      	movs	r3, #0
 8008608:	f04f 32ff 	mov.w	r2, #4294967295
 800860c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008610:	f10a 0a01 	add.w	sl, sl, #1
 8008614:	9304      	str	r3, [sp, #16]
 8008616:	9307      	str	r3, [sp, #28]
 8008618:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800861c:	931a      	str	r3, [sp, #104]	; 0x68
 800861e:	4654      	mov	r4, sl
 8008620:	2205      	movs	r2, #5
 8008622:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008626:	4858      	ldr	r0, [pc, #352]	; (8008788 <_vfiprintf_r+0x24c>)
 8008628:	f7f7 fde2 	bl	80001f0 <memchr>
 800862c:	9a04      	ldr	r2, [sp, #16]
 800862e:	b9d8      	cbnz	r0, 8008668 <_vfiprintf_r+0x12c>
 8008630:	06d1      	lsls	r1, r2, #27
 8008632:	bf44      	itt	mi
 8008634:	2320      	movmi	r3, #32
 8008636:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800863a:	0713      	lsls	r3, r2, #28
 800863c:	bf44      	itt	mi
 800863e:	232b      	movmi	r3, #43	; 0x2b
 8008640:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008644:	f89a 3000 	ldrb.w	r3, [sl]
 8008648:	2b2a      	cmp	r3, #42	; 0x2a
 800864a:	d015      	beq.n	8008678 <_vfiprintf_r+0x13c>
 800864c:	9a07      	ldr	r2, [sp, #28]
 800864e:	4654      	mov	r4, sl
 8008650:	2000      	movs	r0, #0
 8008652:	f04f 0c0a 	mov.w	ip, #10
 8008656:	4621      	mov	r1, r4
 8008658:	f811 3b01 	ldrb.w	r3, [r1], #1
 800865c:	3b30      	subs	r3, #48	; 0x30
 800865e:	2b09      	cmp	r3, #9
 8008660:	d94e      	bls.n	8008700 <_vfiprintf_r+0x1c4>
 8008662:	b1b0      	cbz	r0, 8008692 <_vfiprintf_r+0x156>
 8008664:	9207      	str	r2, [sp, #28]
 8008666:	e014      	b.n	8008692 <_vfiprintf_r+0x156>
 8008668:	eba0 0308 	sub.w	r3, r0, r8
 800866c:	fa09 f303 	lsl.w	r3, r9, r3
 8008670:	4313      	orrs	r3, r2
 8008672:	9304      	str	r3, [sp, #16]
 8008674:	46a2      	mov	sl, r4
 8008676:	e7d2      	b.n	800861e <_vfiprintf_r+0xe2>
 8008678:	9b03      	ldr	r3, [sp, #12]
 800867a:	1d19      	adds	r1, r3, #4
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	9103      	str	r1, [sp, #12]
 8008680:	2b00      	cmp	r3, #0
 8008682:	bfbb      	ittet	lt
 8008684:	425b      	neglt	r3, r3
 8008686:	f042 0202 	orrlt.w	r2, r2, #2
 800868a:	9307      	strge	r3, [sp, #28]
 800868c:	9307      	strlt	r3, [sp, #28]
 800868e:	bfb8      	it	lt
 8008690:	9204      	strlt	r2, [sp, #16]
 8008692:	7823      	ldrb	r3, [r4, #0]
 8008694:	2b2e      	cmp	r3, #46	; 0x2e
 8008696:	d10c      	bne.n	80086b2 <_vfiprintf_r+0x176>
 8008698:	7863      	ldrb	r3, [r4, #1]
 800869a:	2b2a      	cmp	r3, #42	; 0x2a
 800869c:	d135      	bne.n	800870a <_vfiprintf_r+0x1ce>
 800869e:	9b03      	ldr	r3, [sp, #12]
 80086a0:	1d1a      	adds	r2, r3, #4
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	9203      	str	r2, [sp, #12]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	bfb8      	it	lt
 80086aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80086ae:	3402      	adds	r4, #2
 80086b0:	9305      	str	r3, [sp, #20]
 80086b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008798 <_vfiprintf_r+0x25c>
 80086b6:	7821      	ldrb	r1, [r4, #0]
 80086b8:	2203      	movs	r2, #3
 80086ba:	4650      	mov	r0, sl
 80086bc:	f7f7 fd98 	bl	80001f0 <memchr>
 80086c0:	b140      	cbz	r0, 80086d4 <_vfiprintf_r+0x198>
 80086c2:	2340      	movs	r3, #64	; 0x40
 80086c4:	eba0 000a 	sub.w	r0, r0, sl
 80086c8:	fa03 f000 	lsl.w	r0, r3, r0
 80086cc:	9b04      	ldr	r3, [sp, #16]
 80086ce:	4303      	orrs	r3, r0
 80086d0:	3401      	adds	r4, #1
 80086d2:	9304      	str	r3, [sp, #16]
 80086d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086d8:	482c      	ldr	r0, [pc, #176]	; (800878c <_vfiprintf_r+0x250>)
 80086da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086de:	2206      	movs	r2, #6
 80086e0:	f7f7 fd86 	bl	80001f0 <memchr>
 80086e4:	2800      	cmp	r0, #0
 80086e6:	d03f      	beq.n	8008768 <_vfiprintf_r+0x22c>
 80086e8:	4b29      	ldr	r3, [pc, #164]	; (8008790 <_vfiprintf_r+0x254>)
 80086ea:	bb1b      	cbnz	r3, 8008734 <_vfiprintf_r+0x1f8>
 80086ec:	9b03      	ldr	r3, [sp, #12]
 80086ee:	3307      	adds	r3, #7
 80086f0:	f023 0307 	bic.w	r3, r3, #7
 80086f4:	3308      	adds	r3, #8
 80086f6:	9303      	str	r3, [sp, #12]
 80086f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086fa:	443b      	add	r3, r7
 80086fc:	9309      	str	r3, [sp, #36]	; 0x24
 80086fe:	e767      	b.n	80085d0 <_vfiprintf_r+0x94>
 8008700:	fb0c 3202 	mla	r2, ip, r2, r3
 8008704:	460c      	mov	r4, r1
 8008706:	2001      	movs	r0, #1
 8008708:	e7a5      	b.n	8008656 <_vfiprintf_r+0x11a>
 800870a:	2300      	movs	r3, #0
 800870c:	3401      	adds	r4, #1
 800870e:	9305      	str	r3, [sp, #20]
 8008710:	4619      	mov	r1, r3
 8008712:	f04f 0c0a 	mov.w	ip, #10
 8008716:	4620      	mov	r0, r4
 8008718:	f810 2b01 	ldrb.w	r2, [r0], #1
 800871c:	3a30      	subs	r2, #48	; 0x30
 800871e:	2a09      	cmp	r2, #9
 8008720:	d903      	bls.n	800872a <_vfiprintf_r+0x1ee>
 8008722:	2b00      	cmp	r3, #0
 8008724:	d0c5      	beq.n	80086b2 <_vfiprintf_r+0x176>
 8008726:	9105      	str	r1, [sp, #20]
 8008728:	e7c3      	b.n	80086b2 <_vfiprintf_r+0x176>
 800872a:	fb0c 2101 	mla	r1, ip, r1, r2
 800872e:	4604      	mov	r4, r0
 8008730:	2301      	movs	r3, #1
 8008732:	e7f0      	b.n	8008716 <_vfiprintf_r+0x1da>
 8008734:	ab03      	add	r3, sp, #12
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	462a      	mov	r2, r5
 800873a:	4b16      	ldr	r3, [pc, #88]	; (8008794 <_vfiprintf_r+0x258>)
 800873c:	a904      	add	r1, sp, #16
 800873e:	4630      	mov	r0, r6
 8008740:	f7fd fe80 	bl	8006444 <_printf_float>
 8008744:	4607      	mov	r7, r0
 8008746:	1c78      	adds	r0, r7, #1
 8008748:	d1d6      	bne.n	80086f8 <_vfiprintf_r+0x1bc>
 800874a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800874c:	07d9      	lsls	r1, r3, #31
 800874e:	d405      	bmi.n	800875c <_vfiprintf_r+0x220>
 8008750:	89ab      	ldrh	r3, [r5, #12]
 8008752:	059a      	lsls	r2, r3, #22
 8008754:	d402      	bmi.n	800875c <_vfiprintf_r+0x220>
 8008756:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008758:	f7ff fe6a 	bl	8008430 <__retarget_lock_release_recursive>
 800875c:	89ab      	ldrh	r3, [r5, #12]
 800875e:	065b      	lsls	r3, r3, #25
 8008760:	f53f af12 	bmi.w	8008588 <_vfiprintf_r+0x4c>
 8008764:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008766:	e711      	b.n	800858c <_vfiprintf_r+0x50>
 8008768:	ab03      	add	r3, sp, #12
 800876a:	9300      	str	r3, [sp, #0]
 800876c:	462a      	mov	r2, r5
 800876e:	4b09      	ldr	r3, [pc, #36]	; (8008794 <_vfiprintf_r+0x258>)
 8008770:	a904      	add	r1, sp, #16
 8008772:	4630      	mov	r0, r6
 8008774:	f7fe f90a 	bl	800698c <_printf_i>
 8008778:	e7e4      	b.n	8008744 <_vfiprintf_r+0x208>
 800877a:	bf00      	nop
 800877c:	08009a84 	.word	0x08009a84
 8008780:	08009aa4 	.word	0x08009aa4
 8008784:	08009a64 	.word	0x08009a64
 8008788:	0800990c 	.word	0x0800990c
 800878c:	08009916 	.word	0x08009916
 8008790:	08006445 	.word	0x08006445
 8008794:	08008517 	.word	0x08008517
 8008798:	08009912 	.word	0x08009912

0800879c <__swbuf_r>:
 800879c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800879e:	460e      	mov	r6, r1
 80087a0:	4614      	mov	r4, r2
 80087a2:	4605      	mov	r5, r0
 80087a4:	b118      	cbz	r0, 80087ae <__swbuf_r+0x12>
 80087a6:	6983      	ldr	r3, [r0, #24]
 80087a8:	b90b      	cbnz	r3, 80087ae <__swbuf_r+0x12>
 80087aa:	f000 f9e7 	bl	8008b7c <__sinit>
 80087ae:	4b21      	ldr	r3, [pc, #132]	; (8008834 <__swbuf_r+0x98>)
 80087b0:	429c      	cmp	r4, r3
 80087b2:	d12b      	bne.n	800880c <__swbuf_r+0x70>
 80087b4:	686c      	ldr	r4, [r5, #4]
 80087b6:	69a3      	ldr	r3, [r4, #24]
 80087b8:	60a3      	str	r3, [r4, #8]
 80087ba:	89a3      	ldrh	r3, [r4, #12]
 80087bc:	071a      	lsls	r2, r3, #28
 80087be:	d52f      	bpl.n	8008820 <__swbuf_r+0x84>
 80087c0:	6923      	ldr	r3, [r4, #16]
 80087c2:	b36b      	cbz	r3, 8008820 <__swbuf_r+0x84>
 80087c4:	6923      	ldr	r3, [r4, #16]
 80087c6:	6820      	ldr	r0, [r4, #0]
 80087c8:	1ac0      	subs	r0, r0, r3
 80087ca:	6963      	ldr	r3, [r4, #20]
 80087cc:	b2f6      	uxtb	r6, r6
 80087ce:	4283      	cmp	r3, r0
 80087d0:	4637      	mov	r7, r6
 80087d2:	dc04      	bgt.n	80087de <__swbuf_r+0x42>
 80087d4:	4621      	mov	r1, r4
 80087d6:	4628      	mov	r0, r5
 80087d8:	f000 f93c 	bl	8008a54 <_fflush_r>
 80087dc:	bb30      	cbnz	r0, 800882c <__swbuf_r+0x90>
 80087de:	68a3      	ldr	r3, [r4, #8]
 80087e0:	3b01      	subs	r3, #1
 80087e2:	60a3      	str	r3, [r4, #8]
 80087e4:	6823      	ldr	r3, [r4, #0]
 80087e6:	1c5a      	adds	r2, r3, #1
 80087e8:	6022      	str	r2, [r4, #0]
 80087ea:	701e      	strb	r6, [r3, #0]
 80087ec:	6963      	ldr	r3, [r4, #20]
 80087ee:	3001      	adds	r0, #1
 80087f0:	4283      	cmp	r3, r0
 80087f2:	d004      	beq.n	80087fe <__swbuf_r+0x62>
 80087f4:	89a3      	ldrh	r3, [r4, #12]
 80087f6:	07db      	lsls	r3, r3, #31
 80087f8:	d506      	bpl.n	8008808 <__swbuf_r+0x6c>
 80087fa:	2e0a      	cmp	r6, #10
 80087fc:	d104      	bne.n	8008808 <__swbuf_r+0x6c>
 80087fe:	4621      	mov	r1, r4
 8008800:	4628      	mov	r0, r5
 8008802:	f000 f927 	bl	8008a54 <_fflush_r>
 8008806:	b988      	cbnz	r0, 800882c <__swbuf_r+0x90>
 8008808:	4638      	mov	r0, r7
 800880a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800880c:	4b0a      	ldr	r3, [pc, #40]	; (8008838 <__swbuf_r+0x9c>)
 800880e:	429c      	cmp	r4, r3
 8008810:	d101      	bne.n	8008816 <__swbuf_r+0x7a>
 8008812:	68ac      	ldr	r4, [r5, #8]
 8008814:	e7cf      	b.n	80087b6 <__swbuf_r+0x1a>
 8008816:	4b09      	ldr	r3, [pc, #36]	; (800883c <__swbuf_r+0xa0>)
 8008818:	429c      	cmp	r4, r3
 800881a:	bf08      	it	eq
 800881c:	68ec      	ldreq	r4, [r5, #12]
 800881e:	e7ca      	b.n	80087b6 <__swbuf_r+0x1a>
 8008820:	4621      	mov	r1, r4
 8008822:	4628      	mov	r0, r5
 8008824:	f000 f81a 	bl	800885c <__swsetup_r>
 8008828:	2800      	cmp	r0, #0
 800882a:	d0cb      	beq.n	80087c4 <__swbuf_r+0x28>
 800882c:	f04f 37ff 	mov.w	r7, #4294967295
 8008830:	e7ea      	b.n	8008808 <__swbuf_r+0x6c>
 8008832:	bf00      	nop
 8008834:	08009a84 	.word	0x08009a84
 8008838:	08009aa4 	.word	0x08009aa4
 800883c:	08009a64 	.word	0x08009a64

08008840 <__ascii_wctomb>:
 8008840:	b149      	cbz	r1, 8008856 <__ascii_wctomb+0x16>
 8008842:	2aff      	cmp	r2, #255	; 0xff
 8008844:	bf85      	ittet	hi
 8008846:	238a      	movhi	r3, #138	; 0x8a
 8008848:	6003      	strhi	r3, [r0, #0]
 800884a:	700a      	strbls	r2, [r1, #0]
 800884c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008850:	bf98      	it	ls
 8008852:	2001      	movls	r0, #1
 8008854:	4770      	bx	lr
 8008856:	4608      	mov	r0, r1
 8008858:	4770      	bx	lr
	...

0800885c <__swsetup_r>:
 800885c:	4b32      	ldr	r3, [pc, #200]	; (8008928 <__swsetup_r+0xcc>)
 800885e:	b570      	push	{r4, r5, r6, lr}
 8008860:	681d      	ldr	r5, [r3, #0]
 8008862:	4606      	mov	r6, r0
 8008864:	460c      	mov	r4, r1
 8008866:	b125      	cbz	r5, 8008872 <__swsetup_r+0x16>
 8008868:	69ab      	ldr	r3, [r5, #24]
 800886a:	b913      	cbnz	r3, 8008872 <__swsetup_r+0x16>
 800886c:	4628      	mov	r0, r5
 800886e:	f000 f985 	bl	8008b7c <__sinit>
 8008872:	4b2e      	ldr	r3, [pc, #184]	; (800892c <__swsetup_r+0xd0>)
 8008874:	429c      	cmp	r4, r3
 8008876:	d10f      	bne.n	8008898 <__swsetup_r+0x3c>
 8008878:	686c      	ldr	r4, [r5, #4]
 800887a:	89a3      	ldrh	r3, [r4, #12]
 800887c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008880:	0719      	lsls	r1, r3, #28
 8008882:	d42c      	bmi.n	80088de <__swsetup_r+0x82>
 8008884:	06dd      	lsls	r5, r3, #27
 8008886:	d411      	bmi.n	80088ac <__swsetup_r+0x50>
 8008888:	2309      	movs	r3, #9
 800888a:	6033      	str	r3, [r6, #0]
 800888c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008890:	81a3      	strh	r3, [r4, #12]
 8008892:	f04f 30ff 	mov.w	r0, #4294967295
 8008896:	e03e      	b.n	8008916 <__swsetup_r+0xba>
 8008898:	4b25      	ldr	r3, [pc, #148]	; (8008930 <__swsetup_r+0xd4>)
 800889a:	429c      	cmp	r4, r3
 800889c:	d101      	bne.n	80088a2 <__swsetup_r+0x46>
 800889e:	68ac      	ldr	r4, [r5, #8]
 80088a0:	e7eb      	b.n	800887a <__swsetup_r+0x1e>
 80088a2:	4b24      	ldr	r3, [pc, #144]	; (8008934 <__swsetup_r+0xd8>)
 80088a4:	429c      	cmp	r4, r3
 80088a6:	bf08      	it	eq
 80088a8:	68ec      	ldreq	r4, [r5, #12]
 80088aa:	e7e6      	b.n	800887a <__swsetup_r+0x1e>
 80088ac:	0758      	lsls	r0, r3, #29
 80088ae:	d512      	bpl.n	80088d6 <__swsetup_r+0x7a>
 80088b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088b2:	b141      	cbz	r1, 80088c6 <__swsetup_r+0x6a>
 80088b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088b8:	4299      	cmp	r1, r3
 80088ba:	d002      	beq.n	80088c2 <__swsetup_r+0x66>
 80088bc:	4630      	mov	r0, r6
 80088be:	f7fd fc41 	bl	8006144 <_free_r>
 80088c2:	2300      	movs	r3, #0
 80088c4:	6363      	str	r3, [r4, #52]	; 0x34
 80088c6:	89a3      	ldrh	r3, [r4, #12]
 80088c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80088cc:	81a3      	strh	r3, [r4, #12]
 80088ce:	2300      	movs	r3, #0
 80088d0:	6063      	str	r3, [r4, #4]
 80088d2:	6923      	ldr	r3, [r4, #16]
 80088d4:	6023      	str	r3, [r4, #0]
 80088d6:	89a3      	ldrh	r3, [r4, #12]
 80088d8:	f043 0308 	orr.w	r3, r3, #8
 80088dc:	81a3      	strh	r3, [r4, #12]
 80088de:	6923      	ldr	r3, [r4, #16]
 80088e0:	b94b      	cbnz	r3, 80088f6 <__swsetup_r+0x9a>
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80088e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088ec:	d003      	beq.n	80088f6 <__swsetup_r+0x9a>
 80088ee:	4621      	mov	r1, r4
 80088f0:	4630      	mov	r0, r6
 80088f2:	f000 fa05 	bl	8008d00 <__smakebuf_r>
 80088f6:	89a0      	ldrh	r0, [r4, #12]
 80088f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088fc:	f010 0301 	ands.w	r3, r0, #1
 8008900:	d00a      	beq.n	8008918 <__swsetup_r+0xbc>
 8008902:	2300      	movs	r3, #0
 8008904:	60a3      	str	r3, [r4, #8]
 8008906:	6963      	ldr	r3, [r4, #20]
 8008908:	425b      	negs	r3, r3
 800890a:	61a3      	str	r3, [r4, #24]
 800890c:	6923      	ldr	r3, [r4, #16]
 800890e:	b943      	cbnz	r3, 8008922 <__swsetup_r+0xc6>
 8008910:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008914:	d1ba      	bne.n	800888c <__swsetup_r+0x30>
 8008916:	bd70      	pop	{r4, r5, r6, pc}
 8008918:	0781      	lsls	r1, r0, #30
 800891a:	bf58      	it	pl
 800891c:	6963      	ldrpl	r3, [r4, #20]
 800891e:	60a3      	str	r3, [r4, #8]
 8008920:	e7f4      	b.n	800890c <__swsetup_r+0xb0>
 8008922:	2000      	movs	r0, #0
 8008924:	e7f7      	b.n	8008916 <__swsetup_r+0xba>
 8008926:	bf00      	nop
 8008928:	20000050 	.word	0x20000050
 800892c:	08009a84 	.word	0x08009a84
 8008930:	08009aa4 	.word	0x08009aa4
 8008934:	08009a64 	.word	0x08009a64

08008938 <abort>:
 8008938:	b508      	push	{r3, lr}
 800893a:	2006      	movs	r0, #6
 800893c:	f000 fa50 	bl	8008de0 <raise>
 8008940:	2001      	movs	r0, #1
 8008942:	f7f8 ff2b 	bl	800179c <_exit>
	...

08008948 <__sflush_r>:
 8008948:	898a      	ldrh	r2, [r1, #12]
 800894a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800894e:	4605      	mov	r5, r0
 8008950:	0710      	lsls	r0, r2, #28
 8008952:	460c      	mov	r4, r1
 8008954:	d458      	bmi.n	8008a08 <__sflush_r+0xc0>
 8008956:	684b      	ldr	r3, [r1, #4]
 8008958:	2b00      	cmp	r3, #0
 800895a:	dc05      	bgt.n	8008968 <__sflush_r+0x20>
 800895c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800895e:	2b00      	cmp	r3, #0
 8008960:	dc02      	bgt.n	8008968 <__sflush_r+0x20>
 8008962:	2000      	movs	r0, #0
 8008964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008968:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800896a:	2e00      	cmp	r6, #0
 800896c:	d0f9      	beq.n	8008962 <__sflush_r+0x1a>
 800896e:	2300      	movs	r3, #0
 8008970:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008974:	682f      	ldr	r7, [r5, #0]
 8008976:	602b      	str	r3, [r5, #0]
 8008978:	d032      	beq.n	80089e0 <__sflush_r+0x98>
 800897a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800897c:	89a3      	ldrh	r3, [r4, #12]
 800897e:	075a      	lsls	r2, r3, #29
 8008980:	d505      	bpl.n	800898e <__sflush_r+0x46>
 8008982:	6863      	ldr	r3, [r4, #4]
 8008984:	1ac0      	subs	r0, r0, r3
 8008986:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008988:	b10b      	cbz	r3, 800898e <__sflush_r+0x46>
 800898a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800898c:	1ac0      	subs	r0, r0, r3
 800898e:	2300      	movs	r3, #0
 8008990:	4602      	mov	r2, r0
 8008992:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008994:	6a21      	ldr	r1, [r4, #32]
 8008996:	4628      	mov	r0, r5
 8008998:	47b0      	blx	r6
 800899a:	1c43      	adds	r3, r0, #1
 800899c:	89a3      	ldrh	r3, [r4, #12]
 800899e:	d106      	bne.n	80089ae <__sflush_r+0x66>
 80089a0:	6829      	ldr	r1, [r5, #0]
 80089a2:	291d      	cmp	r1, #29
 80089a4:	d82c      	bhi.n	8008a00 <__sflush_r+0xb8>
 80089a6:	4a2a      	ldr	r2, [pc, #168]	; (8008a50 <__sflush_r+0x108>)
 80089a8:	40ca      	lsrs	r2, r1
 80089aa:	07d6      	lsls	r6, r2, #31
 80089ac:	d528      	bpl.n	8008a00 <__sflush_r+0xb8>
 80089ae:	2200      	movs	r2, #0
 80089b0:	6062      	str	r2, [r4, #4]
 80089b2:	04d9      	lsls	r1, r3, #19
 80089b4:	6922      	ldr	r2, [r4, #16]
 80089b6:	6022      	str	r2, [r4, #0]
 80089b8:	d504      	bpl.n	80089c4 <__sflush_r+0x7c>
 80089ba:	1c42      	adds	r2, r0, #1
 80089bc:	d101      	bne.n	80089c2 <__sflush_r+0x7a>
 80089be:	682b      	ldr	r3, [r5, #0]
 80089c0:	b903      	cbnz	r3, 80089c4 <__sflush_r+0x7c>
 80089c2:	6560      	str	r0, [r4, #84]	; 0x54
 80089c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089c6:	602f      	str	r7, [r5, #0]
 80089c8:	2900      	cmp	r1, #0
 80089ca:	d0ca      	beq.n	8008962 <__sflush_r+0x1a>
 80089cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089d0:	4299      	cmp	r1, r3
 80089d2:	d002      	beq.n	80089da <__sflush_r+0x92>
 80089d4:	4628      	mov	r0, r5
 80089d6:	f7fd fbb5 	bl	8006144 <_free_r>
 80089da:	2000      	movs	r0, #0
 80089dc:	6360      	str	r0, [r4, #52]	; 0x34
 80089de:	e7c1      	b.n	8008964 <__sflush_r+0x1c>
 80089e0:	6a21      	ldr	r1, [r4, #32]
 80089e2:	2301      	movs	r3, #1
 80089e4:	4628      	mov	r0, r5
 80089e6:	47b0      	blx	r6
 80089e8:	1c41      	adds	r1, r0, #1
 80089ea:	d1c7      	bne.n	800897c <__sflush_r+0x34>
 80089ec:	682b      	ldr	r3, [r5, #0]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d0c4      	beq.n	800897c <__sflush_r+0x34>
 80089f2:	2b1d      	cmp	r3, #29
 80089f4:	d001      	beq.n	80089fa <__sflush_r+0xb2>
 80089f6:	2b16      	cmp	r3, #22
 80089f8:	d101      	bne.n	80089fe <__sflush_r+0xb6>
 80089fa:	602f      	str	r7, [r5, #0]
 80089fc:	e7b1      	b.n	8008962 <__sflush_r+0x1a>
 80089fe:	89a3      	ldrh	r3, [r4, #12]
 8008a00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a04:	81a3      	strh	r3, [r4, #12]
 8008a06:	e7ad      	b.n	8008964 <__sflush_r+0x1c>
 8008a08:	690f      	ldr	r7, [r1, #16]
 8008a0a:	2f00      	cmp	r7, #0
 8008a0c:	d0a9      	beq.n	8008962 <__sflush_r+0x1a>
 8008a0e:	0793      	lsls	r3, r2, #30
 8008a10:	680e      	ldr	r6, [r1, #0]
 8008a12:	bf08      	it	eq
 8008a14:	694b      	ldreq	r3, [r1, #20]
 8008a16:	600f      	str	r7, [r1, #0]
 8008a18:	bf18      	it	ne
 8008a1a:	2300      	movne	r3, #0
 8008a1c:	eba6 0807 	sub.w	r8, r6, r7
 8008a20:	608b      	str	r3, [r1, #8]
 8008a22:	f1b8 0f00 	cmp.w	r8, #0
 8008a26:	dd9c      	ble.n	8008962 <__sflush_r+0x1a>
 8008a28:	6a21      	ldr	r1, [r4, #32]
 8008a2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a2c:	4643      	mov	r3, r8
 8008a2e:	463a      	mov	r2, r7
 8008a30:	4628      	mov	r0, r5
 8008a32:	47b0      	blx	r6
 8008a34:	2800      	cmp	r0, #0
 8008a36:	dc06      	bgt.n	8008a46 <__sflush_r+0xfe>
 8008a38:	89a3      	ldrh	r3, [r4, #12]
 8008a3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a3e:	81a3      	strh	r3, [r4, #12]
 8008a40:	f04f 30ff 	mov.w	r0, #4294967295
 8008a44:	e78e      	b.n	8008964 <__sflush_r+0x1c>
 8008a46:	4407      	add	r7, r0
 8008a48:	eba8 0800 	sub.w	r8, r8, r0
 8008a4c:	e7e9      	b.n	8008a22 <__sflush_r+0xda>
 8008a4e:	bf00      	nop
 8008a50:	20400001 	.word	0x20400001

08008a54 <_fflush_r>:
 8008a54:	b538      	push	{r3, r4, r5, lr}
 8008a56:	690b      	ldr	r3, [r1, #16]
 8008a58:	4605      	mov	r5, r0
 8008a5a:	460c      	mov	r4, r1
 8008a5c:	b913      	cbnz	r3, 8008a64 <_fflush_r+0x10>
 8008a5e:	2500      	movs	r5, #0
 8008a60:	4628      	mov	r0, r5
 8008a62:	bd38      	pop	{r3, r4, r5, pc}
 8008a64:	b118      	cbz	r0, 8008a6e <_fflush_r+0x1a>
 8008a66:	6983      	ldr	r3, [r0, #24]
 8008a68:	b90b      	cbnz	r3, 8008a6e <_fflush_r+0x1a>
 8008a6a:	f000 f887 	bl	8008b7c <__sinit>
 8008a6e:	4b14      	ldr	r3, [pc, #80]	; (8008ac0 <_fflush_r+0x6c>)
 8008a70:	429c      	cmp	r4, r3
 8008a72:	d11b      	bne.n	8008aac <_fflush_r+0x58>
 8008a74:	686c      	ldr	r4, [r5, #4]
 8008a76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d0ef      	beq.n	8008a5e <_fflush_r+0xa>
 8008a7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a80:	07d0      	lsls	r0, r2, #31
 8008a82:	d404      	bmi.n	8008a8e <_fflush_r+0x3a>
 8008a84:	0599      	lsls	r1, r3, #22
 8008a86:	d402      	bmi.n	8008a8e <_fflush_r+0x3a>
 8008a88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a8a:	f7ff fcd0 	bl	800842e <__retarget_lock_acquire_recursive>
 8008a8e:	4628      	mov	r0, r5
 8008a90:	4621      	mov	r1, r4
 8008a92:	f7ff ff59 	bl	8008948 <__sflush_r>
 8008a96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a98:	07da      	lsls	r2, r3, #31
 8008a9a:	4605      	mov	r5, r0
 8008a9c:	d4e0      	bmi.n	8008a60 <_fflush_r+0xc>
 8008a9e:	89a3      	ldrh	r3, [r4, #12]
 8008aa0:	059b      	lsls	r3, r3, #22
 8008aa2:	d4dd      	bmi.n	8008a60 <_fflush_r+0xc>
 8008aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aa6:	f7ff fcc3 	bl	8008430 <__retarget_lock_release_recursive>
 8008aaa:	e7d9      	b.n	8008a60 <_fflush_r+0xc>
 8008aac:	4b05      	ldr	r3, [pc, #20]	; (8008ac4 <_fflush_r+0x70>)
 8008aae:	429c      	cmp	r4, r3
 8008ab0:	d101      	bne.n	8008ab6 <_fflush_r+0x62>
 8008ab2:	68ac      	ldr	r4, [r5, #8]
 8008ab4:	e7df      	b.n	8008a76 <_fflush_r+0x22>
 8008ab6:	4b04      	ldr	r3, [pc, #16]	; (8008ac8 <_fflush_r+0x74>)
 8008ab8:	429c      	cmp	r4, r3
 8008aba:	bf08      	it	eq
 8008abc:	68ec      	ldreq	r4, [r5, #12]
 8008abe:	e7da      	b.n	8008a76 <_fflush_r+0x22>
 8008ac0:	08009a84 	.word	0x08009a84
 8008ac4:	08009aa4 	.word	0x08009aa4
 8008ac8:	08009a64 	.word	0x08009a64

08008acc <std>:
 8008acc:	2300      	movs	r3, #0
 8008ace:	b510      	push	{r4, lr}
 8008ad0:	4604      	mov	r4, r0
 8008ad2:	e9c0 3300 	strd	r3, r3, [r0]
 8008ad6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ada:	6083      	str	r3, [r0, #8]
 8008adc:	8181      	strh	r1, [r0, #12]
 8008ade:	6643      	str	r3, [r0, #100]	; 0x64
 8008ae0:	81c2      	strh	r2, [r0, #14]
 8008ae2:	6183      	str	r3, [r0, #24]
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	2208      	movs	r2, #8
 8008ae8:	305c      	adds	r0, #92	; 0x5c
 8008aea:	f7fd fb23 	bl	8006134 <memset>
 8008aee:	4b05      	ldr	r3, [pc, #20]	; (8008b04 <std+0x38>)
 8008af0:	6263      	str	r3, [r4, #36]	; 0x24
 8008af2:	4b05      	ldr	r3, [pc, #20]	; (8008b08 <std+0x3c>)
 8008af4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008af6:	4b05      	ldr	r3, [pc, #20]	; (8008b0c <std+0x40>)
 8008af8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008afa:	4b05      	ldr	r3, [pc, #20]	; (8008b10 <std+0x44>)
 8008afc:	6224      	str	r4, [r4, #32]
 8008afe:	6323      	str	r3, [r4, #48]	; 0x30
 8008b00:	bd10      	pop	{r4, pc}
 8008b02:	bf00      	nop
 8008b04:	08008e19 	.word	0x08008e19
 8008b08:	08008e3b 	.word	0x08008e3b
 8008b0c:	08008e73 	.word	0x08008e73
 8008b10:	08008e97 	.word	0x08008e97

08008b14 <_cleanup_r>:
 8008b14:	4901      	ldr	r1, [pc, #4]	; (8008b1c <_cleanup_r+0x8>)
 8008b16:	f000 b8af 	b.w	8008c78 <_fwalk_reent>
 8008b1a:	bf00      	nop
 8008b1c:	08008a55 	.word	0x08008a55

08008b20 <__sfmoreglue>:
 8008b20:	b570      	push	{r4, r5, r6, lr}
 8008b22:	2268      	movs	r2, #104	; 0x68
 8008b24:	1e4d      	subs	r5, r1, #1
 8008b26:	4355      	muls	r5, r2
 8008b28:	460e      	mov	r6, r1
 8008b2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008b2e:	f7fd fb75 	bl	800621c <_malloc_r>
 8008b32:	4604      	mov	r4, r0
 8008b34:	b140      	cbz	r0, 8008b48 <__sfmoreglue+0x28>
 8008b36:	2100      	movs	r1, #0
 8008b38:	e9c0 1600 	strd	r1, r6, [r0]
 8008b3c:	300c      	adds	r0, #12
 8008b3e:	60a0      	str	r0, [r4, #8]
 8008b40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008b44:	f7fd faf6 	bl	8006134 <memset>
 8008b48:	4620      	mov	r0, r4
 8008b4a:	bd70      	pop	{r4, r5, r6, pc}

08008b4c <__sfp_lock_acquire>:
 8008b4c:	4801      	ldr	r0, [pc, #4]	; (8008b54 <__sfp_lock_acquire+0x8>)
 8008b4e:	f7ff bc6e 	b.w	800842e <__retarget_lock_acquire_recursive>
 8008b52:	bf00      	nop
 8008b54:	200004fd 	.word	0x200004fd

08008b58 <__sfp_lock_release>:
 8008b58:	4801      	ldr	r0, [pc, #4]	; (8008b60 <__sfp_lock_release+0x8>)
 8008b5a:	f7ff bc69 	b.w	8008430 <__retarget_lock_release_recursive>
 8008b5e:	bf00      	nop
 8008b60:	200004fd 	.word	0x200004fd

08008b64 <__sinit_lock_acquire>:
 8008b64:	4801      	ldr	r0, [pc, #4]	; (8008b6c <__sinit_lock_acquire+0x8>)
 8008b66:	f7ff bc62 	b.w	800842e <__retarget_lock_acquire_recursive>
 8008b6a:	bf00      	nop
 8008b6c:	200004fe 	.word	0x200004fe

08008b70 <__sinit_lock_release>:
 8008b70:	4801      	ldr	r0, [pc, #4]	; (8008b78 <__sinit_lock_release+0x8>)
 8008b72:	f7ff bc5d 	b.w	8008430 <__retarget_lock_release_recursive>
 8008b76:	bf00      	nop
 8008b78:	200004fe 	.word	0x200004fe

08008b7c <__sinit>:
 8008b7c:	b510      	push	{r4, lr}
 8008b7e:	4604      	mov	r4, r0
 8008b80:	f7ff fff0 	bl	8008b64 <__sinit_lock_acquire>
 8008b84:	69a3      	ldr	r3, [r4, #24]
 8008b86:	b11b      	cbz	r3, 8008b90 <__sinit+0x14>
 8008b88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b8c:	f7ff bff0 	b.w	8008b70 <__sinit_lock_release>
 8008b90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008b94:	6523      	str	r3, [r4, #80]	; 0x50
 8008b96:	4b13      	ldr	r3, [pc, #76]	; (8008be4 <__sinit+0x68>)
 8008b98:	4a13      	ldr	r2, [pc, #76]	; (8008be8 <__sinit+0x6c>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008b9e:	42a3      	cmp	r3, r4
 8008ba0:	bf04      	itt	eq
 8008ba2:	2301      	moveq	r3, #1
 8008ba4:	61a3      	streq	r3, [r4, #24]
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	f000 f820 	bl	8008bec <__sfp>
 8008bac:	6060      	str	r0, [r4, #4]
 8008bae:	4620      	mov	r0, r4
 8008bb0:	f000 f81c 	bl	8008bec <__sfp>
 8008bb4:	60a0      	str	r0, [r4, #8]
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	f000 f818 	bl	8008bec <__sfp>
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	60e0      	str	r0, [r4, #12]
 8008bc0:	2104      	movs	r1, #4
 8008bc2:	6860      	ldr	r0, [r4, #4]
 8008bc4:	f7ff ff82 	bl	8008acc <std>
 8008bc8:	68a0      	ldr	r0, [r4, #8]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	2109      	movs	r1, #9
 8008bce:	f7ff ff7d 	bl	8008acc <std>
 8008bd2:	68e0      	ldr	r0, [r4, #12]
 8008bd4:	2202      	movs	r2, #2
 8008bd6:	2112      	movs	r1, #18
 8008bd8:	f7ff ff78 	bl	8008acc <std>
 8008bdc:	2301      	movs	r3, #1
 8008bde:	61a3      	str	r3, [r4, #24]
 8008be0:	e7d2      	b.n	8008b88 <__sinit+0xc>
 8008be2:	bf00      	nop
 8008be4:	080096ec 	.word	0x080096ec
 8008be8:	08008b15 	.word	0x08008b15

08008bec <__sfp>:
 8008bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bee:	4607      	mov	r7, r0
 8008bf0:	f7ff ffac 	bl	8008b4c <__sfp_lock_acquire>
 8008bf4:	4b1e      	ldr	r3, [pc, #120]	; (8008c70 <__sfp+0x84>)
 8008bf6:	681e      	ldr	r6, [r3, #0]
 8008bf8:	69b3      	ldr	r3, [r6, #24]
 8008bfa:	b913      	cbnz	r3, 8008c02 <__sfp+0x16>
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	f7ff ffbd 	bl	8008b7c <__sinit>
 8008c02:	3648      	adds	r6, #72	; 0x48
 8008c04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c08:	3b01      	subs	r3, #1
 8008c0a:	d503      	bpl.n	8008c14 <__sfp+0x28>
 8008c0c:	6833      	ldr	r3, [r6, #0]
 8008c0e:	b30b      	cbz	r3, 8008c54 <__sfp+0x68>
 8008c10:	6836      	ldr	r6, [r6, #0]
 8008c12:	e7f7      	b.n	8008c04 <__sfp+0x18>
 8008c14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c18:	b9d5      	cbnz	r5, 8008c50 <__sfp+0x64>
 8008c1a:	4b16      	ldr	r3, [pc, #88]	; (8008c74 <__sfp+0x88>)
 8008c1c:	60e3      	str	r3, [r4, #12]
 8008c1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c22:	6665      	str	r5, [r4, #100]	; 0x64
 8008c24:	f7ff fc02 	bl	800842c <__retarget_lock_init_recursive>
 8008c28:	f7ff ff96 	bl	8008b58 <__sfp_lock_release>
 8008c2c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008c30:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008c34:	6025      	str	r5, [r4, #0]
 8008c36:	61a5      	str	r5, [r4, #24]
 8008c38:	2208      	movs	r2, #8
 8008c3a:	4629      	mov	r1, r5
 8008c3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008c40:	f7fd fa78 	bl	8006134 <memset>
 8008c44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008c48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c50:	3468      	adds	r4, #104	; 0x68
 8008c52:	e7d9      	b.n	8008c08 <__sfp+0x1c>
 8008c54:	2104      	movs	r1, #4
 8008c56:	4638      	mov	r0, r7
 8008c58:	f7ff ff62 	bl	8008b20 <__sfmoreglue>
 8008c5c:	4604      	mov	r4, r0
 8008c5e:	6030      	str	r0, [r6, #0]
 8008c60:	2800      	cmp	r0, #0
 8008c62:	d1d5      	bne.n	8008c10 <__sfp+0x24>
 8008c64:	f7ff ff78 	bl	8008b58 <__sfp_lock_release>
 8008c68:	230c      	movs	r3, #12
 8008c6a:	603b      	str	r3, [r7, #0]
 8008c6c:	e7ee      	b.n	8008c4c <__sfp+0x60>
 8008c6e:	bf00      	nop
 8008c70:	080096ec 	.word	0x080096ec
 8008c74:	ffff0001 	.word	0xffff0001

08008c78 <_fwalk_reent>:
 8008c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	4688      	mov	r8, r1
 8008c80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008c84:	2700      	movs	r7, #0
 8008c86:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c8a:	f1b9 0901 	subs.w	r9, r9, #1
 8008c8e:	d505      	bpl.n	8008c9c <_fwalk_reent+0x24>
 8008c90:	6824      	ldr	r4, [r4, #0]
 8008c92:	2c00      	cmp	r4, #0
 8008c94:	d1f7      	bne.n	8008c86 <_fwalk_reent+0xe>
 8008c96:	4638      	mov	r0, r7
 8008c98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c9c:	89ab      	ldrh	r3, [r5, #12]
 8008c9e:	2b01      	cmp	r3, #1
 8008ca0:	d907      	bls.n	8008cb2 <_fwalk_reent+0x3a>
 8008ca2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ca6:	3301      	adds	r3, #1
 8008ca8:	d003      	beq.n	8008cb2 <_fwalk_reent+0x3a>
 8008caa:	4629      	mov	r1, r5
 8008cac:	4630      	mov	r0, r6
 8008cae:	47c0      	blx	r8
 8008cb0:	4307      	orrs	r7, r0
 8008cb2:	3568      	adds	r5, #104	; 0x68
 8008cb4:	e7e9      	b.n	8008c8a <_fwalk_reent+0x12>

08008cb6 <__swhatbuf_r>:
 8008cb6:	b570      	push	{r4, r5, r6, lr}
 8008cb8:	460e      	mov	r6, r1
 8008cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cbe:	2900      	cmp	r1, #0
 8008cc0:	b096      	sub	sp, #88	; 0x58
 8008cc2:	4614      	mov	r4, r2
 8008cc4:	461d      	mov	r5, r3
 8008cc6:	da08      	bge.n	8008cda <__swhatbuf_r+0x24>
 8008cc8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	602a      	str	r2, [r5, #0]
 8008cd0:	061a      	lsls	r2, r3, #24
 8008cd2:	d410      	bmi.n	8008cf6 <__swhatbuf_r+0x40>
 8008cd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cd8:	e00e      	b.n	8008cf8 <__swhatbuf_r+0x42>
 8008cda:	466a      	mov	r2, sp
 8008cdc:	f000 f902 	bl	8008ee4 <_fstat_r>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	dbf1      	blt.n	8008cc8 <__swhatbuf_r+0x12>
 8008ce4:	9a01      	ldr	r2, [sp, #4]
 8008ce6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008cea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008cee:	425a      	negs	r2, r3
 8008cf0:	415a      	adcs	r2, r3
 8008cf2:	602a      	str	r2, [r5, #0]
 8008cf4:	e7ee      	b.n	8008cd4 <__swhatbuf_r+0x1e>
 8008cf6:	2340      	movs	r3, #64	; 0x40
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	6023      	str	r3, [r4, #0]
 8008cfc:	b016      	add	sp, #88	; 0x58
 8008cfe:	bd70      	pop	{r4, r5, r6, pc}

08008d00 <__smakebuf_r>:
 8008d00:	898b      	ldrh	r3, [r1, #12]
 8008d02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d04:	079d      	lsls	r5, r3, #30
 8008d06:	4606      	mov	r6, r0
 8008d08:	460c      	mov	r4, r1
 8008d0a:	d507      	bpl.n	8008d1c <__smakebuf_r+0x1c>
 8008d0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d10:	6023      	str	r3, [r4, #0]
 8008d12:	6123      	str	r3, [r4, #16]
 8008d14:	2301      	movs	r3, #1
 8008d16:	6163      	str	r3, [r4, #20]
 8008d18:	b002      	add	sp, #8
 8008d1a:	bd70      	pop	{r4, r5, r6, pc}
 8008d1c:	ab01      	add	r3, sp, #4
 8008d1e:	466a      	mov	r2, sp
 8008d20:	f7ff ffc9 	bl	8008cb6 <__swhatbuf_r>
 8008d24:	9900      	ldr	r1, [sp, #0]
 8008d26:	4605      	mov	r5, r0
 8008d28:	4630      	mov	r0, r6
 8008d2a:	f7fd fa77 	bl	800621c <_malloc_r>
 8008d2e:	b948      	cbnz	r0, 8008d44 <__smakebuf_r+0x44>
 8008d30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d34:	059a      	lsls	r2, r3, #22
 8008d36:	d4ef      	bmi.n	8008d18 <__smakebuf_r+0x18>
 8008d38:	f023 0303 	bic.w	r3, r3, #3
 8008d3c:	f043 0302 	orr.w	r3, r3, #2
 8008d40:	81a3      	strh	r3, [r4, #12]
 8008d42:	e7e3      	b.n	8008d0c <__smakebuf_r+0xc>
 8008d44:	4b0d      	ldr	r3, [pc, #52]	; (8008d7c <__smakebuf_r+0x7c>)
 8008d46:	62b3      	str	r3, [r6, #40]	; 0x28
 8008d48:	89a3      	ldrh	r3, [r4, #12]
 8008d4a:	6020      	str	r0, [r4, #0]
 8008d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d50:	81a3      	strh	r3, [r4, #12]
 8008d52:	9b00      	ldr	r3, [sp, #0]
 8008d54:	6163      	str	r3, [r4, #20]
 8008d56:	9b01      	ldr	r3, [sp, #4]
 8008d58:	6120      	str	r0, [r4, #16]
 8008d5a:	b15b      	cbz	r3, 8008d74 <__smakebuf_r+0x74>
 8008d5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d60:	4630      	mov	r0, r6
 8008d62:	f000 f8d1 	bl	8008f08 <_isatty_r>
 8008d66:	b128      	cbz	r0, 8008d74 <__smakebuf_r+0x74>
 8008d68:	89a3      	ldrh	r3, [r4, #12]
 8008d6a:	f023 0303 	bic.w	r3, r3, #3
 8008d6e:	f043 0301 	orr.w	r3, r3, #1
 8008d72:	81a3      	strh	r3, [r4, #12]
 8008d74:	89a0      	ldrh	r0, [r4, #12]
 8008d76:	4305      	orrs	r5, r0
 8008d78:	81a5      	strh	r5, [r4, #12]
 8008d7a:	e7cd      	b.n	8008d18 <__smakebuf_r+0x18>
 8008d7c:	08008b15 	.word	0x08008b15

08008d80 <_malloc_usable_size_r>:
 8008d80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d84:	1f18      	subs	r0, r3, #4
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	bfbc      	itt	lt
 8008d8a:	580b      	ldrlt	r3, [r1, r0]
 8008d8c:	18c0      	addlt	r0, r0, r3
 8008d8e:	4770      	bx	lr

08008d90 <_raise_r>:
 8008d90:	291f      	cmp	r1, #31
 8008d92:	b538      	push	{r3, r4, r5, lr}
 8008d94:	4604      	mov	r4, r0
 8008d96:	460d      	mov	r5, r1
 8008d98:	d904      	bls.n	8008da4 <_raise_r+0x14>
 8008d9a:	2316      	movs	r3, #22
 8008d9c:	6003      	str	r3, [r0, #0]
 8008d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008da2:	bd38      	pop	{r3, r4, r5, pc}
 8008da4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008da6:	b112      	cbz	r2, 8008dae <_raise_r+0x1e>
 8008da8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008dac:	b94b      	cbnz	r3, 8008dc2 <_raise_r+0x32>
 8008dae:	4620      	mov	r0, r4
 8008db0:	f000 f830 	bl	8008e14 <_getpid_r>
 8008db4:	462a      	mov	r2, r5
 8008db6:	4601      	mov	r1, r0
 8008db8:	4620      	mov	r0, r4
 8008dba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dbe:	f000 b817 	b.w	8008df0 <_kill_r>
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d00a      	beq.n	8008ddc <_raise_r+0x4c>
 8008dc6:	1c59      	adds	r1, r3, #1
 8008dc8:	d103      	bne.n	8008dd2 <_raise_r+0x42>
 8008dca:	2316      	movs	r3, #22
 8008dcc:	6003      	str	r3, [r0, #0]
 8008dce:	2001      	movs	r0, #1
 8008dd0:	e7e7      	b.n	8008da2 <_raise_r+0x12>
 8008dd2:	2400      	movs	r4, #0
 8008dd4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008dd8:	4628      	mov	r0, r5
 8008dda:	4798      	blx	r3
 8008ddc:	2000      	movs	r0, #0
 8008dde:	e7e0      	b.n	8008da2 <_raise_r+0x12>

08008de0 <raise>:
 8008de0:	4b02      	ldr	r3, [pc, #8]	; (8008dec <raise+0xc>)
 8008de2:	4601      	mov	r1, r0
 8008de4:	6818      	ldr	r0, [r3, #0]
 8008de6:	f7ff bfd3 	b.w	8008d90 <_raise_r>
 8008dea:	bf00      	nop
 8008dec:	20000050 	.word	0x20000050

08008df0 <_kill_r>:
 8008df0:	b538      	push	{r3, r4, r5, lr}
 8008df2:	4d07      	ldr	r5, [pc, #28]	; (8008e10 <_kill_r+0x20>)
 8008df4:	2300      	movs	r3, #0
 8008df6:	4604      	mov	r4, r0
 8008df8:	4608      	mov	r0, r1
 8008dfa:	4611      	mov	r1, r2
 8008dfc:	602b      	str	r3, [r5, #0]
 8008dfe:	f7f8 fcbd 	bl	800177c <_kill>
 8008e02:	1c43      	adds	r3, r0, #1
 8008e04:	d102      	bne.n	8008e0c <_kill_r+0x1c>
 8008e06:	682b      	ldr	r3, [r5, #0]
 8008e08:	b103      	cbz	r3, 8008e0c <_kill_r+0x1c>
 8008e0a:	6023      	str	r3, [r4, #0]
 8008e0c:	bd38      	pop	{r3, r4, r5, pc}
 8008e0e:	bf00      	nop
 8008e10:	200004f8 	.word	0x200004f8

08008e14 <_getpid_r>:
 8008e14:	f7f8 bcaa 	b.w	800176c <_getpid>

08008e18 <__sread>:
 8008e18:	b510      	push	{r4, lr}
 8008e1a:	460c      	mov	r4, r1
 8008e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e20:	f000 f894 	bl	8008f4c <_read_r>
 8008e24:	2800      	cmp	r0, #0
 8008e26:	bfab      	itete	ge
 8008e28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e2a:	89a3      	ldrhlt	r3, [r4, #12]
 8008e2c:	181b      	addge	r3, r3, r0
 8008e2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e32:	bfac      	ite	ge
 8008e34:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e36:	81a3      	strhlt	r3, [r4, #12]
 8008e38:	bd10      	pop	{r4, pc}

08008e3a <__swrite>:
 8008e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e3e:	461f      	mov	r7, r3
 8008e40:	898b      	ldrh	r3, [r1, #12]
 8008e42:	05db      	lsls	r3, r3, #23
 8008e44:	4605      	mov	r5, r0
 8008e46:	460c      	mov	r4, r1
 8008e48:	4616      	mov	r6, r2
 8008e4a:	d505      	bpl.n	8008e58 <__swrite+0x1e>
 8008e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e50:	2302      	movs	r3, #2
 8008e52:	2200      	movs	r2, #0
 8008e54:	f000 f868 	bl	8008f28 <_lseek_r>
 8008e58:	89a3      	ldrh	r3, [r4, #12]
 8008e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e62:	81a3      	strh	r3, [r4, #12]
 8008e64:	4632      	mov	r2, r6
 8008e66:	463b      	mov	r3, r7
 8008e68:	4628      	mov	r0, r5
 8008e6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e6e:	f000 b817 	b.w	8008ea0 <_write_r>

08008e72 <__sseek>:
 8008e72:	b510      	push	{r4, lr}
 8008e74:	460c      	mov	r4, r1
 8008e76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e7a:	f000 f855 	bl	8008f28 <_lseek_r>
 8008e7e:	1c43      	adds	r3, r0, #1
 8008e80:	89a3      	ldrh	r3, [r4, #12]
 8008e82:	bf15      	itete	ne
 8008e84:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e8e:	81a3      	strheq	r3, [r4, #12]
 8008e90:	bf18      	it	ne
 8008e92:	81a3      	strhne	r3, [r4, #12]
 8008e94:	bd10      	pop	{r4, pc}

08008e96 <__sclose>:
 8008e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e9a:	f000 b813 	b.w	8008ec4 <_close_r>
	...

08008ea0 <_write_r>:
 8008ea0:	b538      	push	{r3, r4, r5, lr}
 8008ea2:	4d07      	ldr	r5, [pc, #28]	; (8008ec0 <_write_r+0x20>)
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	4608      	mov	r0, r1
 8008ea8:	4611      	mov	r1, r2
 8008eaa:	2200      	movs	r2, #0
 8008eac:	602a      	str	r2, [r5, #0]
 8008eae:	461a      	mov	r2, r3
 8008eb0:	f7f8 fc9b 	bl	80017ea <_write>
 8008eb4:	1c43      	adds	r3, r0, #1
 8008eb6:	d102      	bne.n	8008ebe <_write_r+0x1e>
 8008eb8:	682b      	ldr	r3, [r5, #0]
 8008eba:	b103      	cbz	r3, 8008ebe <_write_r+0x1e>
 8008ebc:	6023      	str	r3, [r4, #0]
 8008ebe:	bd38      	pop	{r3, r4, r5, pc}
 8008ec0:	200004f8 	.word	0x200004f8

08008ec4 <_close_r>:
 8008ec4:	b538      	push	{r3, r4, r5, lr}
 8008ec6:	4d06      	ldr	r5, [pc, #24]	; (8008ee0 <_close_r+0x1c>)
 8008ec8:	2300      	movs	r3, #0
 8008eca:	4604      	mov	r4, r0
 8008ecc:	4608      	mov	r0, r1
 8008ece:	602b      	str	r3, [r5, #0]
 8008ed0:	f7f8 fca7 	bl	8001822 <_close>
 8008ed4:	1c43      	adds	r3, r0, #1
 8008ed6:	d102      	bne.n	8008ede <_close_r+0x1a>
 8008ed8:	682b      	ldr	r3, [r5, #0]
 8008eda:	b103      	cbz	r3, 8008ede <_close_r+0x1a>
 8008edc:	6023      	str	r3, [r4, #0]
 8008ede:	bd38      	pop	{r3, r4, r5, pc}
 8008ee0:	200004f8 	.word	0x200004f8

08008ee4 <_fstat_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	4d07      	ldr	r5, [pc, #28]	; (8008f04 <_fstat_r+0x20>)
 8008ee8:	2300      	movs	r3, #0
 8008eea:	4604      	mov	r4, r0
 8008eec:	4608      	mov	r0, r1
 8008eee:	4611      	mov	r1, r2
 8008ef0:	602b      	str	r3, [r5, #0]
 8008ef2:	f7f8 fca2 	bl	800183a <_fstat>
 8008ef6:	1c43      	adds	r3, r0, #1
 8008ef8:	d102      	bne.n	8008f00 <_fstat_r+0x1c>
 8008efa:	682b      	ldr	r3, [r5, #0]
 8008efc:	b103      	cbz	r3, 8008f00 <_fstat_r+0x1c>
 8008efe:	6023      	str	r3, [r4, #0]
 8008f00:	bd38      	pop	{r3, r4, r5, pc}
 8008f02:	bf00      	nop
 8008f04:	200004f8 	.word	0x200004f8

08008f08 <_isatty_r>:
 8008f08:	b538      	push	{r3, r4, r5, lr}
 8008f0a:	4d06      	ldr	r5, [pc, #24]	; (8008f24 <_isatty_r+0x1c>)
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	4604      	mov	r4, r0
 8008f10:	4608      	mov	r0, r1
 8008f12:	602b      	str	r3, [r5, #0]
 8008f14:	f7f8 fca1 	bl	800185a <_isatty>
 8008f18:	1c43      	adds	r3, r0, #1
 8008f1a:	d102      	bne.n	8008f22 <_isatty_r+0x1a>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	b103      	cbz	r3, 8008f22 <_isatty_r+0x1a>
 8008f20:	6023      	str	r3, [r4, #0]
 8008f22:	bd38      	pop	{r3, r4, r5, pc}
 8008f24:	200004f8 	.word	0x200004f8

08008f28 <_lseek_r>:
 8008f28:	b538      	push	{r3, r4, r5, lr}
 8008f2a:	4d07      	ldr	r5, [pc, #28]	; (8008f48 <_lseek_r+0x20>)
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	4608      	mov	r0, r1
 8008f30:	4611      	mov	r1, r2
 8008f32:	2200      	movs	r2, #0
 8008f34:	602a      	str	r2, [r5, #0]
 8008f36:	461a      	mov	r2, r3
 8008f38:	f7f8 fc9a 	bl	8001870 <_lseek>
 8008f3c:	1c43      	adds	r3, r0, #1
 8008f3e:	d102      	bne.n	8008f46 <_lseek_r+0x1e>
 8008f40:	682b      	ldr	r3, [r5, #0]
 8008f42:	b103      	cbz	r3, 8008f46 <_lseek_r+0x1e>
 8008f44:	6023      	str	r3, [r4, #0]
 8008f46:	bd38      	pop	{r3, r4, r5, pc}
 8008f48:	200004f8 	.word	0x200004f8

08008f4c <_read_r>:
 8008f4c:	b538      	push	{r3, r4, r5, lr}
 8008f4e:	4d07      	ldr	r5, [pc, #28]	; (8008f6c <_read_r+0x20>)
 8008f50:	4604      	mov	r4, r0
 8008f52:	4608      	mov	r0, r1
 8008f54:	4611      	mov	r1, r2
 8008f56:	2200      	movs	r2, #0
 8008f58:	602a      	str	r2, [r5, #0]
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	f7f8 fc28 	bl	80017b0 <_read>
 8008f60:	1c43      	adds	r3, r0, #1
 8008f62:	d102      	bne.n	8008f6a <_read_r+0x1e>
 8008f64:	682b      	ldr	r3, [r5, #0]
 8008f66:	b103      	cbz	r3, 8008f6a <_read_r+0x1e>
 8008f68:	6023      	str	r3, [r4, #0]
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	200004f8 	.word	0x200004f8

08008f70 <log>:
 8008f70:	b538      	push	{r3, r4, r5, lr}
 8008f72:	ed2d 8b02 	vpush	{d8}
 8008f76:	ec55 4b10 	vmov	r4, r5, d0
 8008f7a:	f000 f865 	bl	8009048 <__ieee754_log>
 8008f7e:	4622      	mov	r2, r4
 8008f80:	462b      	mov	r3, r5
 8008f82:	4620      	mov	r0, r4
 8008f84:	4629      	mov	r1, r5
 8008f86:	eeb0 8a40 	vmov.f32	s16, s0
 8008f8a:	eef0 8a60 	vmov.f32	s17, s1
 8008f8e:	f7f7 fdd5 	bl	8000b3c <__aeabi_dcmpun>
 8008f92:	b998      	cbnz	r0, 8008fbc <log+0x4c>
 8008f94:	2200      	movs	r2, #0
 8008f96:	2300      	movs	r3, #0
 8008f98:	4620      	mov	r0, r4
 8008f9a:	4629      	mov	r1, r5
 8008f9c:	f7f7 fdc4 	bl	8000b28 <__aeabi_dcmpgt>
 8008fa0:	b960      	cbnz	r0, 8008fbc <log+0x4c>
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	4629      	mov	r1, r5
 8008faa:	f7f7 fd95 	bl	8000ad8 <__aeabi_dcmpeq>
 8008fae:	b160      	cbz	r0, 8008fca <log+0x5a>
 8008fb0:	f7fd f88e 	bl	80060d0 <__errno>
 8008fb4:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8008fe0 <log+0x70>
 8008fb8:	2322      	movs	r3, #34	; 0x22
 8008fba:	6003      	str	r3, [r0, #0]
 8008fbc:	eeb0 0a48 	vmov.f32	s0, s16
 8008fc0:	eef0 0a68 	vmov.f32	s1, s17
 8008fc4:	ecbd 8b02 	vpop	{d8}
 8008fc8:	bd38      	pop	{r3, r4, r5, pc}
 8008fca:	f7fd f881 	bl	80060d0 <__errno>
 8008fce:	ecbd 8b02 	vpop	{d8}
 8008fd2:	2321      	movs	r3, #33	; 0x21
 8008fd4:	6003      	str	r3, [r0, #0]
 8008fd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fda:	4803      	ldr	r0, [pc, #12]	; (8008fe8 <log+0x78>)
 8008fdc:	f000 baa0 	b.w	8009520 <nan>
 8008fe0:	00000000 	.word	0x00000000
 8008fe4:	fff00000 	.word	0xfff00000
 8008fe8:	08009958 	.word	0x08009958

08008fec <sqrt>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	ed2d 8b02 	vpush	{d8}
 8008ff2:	ec55 4b10 	vmov	r4, r5, d0
 8008ff6:	f000 f9e1 	bl	80093bc <__ieee754_sqrt>
 8008ffa:	4622      	mov	r2, r4
 8008ffc:	462b      	mov	r3, r5
 8008ffe:	4620      	mov	r0, r4
 8009000:	4629      	mov	r1, r5
 8009002:	eeb0 8a40 	vmov.f32	s16, s0
 8009006:	eef0 8a60 	vmov.f32	s17, s1
 800900a:	f7f7 fd97 	bl	8000b3c <__aeabi_dcmpun>
 800900e:	b990      	cbnz	r0, 8009036 <sqrt+0x4a>
 8009010:	2200      	movs	r2, #0
 8009012:	2300      	movs	r3, #0
 8009014:	4620      	mov	r0, r4
 8009016:	4629      	mov	r1, r5
 8009018:	f7f7 fd68 	bl	8000aec <__aeabi_dcmplt>
 800901c:	b158      	cbz	r0, 8009036 <sqrt+0x4a>
 800901e:	f7fd f857 	bl	80060d0 <__errno>
 8009022:	2321      	movs	r3, #33	; 0x21
 8009024:	6003      	str	r3, [r0, #0]
 8009026:	2200      	movs	r2, #0
 8009028:	2300      	movs	r3, #0
 800902a:	4610      	mov	r0, r2
 800902c:	4619      	mov	r1, r3
 800902e:	f7f7 fc15 	bl	800085c <__aeabi_ddiv>
 8009032:	ec41 0b18 	vmov	d8, r0, r1
 8009036:	eeb0 0a48 	vmov.f32	s0, s16
 800903a:	eef0 0a68 	vmov.f32	s1, s17
 800903e:	ecbd 8b02 	vpop	{d8}
 8009042:	bd38      	pop	{r3, r4, r5, pc}
 8009044:	0000      	movs	r0, r0
	...

08009048 <__ieee754_log>:
 8009048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800904c:	ec51 0b10 	vmov	r0, r1, d0
 8009050:	ed2d 8b04 	vpush	{d8-d9}
 8009054:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8009058:	b083      	sub	sp, #12
 800905a:	460d      	mov	r5, r1
 800905c:	da29      	bge.n	80090b2 <__ieee754_log+0x6a>
 800905e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009062:	4303      	orrs	r3, r0
 8009064:	ee10 2a10 	vmov	r2, s0
 8009068:	d10c      	bne.n	8009084 <__ieee754_log+0x3c>
 800906a:	49cf      	ldr	r1, [pc, #828]	; (80093a8 <__ieee754_log+0x360>)
 800906c:	2200      	movs	r2, #0
 800906e:	2300      	movs	r3, #0
 8009070:	2000      	movs	r0, #0
 8009072:	f7f7 fbf3 	bl	800085c <__aeabi_ddiv>
 8009076:	ec41 0b10 	vmov	d0, r0, r1
 800907a:	b003      	add	sp, #12
 800907c:	ecbd 8b04 	vpop	{d8-d9}
 8009080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009084:	2900      	cmp	r1, #0
 8009086:	da05      	bge.n	8009094 <__ieee754_log+0x4c>
 8009088:	460b      	mov	r3, r1
 800908a:	f7f7 f905 	bl	8000298 <__aeabi_dsub>
 800908e:	2200      	movs	r2, #0
 8009090:	2300      	movs	r3, #0
 8009092:	e7ee      	b.n	8009072 <__ieee754_log+0x2a>
 8009094:	4bc5      	ldr	r3, [pc, #788]	; (80093ac <__ieee754_log+0x364>)
 8009096:	2200      	movs	r2, #0
 8009098:	f7f7 fab6 	bl	8000608 <__aeabi_dmul>
 800909c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80090a0:	460d      	mov	r5, r1
 80090a2:	4ac3      	ldr	r2, [pc, #780]	; (80093b0 <__ieee754_log+0x368>)
 80090a4:	4295      	cmp	r5, r2
 80090a6:	dd06      	ble.n	80090b6 <__ieee754_log+0x6e>
 80090a8:	4602      	mov	r2, r0
 80090aa:	460b      	mov	r3, r1
 80090ac:	f7f7 f8f6 	bl	800029c <__adddf3>
 80090b0:	e7e1      	b.n	8009076 <__ieee754_log+0x2e>
 80090b2:	2300      	movs	r3, #0
 80090b4:	e7f5      	b.n	80090a2 <__ieee754_log+0x5a>
 80090b6:	152c      	asrs	r4, r5, #20
 80090b8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80090bc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80090c0:	441c      	add	r4, r3
 80090c2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80090c6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80090ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80090ce:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80090d2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80090d6:	ea42 0105 	orr.w	r1, r2, r5
 80090da:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80090de:	2200      	movs	r2, #0
 80090e0:	4bb4      	ldr	r3, [pc, #720]	; (80093b4 <__ieee754_log+0x36c>)
 80090e2:	f7f7 f8d9 	bl	8000298 <__aeabi_dsub>
 80090e6:	1cab      	adds	r3, r5, #2
 80090e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090ec:	2b02      	cmp	r3, #2
 80090ee:	4682      	mov	sl, r0
 80090f0:	468b      	mov	fp, r1
 80090f2:	f04f 0200 	mov.w	r2, #0
 80090f6:	dc53      	bgt.n	80091a0 <__ieee754_log+0x158>
 80090f8:	2300      	movs	r3, #0
 80090fa:	f7f7 fced 	bl	8000ad8 <__aeabi_dcmpeq>
 80090fe:	b1d0      	cbz	r0, 8009136 <__ieee754_log+0xee>
 8009100:	2c00      	cmp	r4, #0
 8009102:	f000 8122 	beq.w	800934a <__ieee754_log+0x302>
 8009106:	4620      	mov	r0, r4
 8009108:	f7f7 fa14 	bl	8000534 <__aeabi_i2d>
 800910c:	a390      	add	r3, pc, #576	; (adr r3, 8009350 <__ieee754_log+0x308>)
 800910e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009112:	4606      	mov	r6, r0
 8009114:	460f      	mov	r7, r1
 8009116:	f7f7 fa77 	bl	8000608 <__aeabi_dmul>
 800911a:	a38f      	add	r3, pc, #572	; (adr r3, 8009358 <__ieee754_log+0x310>)
 800911c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009120:	4604      	mov	r4, r0
 8009122:	460d      	mov	r5, r1
 8009124:	4630      	mov	r0, r6
 8009126:	4639      	mov	r1, r7
 8009128:	f7f7 fa6e 	bl	8000608 <__aeabi_dmul>
 800912c:	4602      	mov	r2, r0
 800912e:	460b      	mov	r3, r1
 8009130:	4620      	mov	r0, r4
 8009132:	4629      	mov	r1, r5
 8009134:	e7ba      	b.n	80090ac <__ieee754_log+0x64>
 8009136:	a38a      	add	r3, pc, #552	; (adr r3, 8009360 <__ieee754_log+0x318>)
 8009138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800913c:	4650      	mov	r0, sl
 800913e:	4659      	mov	r1, fp
 8009140:	f7f7 fa62 	bl	8000608 <__aeabi_dmul>
 8009144:	4602      	mov	r2, r0
 8009146:	460b      	mov	r3, r1
 8009148:	2000      	movs	r0, #0
 800914a:	499b      	ldr	r1, [pc, #620]	; (80093b8 <__ieee754_log+0x370>)
 800914c:	f7f7 f8a4 	bl	8000298 <__aeabi_dsub>
 8009150:	4652      	mov	r2, sl
 8009152:	4606      	mov	r6, r0
 8009154:	460f      	mov	r7, r1
 8009156:	465b      	mov	r3, fp
 8009158:	4650      	mov	r0, sl
 800915a:	4659      	mov	r1, fp
 800915c:	f7f7 fa54 	bl	8000608 <__aeabi_dmul>
 8009160:	4602      	mov	r2, r0
 8009162:	460b      	mov	r3, r1
 8009164:	4630      	mov	r0, r6
 8009166:	4639      	mov	r1, r7
 8009168:	f7f7 fa4e 	bl	8000608 <__aeabi_dmul>
 800916c:	4606      	mov	r6, r0
 800916e:	460f      	mov	r7, r1
 8009170:	b914      	cbnz	r4, 8009178 <__ieee754_log+0x130>
 8009172:	4632      	mov	r2, r6
 8009174:	463b      	mov	r3, r7
 8009176:	e0a2      	b.n	80092be <__ieee754_log+0x276>
 8009178:	4620      	mov	r0, r4
 800917a:	f7f7 f9db 	bl	8000534 <__aeabi_i2d>
 800917e:	a374      	add	r3, pc, #464	; (adr r3, 8009350 <__ieee754_log+0x308>)
 8009180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009184:	4680      	mov	r8, r0
 8009186:	4689      	mov	r9, r1
 8009188:	f7f7 fa3e 	bl	8000608 <__aeabi_dmul>
 800918c:	a372      	add	r3, pc, #456	; (adr r3, 8009358 <__ieee754_log+0x310>)
 800918e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009192:	4604      	mov	r4, r0
 8009194:	460d      	mov	r5, r1
 8009196:	4640      	mov	r0, r8
 8009198:	4649      	mov	r1, r9
 800919a:	f7f7 fa35 	bl	8000608 <__aeabi_dmul>
 800919e:	e0a7      	b.n	80092f0 <__ieee754_log+0x2a8>
 80091a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80091a4:	f7f7 f87a 	bl	800029c <__adddf3>
 80091a8:	4602      	mov	r2, r0
 80091aa:	460b      	mov	r3, r1
 80091ac:	4650      	mov	r0, sl
 80091ae:	4659      	mov	r1, fp
 80091b0:	f7f7 fb54 	bl	800085c <__aeabi_ddiv>
 80091b4:	ec41 0b18 	vmov	d8, r0, r1
 80091b8:	4620      	mov	r0, r4
 80091ba:	f7f7 f9bb 	bl	8000534 <__aeabi_i2d>
 80091be:	ec53 2b18 	vmov	r2, r3, d8
 80091c2:	ec41 0b19 	vmov	d9, r0, r1
 80091c6:	ec51 0b18 	vmov	r0, r1, d8
 80091ca:	f7f7 fa1d 	bl	8000608 <__aeabi_dmul>
 80091ce:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 80091d2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 80091d6:	9301      	str	r3, [sp, #4]
 80091d8:	4602      	mov	r2, r0
 80091da:	460b      	mov	r3, r1
 80091dc:	4680      	mov	r8, r0
 80091de:	4689      	mov	r9, r1
 80091e0:	f7f7 fa12 	bl	8000608 <__aeabi_dmul>
 80091e4:	a360      	add	r3, pc, #384	; (adr r3, 8009368 <__ieee754_log+0x320>)
 80091e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ea:	4606      	mov	r6, r0
 80091ec:	460f      	mov	r7, r1
 80091ee:	f7f7 fa0b 	bl	8000608 <__aeabi_dmul>
 80091f2:	a35f      	add	r3, pc, #380	; (adr r3, 8009370 <__ieee754_log+0x328>)
 80091f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f8:	f7f7 f850 	bl	800029c <__adddf3>
 80091fc:	4632      	mov	r2, r6
 80091fe:	463b      	mov	r3, r7
 8009200:	f7f7 fa02 	bl	8000608 <__aeabi_dmul>
 8009204:	a35c      	add	r3, pc, #368	; (adr r3, 8009378 <__ieee754_log+0x330>)
 8009206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800920a:	f7f7 f847 	bl	800029c <__adddf3>
 800920e:	4632      	mov	r2, r6
 8009210:	463b      	mov	r3, r7
 8009212:	f7f7 f9f9 	bl	8000608 <__aeabi_dmul>
 8009216:	a35a      	add	r3, pc, #360	; (adr r3, 8009380 <__ieee754_log+0x338>)
 8009218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800921c:	f7f7 f83e 	bl	800029c <__adddf3>
 8009220:	4642      	mov	r2, r8
 8009222:	464b      	mov	r3, r9
 8009224:	f7f7 f9f0 	bl	8000608 <__aeabi_dmul>
 8009228:	a357      	add	r3, pc, #348	; (adr r3, 8009388 <__ieee754_log+0x340>)
 800922a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800922e:	4680      	mov	r8, r0
 8009230:	4689      	mov	r9, r1
 8009232:	4630      	mov	r0, r6
 8009234:	4639      	mov	r1, r7
 8009236:	f7f7 f9e7 	bl	8000608 <__aeabi_dmul>
 800923a:	a355      	add	r3, pc, #340	; (adr r3, 8009390 <__ieee754_log+0x348>)
 800923c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009240:	f7f7 f82c 	bl	800029c <__adddf3>
 8009244:	4632      	mov	r2, r6
 8009246:	463b      	mov	r3, r7
 8009248:	f7f7 f9de 	bl	8000608 <__aeabi_dmul>
 800924c:	a352      	add	r3, pc, #328	; (adr r3, 8009398 <__ieee754_log+0x350>)
 800924e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009252:	f7f7 f823 	bl	800029c <__adddf3>
 8009256:	4632      	mov	r2, r6
 8009258:	463b      	mov	r3, r7
 800925a:	f7f7 f9d5 	bl	8000608 <__aeabi_dmul>
 800925e:	460b      	mov	r3, r1
 8009260:	4602      	mov	r2, r0
 8009262:	4649      	mov	r1, r9
 8009264:	4640      	mov	r0, r8
 8009266:	f7f7 f819 	bl	800029c <__adddf3>
 800926a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800926e:	9b01      	ldr	r3, [sp, #4]
 8009270:	3551      	adds	r5, #81	; 0x51
 8009272:	431d      	orrs	r5, r3
 8009274:	2d00      	cmp	r5, #0
 8009276:	4680      	mov	r8, r0
 8009278:	4689      	mov	r9, r1
 800927a:	dd48      	ble.n	800930e <__ieee754_log+0x2c6>
 800927c:	4b4e      	ldr	r3, [pc, #312]	; (80093b8 <__ieee754_log+0x370>)
 800927e:	2200      	movs	r2, #0
 8009280:	4650      	mov	r0, sl
 8009282:	4659      	mov	r1, fp
 8009284:	f7f7 f9c0 	bl	8000608 <__aeabi_dmul>
 8009288:	4652      	mov	r2, sl
 800928a:	465b      	mov	r3, fp
 800928c:	f7f7 f9bc 	bl	8000608 <__aeabi_dmul>
 8009290:	4602      	mov	r2, r0
 8009292:	460b      	mov	r3, r1
 8009294:	4606      	mov	r6, r0
 8009296:	460f      	mov	r7, r1
 8009298:	4640      	mov	r0, r8
 800929a:	4649      	mov	r1, r9
 800929c:	f7f6 fffe 	bl	800029c <__adddf3>
 80092a0:	ec53 2b18 	vmov	r2, r3, d8
 80092a4:	f7f7 f9b0 	bl	8000608 <__aeabi_dmul>
 80092a8:	4680      	mov	r8, r0
 80092aa:	4689      	mov	r9, r1
 80092ac:	b964      	cbnz	r4, 80092c8 <__ieee754_log+0x280>
 80092ae:	4602      	mov	r2, r0
 80092b0:	460b      	mov	r3, r1
 80092b2:	4630      	mov	r0, r6
 80092b4:	4639      	mov	r1, r7
 80092b6:	f7f6 ffef 	bl	8000298 <__aeabi_dsub>
 80092ba:	4602      	mov	r2, r0
 80092bc:	460b      	mov	r3, r1
 80092be:	4650      	mov	r0, sl
 80092c0:	4659      	mov	r1, fp
 80092c2:	f7f6 ffe9 	bl	8000298 <__aeabi_dsub>
 80092c6:	e6d6      	b.n	8009076 <__ieee754_log+0x2e>
 80092c8:	a321      	add	r3, pc, #132	; (adr r3, 8009350 <__ieee754_log+0x308>)
 80092ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ce:	ec51 0b19 	vmov	r0, r1, d9
 80092d2:	f7f7 f999 	bl	8000608 <__aeabi_dmul>
 80092d6:	a320      	add	r3, pc, #128	; (adr r3, 8009358 <__ieee754_log+0x310>)
 80092d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092dc:	4604      	mov	r4, r0
 80092de:	460d      	mov	r5, r1
 80092e0:	ec51 0b19 	vmov	r0, r1, d9
 80092e4:	f7f7 f990 	bl	8000608 <__aeabi_dmul>
 80092e8:	4642      	mov	r2, r8
 80092ea:	464b      	mov	r3, r9
 80092ec:	f7f6 ffd6 	bl	800029c <__adddf3>
 80092f0:	4602      	mov	r2, r0
 80092f2:	460b      	mov	r3, r1
 80092f4:	4630      	mov	r0, r6
 80092f6:	4639      	mov	r1, r7
 80092f8:	f7f6 ffce 	bl	8000298 <__aeabi_dsub>
 80092fc:	4652      	mov	r2, sl
 80092fe:	465b      	mov	r3, fp
 8009300:	f7f6 ffca 	bl	8000298 <__aeabi_dsub>
 8009304:	4602      	mov	r2, r0
 8009306:	460b      	mov	r3, r1
 8009308:	4620      	mov	r0, r4
 800930a:	4629      	mov	r1, r5
 800930c:	e7d9      	b.n	80092c2 <__ieee754_log+0x27a>
 800930e:	4602      	mov	r2, r0
 8009310:	460b      	mov	r3, r1
 8009312:	4650      	mov	r0, sl
 8009314:	4659      	mov	r1, fp
 8009316:	f7f6 ffbf 	bl	8000298 <__aeabi_dsub>
 800931a:	ec53 2b18 	vmov	r2, r3, d8
 800931e:	f7f7 f973 	bl	8000608 <__aeabi_dmul>
 8009322:	4606      	mov	r6, r0
 8009324:	460f      	mov	r7, r1
 8009326:	2c00      	cmp	r4, #0
 8009328:	f43f af23 	beq.w	8009172 <__ieee754_log+0x12a>
 800932c:	a308      	add	r3, pc, #32	; (adr r3, 8009350 <__ieee754_log+0x308>)
 800932e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009332:	ec51 0b19 	vmov	r0, r1, d9
 8009336:	f7f7 f967 	bl	8000608 <__aeabi_dmul>
 800933a:	a307      	add	r3, pc, #28	; (adr r3, 8009358 <__ieee754_log+0x310>)
 800933c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009340:	4604      	mov	r4, r0
 8009342:	460d      	mov	r5, r1
 8009344:	ec51 0b19 	vmov	r0, r1, d9
 8009348:	e727      	b.n	800919a <__ieee754_log+0x152>
 800934a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80093a0 <__ieee754_log+0x358>
 800934e:	e694      	b.n	800907a <__ieee754_log+0x32>
 8009350:	fee00000 	.word	0xfee00000
 8009354:	3fe62e42 	.word	0x3fe62e42
 8009358:	35793c76 	.word	0x35793c76
 800935c:	3dea39ef 	.word	0x3dea39ef
 8009360:	55555555 	.word	0x55555555
 8009364:	3fd55555 	.word	0x3fd55555
 8009368:	df3e5244 	.word	0xdf3e5244
 800936c:	3fc2f112 	.word	0x3fc2f112
 8009370:	96cb03de 	.word	0x96cb03de
 8009374:	3fc74664 	.word	0x3fc74664
 8009378:	94229359 	.word	0x94229359
 800937c:	3fd24924 	.word	0x3fd24924
 8009380:	55555593 	.word	0x55555593
 8009384:	3fe55555 	.word	0x3fe55555
 8009388:	d078c69f 	.word	0xd078c69f
 800938c:	3fc39a09 	.word	0x3fc39a09
 8009390:	1d8e78af 	.word	0x1d8e78af
 8009394:	3fcc71c5 	.word	0x3fcc71c5
 8009398:	9997fa04 	.word	0x9997fa04
 800939c:	3fd99999 	.word	0x3fd99999
	...
 80093a8:	c3500000 	.word	0xc3500000
 80093ac:	43500000 	.word	0x43500000
 80093b0:	7fefffff 	.word	0x7fefffff
 80093b4:	3ff00000 	.word	0x3ff00000
 80093b8:	3fe00000 	.word	0x3fe00000

080093bc <__ieee754_sqrt>:
 80093bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c0:	ec55 4b10 	vmov	r4, r5, d0
 80093c4:	4e55      	ldr	r6, [pc, #340]	; (800951c <__ieee754_sqrt+0x160>)
 80093c6:	43ae      	bics	r6, r5
 80093c8:	ee10 0a10 	vmov	r0, s0
 80093cc:	ee10 3a10 	vmov	r3, s0
 80093d0:	462a      	mov	r2, r5
 80093d2:	4629      	mov	r1, r5
 80093d4:	d110      	bne.n	80093f8 <__ieee754_sqrt+0x3c>
 80093d6:	ee10 2a10 	vmov	r2, s0
 80093da:	462b      	mov	r3, r5
 80093dc:	f7f7 f914 	bl	8000608 <__aeabi_dmul>
 80093e0:	4602      	mov	r2, r0
 80093e2:	460b      	mov	r3, r1
 80093e4:	4620      	mov	r0, r4
 80093e6:	4629      	mov	r1, r5
 80093e8:	f7f6 ff58 	bl	800029c <__adddf3>
 80093ec:	4604      	mov	r4, r0
 80093ee:	460d      	mov	r5, r1
 80093f0:	ec45 4b10 	vmov	d0, r4, r5
 80093f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093f8:	2d00      	cmp	r5, #0
 80093fa:	dc10      	bgt.n	800941e <__ieee754_sqrt+0x62>
 80093fc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009400:	4330      	orrs	r0, r6
 8009402:	d0f5      	beq.n	80093f0 <__ieee754_sqrt+0x34>
 8009404:	b15d      	cbz	r5, 800941e <__ieee754_sqrt+0x62>
 8009406:	ee10 2a10 	vmov	r2, s0
 800940a:	462b      	mov	r3, r5
 800940c:	ee10 0a10 	vmov	r0, s0
 8009410:	f7f6 ff42 	bl	8000298 <__aeabi_dsub>
 8009414:	4602      	mov	r2, r0
 8009416:	460b      	mov	r3, r1
 8009418:	f7f7 fa20 	bl	800085c <__aeabi_ddiv>
 800941c:	e7e6      	b.n	80093ec <__ieee754_sqrt+0x30>
 800941e:	1512      	asrs	r2, r2, #20
 8009420:	d074      	beq.n	800950c <__ieee754_sqrt+0x150>
 8009422:	07d4      	lsls	r4, r2, #31
 8009424:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8009428:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800942c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8009430:	bf5e      	ittt	pl
 8009432:	0fda      	lsrpl	r2, r3, #31
 8009434:	005b      	lslpl	r3, r3, #1
 8009436:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800943a:	2400      	movs	r4, #0
 800943c:	0fda      	lsrs	r2, r3, #31
 800943e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8009442:	107f      	asrs	r7, r7, #1
 8009444:	005b      	lsls	r3, r3, #1
 8009446:	2516      	movs	r5, #22
 8009448:	4620      	mov	r0, r4
 800944a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800944e:	1886      	adds	r6, r0, r2
 8009450:	428e      	cmp	r6, r1
 8009452:	bfde      	ittt	le
 8009454:	1b89      	suble	r1, r1, r6
 8009456:	18b0      	addle	r0, r6, r2
 8009458:	18a4      	addle	r4, r4, r2
 800945a:	0049      	lsls	r1, r1, #1
 800945c:	3d01      	subs	r5, #1
 800945e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8009462:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8009466:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800946a:	d1f0      	bne.n	800944e <__ieee754_sqrt+0x92>
 800946c:	462a      	mov	r2, r5
 800946e:	f04f 0e20 	mov.w	lr, #32
 8009472:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009476:	4281      	cmp	r1, r0
 8009478:	eb06 0c05 	add.w	ip, r6, r5
 800947c:	dc02      	bgt.n	8009484 <__ieee754_sqrt+0xc8>
 800947e:	d113      	bne.n	80094a8 <__ieee754_sqrt+0xec>
 8009480:	459c      	cmp	ip, r3
 8009482:	d811      	bhi.n	80094a8 <__ieee754_sqrt+0xec>
 8009484:	f1bc 0f00 	cmp.w	ip, #0
 8009488:	eb0c 0506 	add.w	r5, ip, r6
 800948c:	da43      	bge.n	8009516 <__ieee754_sqrt+0x15a>
 800948e:	2d00      	cmp	r5, #0
 8009490:	db41      	blt.n	8009516 <__ieee754_sqrt+0x15a>
 8009492:	f100 0801 	add.w	r8, r0, #1
 8009496:	1a09      	subs	r1, r1, r0
 8009498:	459c      	cmp	ip, r3
 800949a:	bf88      	it	hi
 800949c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80094a0:	eba3 030c 	sub.w	r3, r3, ip
 80094a4:	4432      	add	r2, r6
 80094a6:	4640      	mov	r0, r8
 80094a8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80094ac:	f1be 0e01 	subs.w	lr, lr, #1
 80094b0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80094b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80094b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80094bc:	d1db      	bne.n	8009476 <__ieee754_sqrt+0xba>
 80094be:	430b      	orrs	r3, r1
 80094c0:	d006      	beq.n	80094d0 <__ieee754_sqrt+0x114>
 80094c2:	1c50      	adds	r0, r2, #1
 80094c4:	bf13      	iteet	ne
 80094c6:	3201      	addne	r2, #1
 80094c8:	3401      	addeq	r4, #1
 80094ca:	4672      	moveq	r2, lr
 80094cc:	f022 0201 	bicne.w	r2, r2, #1
 80094d0:	1063      	asrs	r3, r4, #1
 80094d2:	0852      	lsrs	r2, r2, #1
 80094d4:	07e1      	lsls	r1, r4, #31
 80094d6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80094da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80094de:	bf48      	it	mi
 80094e0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80094e4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80094e8:	4614      	mov	r4, r2
 80094ea:	e781      	b.n	80093f0 <__ieee754_sqrt+0x34>
 80094ec:	0ad9      	lsrs	r1, r3, #11
 80094ee:	3815      	subs	r0, #21
 80094f0:	055b      	lsls	r3, r3, #21
 80094f2:	2900      	cmp	r1, #0
 80094f4:	d0fa      	beq.n	80094ec <__ieee754_sqrt+0x130>
 80094f6:	02cd      	lsls	r5, r1, #11
 80094f8:	d50a      	bpl.n	8009510 <__ieee754_sqrt+0x154>
 80094fa:	f1c2 0420 	rsb	r4, r2, #32
 80094fe:	fa23 f404 	lsr.w	r4, r3, r4
 8009502:	1e55      	subs	r5, r2, #1
 8009504:	4093      	lsls	r3, r2
 8009506:	4321      	orrs	r1, r4
 8009508:	1b42      	subs	r2, r0, r5
 800950a:	e78a      	b.n	8009422 <__ieee754_sqrt+0x66>
 800950c:	4610      	mov	r0, r2
 800950e:	e7f0      	b.n	80094f2 <__ieee754_sqrt+0x136>
 8009510:	0049      	lsls	r1, r1, #1
 8009512:	3201      	adds	r2, #1
 8009514:	e7ef      	b.n	80094f6 <__ieee754_sqrt+0x13a>
 8009516:	4680      	mov	r8, r0
 8009518:	e7bd      	b.n	8009496 <__ieee754_sqrt+0xda>
 800951a:	bf00      	nop
 800951c:	7ff00000 	.word	0x7ff00000

08009520 <nan>:
 8009520:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009528 <nan+0x8>
 8009524:	4770      	bx	lr
 8009526:	bf00      	nop
 8009528:	00000000 	.word	0x00000000
 800952c:	7ff80000 	.word	0x7ff80000

08009530 <_init>:
 8009530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009532:	bf00      	nop
 8009534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009536:	bc08      	pop	{r3}
 8009538:	469e      	mov	lr, r3
 800953a:	4770      	bx	lr

0800953c <_fini>:
 800953c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800953e:	bf00      	nop
 8009540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009542:	bc08      	pop	{r3}
 8009544:	469e      	mov	lr, r3
 8009546:	4770      	bx	lr
