$date
	Fri Oct 20 15:39:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sipo_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " b $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " b $end
$var wire 1 # clk $end
$var wire 4 $ q [3:0] $end
$scope module dut1 $end
$var wire 1 # clk $end
$var wire 1 " d $end
$var wire 1 % rst $end
$var reg 1 & q $end
$upscope $end
$scope module dut2 $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var wire 1 ( rst $end
$var reg 1 ) q $end
$upscope $end
$scope module dut3 $end
$var wire 1 # clk $end
$var wire 1 * d $end
$var wire 1 + rst $end
$var reg 1 , q $end
$upscope $end
$scope module dut4 $end
$var wire 1 # clk $end
$var wire 1 - d $end
$var wire 1 . rst $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
z.
x-
x,
z+
x*
x)
z(
x'
x&
z%
bx $
0#
1"
bx !
$end
#5000
1'
b1xxx !
b1xxx $
1&
1#
#10000
0#
0"
#15000
1*
0'
1)
b1xx !
b1xx $
0&
1#
#20000
0#
1"
#25000
1'
0*
1-
1&
0)
b101x !
b101x $
1,
1#
#30000
0#
0"
#35000
0-
1*
0'
1/
0,
1)
b101 !
b101 $
0&
1#
#40000
0#
#45000
0*
1-
0)
1,
b10 !
b10 $
0/
1#
#50000
0#
#55000
0-
1/
b1 !
b1 $
0,
1#
#60000
0#
#65000
b0 !
b0 $
0/
1#
#70000
0#
#75000
1#
#80000
0#
