
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037510                       # Number of seconds simulated
sim_ticks                                 37509808860                       # Number of ticks simulated
final_tick                               567074188797                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116193                       # Simulator instruction rate (inst/s)
host_op_rate                                   149564                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1006133                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928792                       # Number of bytes of host memory used
host_seconds                                 37281.18                       # Real time elapsed on the host
sim_insts                                  4331826460                       # Number of instructions simulated
sim_ops                                    5575905681                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3028992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2379776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3191168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1106816                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9713536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2116480                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2116480                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23664                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18592                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        24931                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         8647                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 75887                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16535                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16535                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80751998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63444098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     85075560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        47774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     29507375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               258959891                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37537                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51187                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        47774                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             180859                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          56424708                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               56424708                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          56424708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80751998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63444098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     85075560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        47774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     29507375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              315384598                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89951581                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31032201                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25458259                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019458                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12993397                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12090022                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3157393                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87138                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32037439                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170412336                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31032201                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15247415                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36615832                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10824372                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8747659                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15670526                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86173637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.430257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.316663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49557805     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3661397      4.25%     61.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197252      3.71%     65.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440903      3.99%     69.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3002369      3.48%     72.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1569241      1.82%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1026594      1.19%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714370      3.15%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18003706     20.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86173637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.344988                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.894490                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33706961                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8325144                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34825968                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       549311                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8766244                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080721                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6628                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202096921                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51145                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8766244                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35382613                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4420280                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1181553                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33665411                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2757528                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195232133                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10597                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1731956                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           54                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271216365                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910301784                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910301784                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102957101                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34101                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18061                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7298701                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19246306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029826                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241957                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3186071                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184059506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34064                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147815157                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287100                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61176495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186911483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2020                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86173637                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.715318                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904641                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31921602     37.04%     37.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17885761     20.76%     57.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11981205     13.90%     71.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7630378      8.85%     80.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7534777      8.74%     89.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434362      5.15%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3387918      3.93%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743646      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653988      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86173637                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084356     70.04%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            45      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204896     13.23%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258978     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121611811     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016439      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15733665     10.64%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8437220      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147815157                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.643275                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548275                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010474                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383639322                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245271096                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143669296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149363432                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262073                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7034177                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          430                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1048                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2288153                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8766244                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3638417                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165067                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184093570                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       297616                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19246306                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029826                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18042                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118331                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6728                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1048                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1233724                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132612                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366336                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145232597                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14786191                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582556                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22982284                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20589219                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8196093                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.614564                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143812462                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143669296                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93722764                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261848400                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.597185                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357928                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61675633                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044477                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77407393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.581527                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.157971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32084511     41.45%     41.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20461515     26.43%     67.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8386002     10.83%     78.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293779      5.55%     84.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3681955      4.76%     89.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1802684      2.33%     91.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000530      2.58%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008692      1.30%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3687725      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77407393                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3687725                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257817221                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376969707                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3777944                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.899516                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.899516                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.111709                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.111709                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655686446                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197081566                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189527387                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89951581                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31196599                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27281219                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1973047                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15672461                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        15016335                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2240633                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62302                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36800186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173622103                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31196599                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17256968                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35738765                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9687677                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4785335                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18139778                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       780716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85027704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.349922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.166049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49288939     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1765821      2.08%     60.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3238606      3.81%     63.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3038795      3.57%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5017722      5.90%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5218112      6.14%     79.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1232423      1.45%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          925260      1.09%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15302026     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85027704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.346815                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930173                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37967375                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4636693                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34588210                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137702                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7697723                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3387370                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5676                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     194198428                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1383                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7697723                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39561196                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1926654                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       490078                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33119907                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2232145                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189116240                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        753527                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       916345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    251018642                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    860765144                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    860765144                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163529071                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87489556                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22245                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10893                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5942613                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29155241                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6316219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103072                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2006392                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179009686                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21759                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151169853                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       201338                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53531293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    147086909                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85027704                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777889                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840063                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29711416     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15833647     18.62%     53.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13726268     16.14%     69.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8414184      9.90%     79.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8833213     10.39%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5192208      6.11%     96.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2290223      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       606472      0.71%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       420073      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85027704                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         593204     66.24%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191443     21.38%     87.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110897     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118530320     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1188446      0.79%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10867      0.01%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26070114     17.25%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5370106      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151169853                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.680569                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             895544                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005924                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388464292                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232563210                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146261351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152065397                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368589                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8303031                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          839                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1544144                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7697723                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1243432                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        68055                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179031449                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29155241                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6316219                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10893                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33260                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          285                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1053116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1159428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2212544                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148360958                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25062354                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2808895                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30300996                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22431330                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5238642                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.649342                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146423853                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146261351                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89838779                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219103970                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.626001                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410028                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109916443                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124824484                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54207705                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21732                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1978279                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77329981                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.317621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35827810     46.33%     46.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16282325     21.06%     67.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9123216     11.80%     79.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3080704      3.98%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2955520      3.82%     86.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1227841      1.59%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3304927      4.27%     92.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       958336      1.24%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4569302      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77329981                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109916443                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124824484                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25624285                       # Number of memory references committed
system.switch_cpus1.commit.loads             20852210                       # Number of loads committed
system.switch_cpus1.commit.membars              10866                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19551587                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108952357                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1683808                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4569302                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251792868                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365768468                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4923877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109916443                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124824484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109916443                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.818363                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.818363                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.221951                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.221951                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686411769                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191642562                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200293870                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21732                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89951581                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30492517                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24779797                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2077948                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12917174                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11917590                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3221234                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88145                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30606568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169077540                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30492517                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15138824                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37200870                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11169675                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7921187                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14992180                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       896275                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84773618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.464316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47572748     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3266490      3.85%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2649961      3.13%     63.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6418198      7.57%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1747222      2.06%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2242013      2.64%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1610965      1.90%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          904941      1.07%     78.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18361080     21.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84773618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.338988                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.879651                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32019329                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7734194                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35772389                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243886                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9003811                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5210429                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41480                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     202172445                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        77957                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9003811                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34365446                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1582823                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2677831                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33612984                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3530715                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195034287                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        37565                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1462983                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1093350                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4809                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    273007968                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    910525112                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    910525112                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167483127                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105524823                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40308                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22853                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9662734                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18189659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9259658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145338                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2669747                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         184464778                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38903                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146597819                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       290313                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63662634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194370335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6455                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84773618                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.729286                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885139                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30435570     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18030951     21.27%     57.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11587780     13.67%     70.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8691459     10.25%     81.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7509787      8.86%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3870703      4.57%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3316420      3.91%     98.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       621836      0.73%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       709112      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84773618                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         857268     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173480     14.39%     85.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       174826     14.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    122125455     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2086950      1.42%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16223      0.01%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14553024      9.93%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7816167      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146597819                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.629741                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1205576                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008224                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379465143                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    248166951                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142869667                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147803395                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       551459                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7167091                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2810                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2366147                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9003811                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         677897                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81253                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    184503683                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       399411                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18189659                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9259658                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22679                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72776                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1243402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1166834                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2410236                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144270001                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13654575                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2327816                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21258194                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20349796                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7603619                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.603863                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142964316                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142869667                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93109701                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262846882                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.588295                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354236                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98117734                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120497981                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64006687                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2083147                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75769807                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.590317                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.131136                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30411999     40.14%     40.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20569575     27.15%     67.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8377687     11.06%     78.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4705258      6.21%     84.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3832693      5.06%     89.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1549575      2.05%     91.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1838335      2.43%     94.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       928879      1.23%     95.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3555806      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75769807                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98117734                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120497981                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17916076                       # Number of memory references committed
system.switch_cpus2.commit.loads             11022565                       # Number of loads committed
system.switch_cpus2.commit.membars              16224                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17313300                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108572990                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2453136                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3555806                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           256718669                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          378018720                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                5177963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98117734                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120497981                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98117734                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.916772                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.916772                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.090784                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.090784                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       649057106                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      197424680                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      186552553                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32448                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89951581                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32456226                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26459946                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2167429                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13719375                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12687308                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3500046                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        96182                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32469473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             178295118                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32456226                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16187354                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39605392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11518944                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5983518                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16028881                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1050670                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     87383190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.528514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.290284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        47777798     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2620730      3.00%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4895195      5.60%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4878904      5.58%     68.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3030777      3.47%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2407890      2.76%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1508939      1.73%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1418040      1.62%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18844917     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     87383190                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360819                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.982123                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33856639                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5921956                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         38046796                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       233244                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9324548                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5490779                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     213913529                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1377                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9324548                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        36314118                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1048457                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1505597                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35775311                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3415153                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     206276914                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           56                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1421781                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1045089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    289632532                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    962363695                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    962363695                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    179144522                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       110487995                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36718                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17640                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9500216                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19086487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9750330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       122434                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3587146                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         194472860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        35280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        154903070                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       302771                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     65761667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    201208792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     87383190                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.772687                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895382                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30178923     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18852818     21.57%     56.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12608835     14.43%     70.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8176924      9.36%     79.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8600669      9.84%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4168946      4.77%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3282900      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       748396      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       764779      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     87383190                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         966128     72.60%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        183732     13.81%     86.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       180958     13.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    129581990     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2081082      1.34%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17639      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14985011      9.67%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8237348      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     154903070                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.722072                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1330818                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    398822919                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    260270168                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    151365123                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     156233888                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       484955                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7408221                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2099                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2352313                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9324548                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         539090                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        92682                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    194508143                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       388400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19086487                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9750330                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17640                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         72506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          362                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1354734                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1204732                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2559466                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    152859070                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14301170                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2044000                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22347340                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21675307                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8046170                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.699348                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             151412761                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            151365123                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96478148                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        276888644                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.682740                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348437                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104333040                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    128464131                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     66044495                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        35280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2193651                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     78058642                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.645739                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146255                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29847109     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21758589     27.87%     66.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9038522     11.58%     77.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4509274      5.78%     83.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4504337      5.77%     89.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1824542      2.34%     91.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1835572      2.35%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       978390      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3762307      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     78058642                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104333040                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     128464131                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19076283                       # Number of memory references committed
system.switch_cpus3.commit.loads             11678266                       # Number of loads committed
system.switch_cpus3.commit.membars              17640                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18542403                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115736264                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2649518                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3762307                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           268804961                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          398347925                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2568391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104333040                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            128464131                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104333040                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.862158                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.862158                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.159880                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.159880                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       686661246                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      210270745                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      196501878                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         35280                       # number of misc regfile writes
system.l20.replacements                         23675                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550561                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27771                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.825033                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.551847                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.583946                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3118.531521                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           974.332686                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761360                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237874                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72591                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72591                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15341                       # number of Writeback hits
system.l20.Writeback_hits::total                15341                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72591                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72591                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72591                       # number of overall hits
system.l20.overall_hits::total                  72591                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23664                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23675                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23664                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23675                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23664                       # number of overall misses
system.l20.overall_misses::total                23675                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1495207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3988563501                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3990058708                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1495207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3988563501                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3990058708                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1495207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3988563501                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3990058708                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96255                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96266                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15341                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15341                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96255                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96266                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96255                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96266                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245847                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.245933                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.245847                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.245933                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.245847                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.245933                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168549.843687                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168534.686716                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168549.843687                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168534.686716                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135927.909091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168549.843687                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168534.686716                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4697                       # number of writebacks
system.l20.writebacks::total                     4697                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23664                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23675                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23664                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23675                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23664                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23675                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3719062662                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3720433239                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3719062662                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3720433239                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1370577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3719062662                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3720433239                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245847                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.245933                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.245847                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.245933                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.245847                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.245933                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157161.201065                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157146.071341                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157161.201065                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157146.071341                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124597.909091                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157161.201065                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157146.071341                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18608                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          155163                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22704                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.834170                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.774448                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.643413                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3210.416223                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           815.165916                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016546                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000645                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.783793                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.199015                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35719                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35719                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9232                       # number of Writeback hits
system.l21.Writeback_hits::total                 9232                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35719                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35719                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35719                       # number of overall hits
system.l21.overall_hits::total                  35719                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18592                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18607                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18592                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18607                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18592                       # number of overall misses
system.l21.overall_misses::total                18607                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2287996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2842917446                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2845205442                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2287996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2842917446                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2845205442                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2287996                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2842917446                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2845205442                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        54311                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54326                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9232                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9232                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        54311                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54326                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        54311                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54326                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342325                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342506                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342325                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342506                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342325                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342506                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 152910.792061                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 152910.487558                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 152910.792061                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 152910.487558                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 152910.792061                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 152910.487558                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2900                       # number of writebacks
system.l21.writebacks::total                     2900                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18592                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18607                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18592                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18607                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18592                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18607                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2626029681                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2628140977                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2626029681                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2628140977                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2626029681                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2628140977                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342325                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342506                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342325                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342506                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342325                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342506                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141245.142050                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141244.745365                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141245.142050                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141244.745365                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141245.142050                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141244.745365                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         24945                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          366224                       # Total number of references to valid blocks.
system.l22.sampled_refs                         29041                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.610585                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.319655                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.437892                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2659.200592                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1397.041861                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009111                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000595                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.649219                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.341075                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        46427                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  46427                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           13799                       # number of Writeback hits
system.l22.Writeback_hits::total                13799                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        46427                       # number of demand (read+write) hits
system.l22.demand_hits::total                   46427                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        46427                       # number of overall hits
system.l22.overall_hits::total                  46427                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        24931                       # number of ReadReq misses
system.l22.ReadReq_misses::total                24944                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        24931                       # number of demand (read+write) misses
system.l22.demand_misses::total                 24944                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        24931                       # number of overall misses
system.l22.overall_misses::total                24944                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1573434                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4260720244                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4262293678                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1573434                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4260720244                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4262293678                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1573434                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4260720244                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4262293678                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71358                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71371                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        13799                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            13799                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71358                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71371                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71358                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71371                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.349379                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.349498                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.349379                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.349498                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.349379                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.349498                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 170900.495127                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170874.506013                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 170900.495127                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170874.506013                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 121033.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 170900.495127                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170874.506013                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4297                       # number of writebacks
system.l22.writebacks::total                     4297                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        24931                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           24944                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        24931                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            24944                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        24931                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           24944                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3976497080                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3977923081                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3976497080                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3977923081                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1426001                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3976497080                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3977923081                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.349379                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.349498                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.349379                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.349498                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.349379                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.349498                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 159500.103486                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 159474.145326                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 159500.103486                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 159474.145326                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 109692.384615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 159500.103486                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 159474.145326                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          8664                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          293794                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12760                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.024608                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.419787                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     4.086228                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2531.675935                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1475.818049                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020610                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000998                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.618085                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.360307                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        31993                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31993                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           10190                       # number of Writeback hits
system.l23.Writeback_hits::total                10190                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        31993                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31993                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        31993                       # number of overall hits
system.l23.overall_hits::total                  31993                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         8647                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 8661                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         8647                       # number of demand (read+write) misses
system.l23.demand_misses::total                  8661                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         8647                       # number of overall misses
system.l23.overall_misses::total                 8661                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2050162                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1386817725                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1388867887                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2050162                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1386817725                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1388867887                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2050162                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1386817725                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1388867887                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        40640                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              40654                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        10190                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            10190                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        40640                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               40654                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        40640                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              40654                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.212771                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.213042                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.212771                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.213042                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.212771                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.213042                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 146440.142857                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 160381.372152                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 160358.836970                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 146440.142857                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 160381.372152                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 160358.836970                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 146440.142857                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 160381.372152                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 160358.836970                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4641                       # number of writebacks
system.l23.writebacks::total                     4641                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         8647                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            8661                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         8647                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             8661                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         8647                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            8661                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1890704                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1288178541                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1290069245                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1890704                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1288178541                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1290069245                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1890704                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1288178541                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1290069245                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.212771                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.213042                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.212771                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.213042                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.212771                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.213042                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 135050.285714                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 148974.041980                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 148951.535042                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 135050.285714                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 148974.041980                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 148951.535042                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 135050.285714                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 148974.041980                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 148951.535042                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996465                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015678176                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843336.072595                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996465                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15670515                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15670515                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15670515                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15670515                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15670515                       # number of overall hits
system.cpu0.icache.overall_hits::total       15670515                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1546577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1546577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1546577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1546577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1546577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1546577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15670526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15670526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15670526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15670526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15670526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15670526                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 140597.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 140597.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 140597.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 140597.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1506207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1506207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1506207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1506207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 136927.909091                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 136927.909091                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96255                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191881165                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96511                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1988.179223                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486360                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513640                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915962                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084038                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11616715                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11616715                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17201                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17201                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19326120                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19326120                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19326120                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19326120                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       362941                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       362941                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       363061                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        363061                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       363061                       # number of overall misses
system.cpu0.dcache.overall_misses::total       363061                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20696212924                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20696212924                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12324154                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12324154                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20708537078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20708537078                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20708537078                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20708537078                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11979656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11979656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19689181                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19689181                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19689181                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19689181                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030296                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018440                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018440                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018440                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018440                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 57023.628976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57023.628976                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102701.283333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102701.283333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 57038.726489                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 57038.726489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 57038.726489                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 57038.726489                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15341                       # number of writebacks
system.cpu0.dcache.writebacks::total            15341                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       266686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       266686                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       266806                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       266806                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       266806                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       266806                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96255                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96255                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96255                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96255                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96255                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96255                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4581437774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4581437774                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4581437774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4581437774                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4581437774                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4581437774                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008035                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008035                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47596.880931                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47596.880931                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47596.880931                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47596.880931                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47596.880931                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47596.880931                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993825                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929605752                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715139.763838                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993825                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18139762                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18139762                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18139762                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18139762                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18139762                       # number of overall hits
system.cpu1.icache.overall_hits::total       18139762                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2461511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2461511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18139778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18139778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18139778                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18139778                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18139778                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18139778                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54311                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232494339                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54567                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4260.713233                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.105119                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.894881                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828536                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171464                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22753054                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22753054                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4750324                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4750324                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10891                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10891                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10866                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10866                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27503378                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27503378                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27503378                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27503378                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       183398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       183398                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       183398                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        183398                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       183398                       # number of overall misses
system.cpu1.dcache.overall_misses::total       183398                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18388966551                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18388966551                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18388966551                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18388966551                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18388966551                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18388966551                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22936452                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22936452                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4750324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4750324                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10866                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10866                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27686776                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27686776                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27686776                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27686776                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007996                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007996                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006624                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006624                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006624                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006624                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100268.086626                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100268.086626                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100268.086626                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100268.086626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100268.086626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100268.086626                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9232                       # number of writebacks
system.cpu1.dcache.writebacks::total             9232                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       129087                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       129087                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       129087                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       129087                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       129087                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       129087                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54311                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54311                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54311                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54311                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54311                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3111126397                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3111126397                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3111126397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3111126397                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3111126397                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3111126397                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57283.541032                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 57283.541032                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 57283.541032                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57283.541032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 57283.541032                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57283.541032                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996564                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020072918                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056598.625000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996564                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14992163                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14992163                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14992163                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14992163                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14992163                       # number of overall hits
system.cpu2.icache.overall_hits::total       14992163                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1949757                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1949757                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1949757                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1949757                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1949757                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1949757                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14992180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14992180                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14992180                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14992180                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14992180                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14992180                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 114691.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 114691.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 114691.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 114691.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1586434                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1586434                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1586434                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1586434                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 122033.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 122033.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71358                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180999138                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71614                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2527.426732                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.701289                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.298711                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901177                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098823                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10365975                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10365975                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6861064                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6861064                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22315                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22315                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16224                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16224                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17227039                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17227039                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17227039                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17227039                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156706                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156706                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       156706                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        156706                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       156706                       # number of overall misses
system.cpu2.dcache.overall_misses::total       156706                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12558802328                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12558802328                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12558802328                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12558802328                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12558802328                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12558802328                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10522681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10522681                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6861064                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6861064                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16224                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16224                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17383745                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17383745                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17383745                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17383745                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014892                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014892                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009015                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009015                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009015                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009015                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 80142.447181                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 80142.447181                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 80142.447181                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 80142.447181                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 80142.447181                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 80142.447181                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13799                       # number of writebacks
system.cpu2.dcache.writebacks::total            13799                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85348                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85348                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85348                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85348                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85348                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85348                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71358                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71358                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71358                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71358                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71358                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4624245277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4624245277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4624245277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4624245277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4624245277                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4624245277                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 64803.459696                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 64803.459696                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 64803.459696                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 64803.459696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 64803.459696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 64803.459696                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997799                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018988738                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2200839.606911                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997799                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16028864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16028864                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16028864                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16028864                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16028864                       # number of overall hits
system.cpu3.icache.overall_hits::total       16028864                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2745513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2745513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2745513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2745513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2745513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2745513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16028881                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16028881                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16028881                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16028881                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16028881                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16028881                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 161500.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 161500.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 161500.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 161500.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 161500.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 161500.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2081832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2081832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2081832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2081832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2081832                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2081832                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 148702.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 148702.285714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 148702.285714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 148702.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 148702.285714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 148702.285714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 40640                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170410047                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 40896                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4166.912339                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.901634                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.098366                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905866                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094134                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10911684                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10911684                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7363319                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7363319                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17640                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17640                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17640                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17640                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18275003                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18275003                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18275003                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18275003                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       104991                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       104991                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       104991                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        104991                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       104991                       # number of overall misses
system.cpu3.dcache.overall_misses::total       104991                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7020306421                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7020306421                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7020306421                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7020306421                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7020306421                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7020306421                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11016675                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11016675                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7363319                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7363319                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17640                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17640                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17640                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18379994                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18379994                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18379994                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18379994                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009530                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009530                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005712                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005712                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005712                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005712                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66865.792506                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66865.792506                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 66865.792506                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 66865.792506                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 66865.792506                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 66865.792506                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        10190                       # number of writebacks
system.cpu3.dcache.writebacks::total            10190                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        64351                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        64351                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        64351                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        64351                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        64351                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        64351                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        40640                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        40640                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        40640                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        40640                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        40640                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        40640                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1598179411                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1598179411                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1598179411                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1598179411                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1598179411                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1598179411                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002211                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002211                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39325.280782                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 39325.280782                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 39325.280782                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39325.280782                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 39325.280782                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39325.280782                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
