[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2841212 heartbeat IPC: 3.52 cumulative IPC: 3.52 (Simulation time: 00 hr 00 min 18 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2841212 cumulative IPC: 3.52 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2841212 cumulative IPC: 3.52 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 7528578 heartbeat IPC: 2.133 cumulative IPC: 2.133 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 12104604 heartbeat IPC: 2.185 cumulative IPC: 2.159 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 16827032 heartbeat IPC: 2.118 cumulative IPC: 2.145 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 21424550 heartbeat IPC: 2.175 cumulative IPC: 2.152 (Simulation time: 00 hr 01 min 43 sec)
Simulation finished CPU 0 instructions: 50000001 cycles: 22873425 cumulative IPC: 2.186 (Simulation time: 00 hr 02 min 03 sec)
Simulation complete CPU 0 instructions: 50000001 cycles: 22873425 cumulative IPC: 2.186 (Simulation time: 00 hr 02 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.186 instructions: 50000001 cycles: 22873425
CPU 0 Branch Prediction Accuracy: 97.29% MPKI: 3.673 Average ROB Occupancy at Mispredict: 116.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01212
BRANCH_INDIRECT: 0.379
BRANCH_CONDITIONAL: 3.28
BRANCH_DIRECT_CALL: 0.00112
BRANCH_INDIRECT_CALL: 0.00022
BRANCH_RETURN: 0.00112

cpu0->cpu0_STLB TOTAL        ACCESS:      13682 HIT:      13386 MISS:        296 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      13682 HIT:      13386 MISS:        296 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 339.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       4177 HIT:       1526 MISS:       2651 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:       3557 HIT:       1135 MISS:       2422 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:         91 HIT:         21 MISS:         70 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:        261 HIT:        261 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        268 HIT:        109 MISS:        159 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 187.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1726426 HIT:    1724877 MISS:       1549 MSHR_MERGE:        277
cpu0->cpu0_L1I LOAD         ACCESS:    1726426 HIT:    1724877 MISS:       1549 MSHR_MERGE:        277
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 34.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   16621142 HIT:   16617480 MISS:       3662 MSHR_MERGE:       1018
cpu0->cpu0_L1D LOAD         ACCESS:    6642729 HIT:    6639635 MISS:       3094 MSHR_MERGE:        809
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9978092 HIT:    9977792 MISS:        300 MSHR_MERGE:        209
cpu0->cpu0_L1D TRANSLATION  ACCESS:        321 HIT:         53 MISS:        268 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 183.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1499857 HIT:    1499448 MISS:        409 MSHR_MERGE:        282
cpu0->cpu0_ITLB LOAD         ACCESS:    1499857 HIT:    1499448 MISS:        409 MSHR_MERGE:        282
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 19.84 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   15060876 HIT:   15045966 MISS:      14910 MSHR_MERGE:       1355
cpu0->cpu0_DTLB LOAD         ACCESS:   15060876 HIT:   15045966 MISS:      14910 MSHR_MERGE:       1355
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.29 cycles
cpu0->LLC TOTAL        ACCESS:       2651 HIT:          0 MISS:       2651 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2422 HIT:          0 MISS:       2422 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         70 HIT:          0 MISS:         70 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        159 HIT:          0 MISS:        159 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 171.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         32
  ROW_BUFFER_MISS:       2619
  AVG DBUS CONGESTED CYCLE: 2.747
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       1906
