$date
	Sat Apr  1 15:49:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 1 $ clk $end
$var reg 4 % opcode [3:0] $end
$scope module dut $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 4 ( opcode [3:0] $end
$var reg 32 ) out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b10 '
b1 &
b0 %
0$
b10 #
b1 "
b0 !
$end
#5
1$
#10
b1 !
b1 )
0$
b1 %
b1 (
b11 "
b11 &
#15
1$
#20
b0 !
b0 )
0$
b10 %
b10 (
b10101010101010101010101010101010 #
b10101010101010101010101010101010 '
b1010101010101010101010101010101 "
b1010101010101010101010101010101 &
#25
1$
#30
b0 !
b0 )
0$
b11 %
b11 (
#35
1$
#40
b11111111111111111111111111111111 !
b11111111111111111111111111111111 )
0$
b100 %
b100 (
#45
1$
#50
b0 !
b0 )
0$
b1000 %
b1000 (
b101 #
b101 '
b1 "
b1 &
#55
1$
#60
b1 !
b1 )
0$
b1001 %
b1001 (
b100000 "
b100000 &
#65
1$
#70
b0 !
b0 )
0$
b1010 %
b1010 (
b10000000000000000000000000000000 "
b10000000000000000000000000000000 &
#75
1$
#80
b11111111111111111111111111111110 !
b11111111111111111111111111111110 )
0$
b1011 %
b1011 (
b1 "
b1 &
#85
1$
#90
0$
