set sregfile_list [list
l_soc/core_with_l2/core/backend/ctrlBlock/fpDq/dataModule/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/gpaMem/mem/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/gpaMem/mem/dataBanks_1
l_soc/core_with_l2/core/backend/ctrlBlock/gpaMem/mem/dataBanks_2
l_soc/core_with_l2/core/backend/ctrlBlock/gpaMem/mem/dataBanks_3
l_soc/core_with_l2/core/backend/ctrlBlock/intDq0/dataModule/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/intDq1/dataModule/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/lsDq/dataModule/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/lsDq/dataModule/dataBanks_1
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_1
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_2
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_3
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_4
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_5
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_6
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_7
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_8
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_9
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_10
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_11
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_12
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_13
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_14
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/data_array/dataBanks_15
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_1
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_2
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_3
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_4
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_5
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_6
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_7
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_8
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_9
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_10
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_11
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_12
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_13
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_14
l_soc/core_with_l2/core/backend/ctrlBlock/memCtrl/ssit/valid_array/dataBanks_15
l_soc/core_with_l2/core/backend/ctrlBlock/pcMem/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/pcMem/dataBanks_1
l_soc/core_with_l2/core/backend/ctrlBlock/pcMem/dataBanks_2
l_soc/core_with_l2/core/backend/ctrlBlock/pcMem/dataBanks_3
l_soc/core_with_l2/core/backend/ctrlBlock/rob/vtypeBuffer/vtypeBuffer/dataBanks_0
l_soc/core_with_l2/core/backend/ctrlBlock/rob/vtypeBuffer/vtypeBuffer/dataBanks_1
l_soc/core_with_l2/core/backend/ctrlBlock/rob/vtypeBuffer/vtypeBuffer/dataBanks_2
l_soc/core_with_l2/core/backend/ctrlBlock/rob/vtypeBuffer/vtypeBuffer/dataBanks_3
l_soc/core_with_l2/core/backend/ctrlBlock/vecDq/dataModule/dataBanks_0
l_soc/core_with_l2/core/backend/pcTargetMem/targetMem/dataBanks_0
l_soc/core_with_l2/core/backend/pcTargetMem/targetMem/dataBanks_1
l_soc/core_with_l2/core/backend/pcTargetMem/targetMem/dataBanks_2
l_soc/core_with_l2/core/backend/pcTargetMem/targetMem/dataBanks_3
l_soc/core_with_l2/core/frontend/ftq/ftb_entry_mem/dataBanks_0
l_soc/core_with_l2/core/frontend/ftq/ftb_entry_mem/dataBanks_1
l_soc/core_with_l2/core/frontend/ftq/ftb_entry_mem/dataBanks_2
l_soc/core_with_l2/core/frontend/ftq/ftb_entry_mem/dataBanks_3
l_soc/core_with_l2/core/frontend/ftq/ftq_pc_mem/mem/dataBanks_0
l_soc/core_with_l2/core/frontend/ftq/ftq_pc_mem/mem/dataBanks_1
l_soc/core_with_l2/core/frontend/ftq/ftq_pc_mem/mem/dataBanks_2
l_soc/core_with_l2/core/frontend/ftq/ftq_pc_mem/mem/dataBanks_3
l_soc/core_with_l2/core/frontend/ftq/ftq_pd_mem/dataBanks_0
l_soc/core_with_l2/core/frontend/ftq/ftq_pd_mem/dataBanks_1
l_soc/core_with_l2/core/frontend/ftq/ftq_pd_mem/dataBanks_2
l_soc/core_with_l2/core/frontend/ftq/ftq_pd_mem/dataBanks_3
l_soc/core_with_l2/core/frontend/ftq/ftq_redirect_mem/dataBanks_0
l_soc/core_with_l2/core/frontend/ftq/ftq_redirect_mem/dataBanks_1
l_soc/core_with_l2/core/frontend/ftq/ftq_redirect_mem/dataBanks_2
l_soc/core_with_l2/core/frontend/ftq/ftq_redirect_mem/dataBanks_3
]