{
    "Aamer Jaleel": {
        "affiliation": "Nvidia",
        "citedby": {
            "2017-10-02": 3761,
            "2017-10-13": 3772
        },
        "email": "@nvidia.com",
        "hindex": 25,
        "hindex5y": 24,
        "i10index": 38,
        "i10index5y": 33,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 96
    },
    "Aaron J. Elmore": "",
    "Abhishek Bhattacharjee": {
        "affiliation": "Rutgers",
        "citedby": {
            "2017-10-02": 1028,
            "2017-10-13": 1031
        },
        "email": "@cs.rutgers.edu",
        "hindex": 15,
        "hindex5y": 15,
        "i10index": 18,
        "i10index5y": 18,
        "interests": [
            "Computer Systems",
            "Neuroengineering"
        ],
        "npubs": 44
    },
    "Adam Holmes": {
        "affiliation": "University of Chicago",
        "citedby": {
            "2017-10-02": 111,
            "2017-10-13": 120
        },
        "email": "@cornell.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Quantum Monte Carlo",
            "Electronic Structure Theory",
            "Quantum Chemistry",
            "High-Performance Computing"
        ],
        "npubs": 13
    },
    "Adam J. McPadden": "",
    "Aditya Agrawal": {
        "affiliation": "NVIDIA",
        "citedby": {
            "2017-10-02": 180,
            "2017-10-13": 183
        },
        "email": "@illinois.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture",
            "Deep Learning"
        ],
        "npubs": 14
    },
    "Akhil Arunkumar": {
        "affiliation": "Arizona State University",
        "citedby": {
            "2017-10-02": 45,
            "2017-10-13": 45
        },
        "email": "@asu.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Cache Architectures",
            "Memory System Design"
        ],
        "npubs": 8
    },
    "Alaa Alameldeen": {
        "affiliation": "Intel",
        "citedby": {
            "2018-04-10": 4776
        },
        "email": "@cs.wisc.edu",
        "hindex": 25,
        "hindex5y": 22,
        "i10index": 31,
        "i10index5y": 29,
        "interests": [
            "Computer Architecture",
            "Memory Systems",
            "Energy-Efficient Architectures",
            "Operating Systems",
            "Database Systems"
        ],
        "npubs": 50
    },
    "Alberto Delmas": "",
    "Alberto Delmas Lascorz": "",
    "Alex Ramirez": {
        "affiliation": "Google",
        "citedby": {
            "2017-10-02": 5421,
            "2017-10-13": 5447
        },
        "email": "@nvidia.com",
        "hindex": 39,
        "hindex5y": 27,
        "i10index": 120,
        "i10index5y": 75,
        "interests": [
            "Computer Architecture",
            "Supercomputing"
        ],
        "npubs": 931
    },
    "Ali Javadi-Abhari": "",
    "Alvy Lebeck": "",
    "AmirAli Abdolrashidi": {
        "affiliation": "University of California Riverside",
        "citedby": {
            "2017-10-02": 73,
            "2017-10-13": 73
        },
        "email": "@email.ucr.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [],
        "npubs": 11
    },
    "Amirali Boroumand": {
        "affiliation": "CMU",
        "citedby": {
            "2017-10-02": 133,
            "2017-10-13": 134
        },
        "email": "@cmu.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer System Architecture"
        ],
        "npubs": 12
    },
    "Anand Sivasubramaniam": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 10495,
            "2017-10-13": 10523
        },
        "email": "@cse.psu.edu",
        "hindex": 56,
        "hindex5y": 35,
        "i10index": 157,
        "i10index5y": 98,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Operating Systems",
            "Performance Evaluation",
            "Datacenters"
        ],
        "npubs": 329
    },
    "Andre Seznec": {
        "affiliation": "INRIA",
        "citedby": {
            "2017-10-02": 4358,
            "2017-10-13": 4373
        },
        "email": "@inria.fr",
        "hindex": 36,
        "hindex5y": 21,
        "i10index": 81,
        "i10index5y": 48,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 190
    },
    "Andreas Moshovos": {
        "affiliation": "University of Toronto",
        "citedby": {
            "2017-10-02": 4355,
            "2017-10-13": 4380
        },
        "email": "@eecg.toronto.edu",
        "hindex": 32,
        "hindex5y": 22,
        "i10index": 56,
        "i10index5y": 41,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 121
    },
    "Andrew A. Chien": {
        "affiliation": "University of Chicago and Argonne National Laboratory",
        "citedby": {
            "2017-10-02": 12784,
            "2017-10-13": 12801
        },
        "email": "@cs.uchicago.edu",
        "hindex": 55,
        "hindex5y": 24,
        "i10index": 153,
        "i10index5y": 58,
        "interests": [
            "computer architecture",
            "high-performance computing",
            "programming systems",
            "resilience",
            "data-intensive computing"
        ],
        "npubs": 349
    },
    "Andrew Lukefahr": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 177,
            "2017-10-13": 182
        },
        "email": "@indiana.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 14
    },
    "Ang Li": {
        "affiliation": "Pacific Northwest National Lab",
        "citedby": {
            "2017-03-24": 38,
            "2017-04-07": 38,
            "2017-10-14": 73
        },
        "email": "@pnnl.gov",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "GPU",
            "High Performance Computing",
            "Computer Architecture",
            "Compiler"
        ],
        "npubs": 20
    },
    "Animesh Jain": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-03": 12,
            "2017-10-13": 13
        },
        "email": "@umich.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Deep Neural Networks"
        ],
        "npubs": 7
    },
    "Antonio Gonzalez": {
        "affiliation": "Universitat Politecnica de Catalunya",
        "citedby": {
            "2017-10-02": 10152,
            "2017-10-13": 10270
        },
        "email": "@ac.upc.edu",
        "hindex": 50,
        "hindex5y": 25,
        "i10index": 211,
        "i10index5y": 107,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 1162
    },
    "Ariel Eizenberg": "",
    "Arrvindh Shriraman": {
        "affiliation": "Simon Fraser",
        "citedby": {
            "2017-10-02": 1062,
            "2017-10-13": 1071
        },
        "email": "@cs.sfu.ca",
        "hindex": 16,
        "hindex5y": 15,
        "i10index": 21,
        "i10index5y": 18,
        "interests": [
            "Computer Architecture",
            "Multiprocessors",
            "Synchronization",
            "Caches",
            "Hardware Accelerators"
        ],
        "npubs": 48
    },
    "Arun Raghavan": {
        "affiliation": "Oracle Labs",
        "citedby": {
            "2017-10-02": 433,
            "2017-10-13": 436
        },
        "email": "@oracle.com",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 9,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 18
    },
    "Arun Subramaniyan": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 12,
            "2017-10-13": 12
        },
        "email": "@umich.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 9
    },
    "Athanasios Chatzidimitriou": {
        "affiliation": "University of Athens",
        "citedby": {
            "2017-10-02": 33,
            "2017-10-13": 34
        },
        "email": "@di.uoa.gr",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Reliability",
            "Simulation"
        ],
        "npubs": 14
    },
    "Babak Falsafi": {
        "affiliation": "EPFL",
        "citedby": {
            "2017-10-02": 11445,
            "2017-10-13": 11486
        },
        "email": "@epfl.ch",
        "hindex": 54,
        "hindex5y": 41,
        "i10index": 109,
        "i10index5y": 87,
        "interests": [
            "Computer Architecture",
            "Cloud Computing",
            "Dark Silicon"
        ],
        "npubs": 259
    },
    "Babak Zamirai": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 46,
            "2017-10-13": 46
        },
        "email": "@umich.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Neural Networks",
            "Neuromorphic Accelerators",
            "Approximate Computing",
            "Computer Architecture"
        ],
        "npubs": 5
    },
    "Barry P. Rand": {
        "affiliation": "Princeton University",
        "citedby": {
            "2017-10-02": 9745,
            "2017-10-13": 9779
        },
        "email": "@princeton.edu",
        "hindex": 42,
        "hindex5y": 41,
        "i10index": 81,
        "i10index5y": 78,
        "interests": [
            "Thin film semiconductors",
            "photovoltaics",
            "light emitting devices",
            "organic electronics"
        ],
        "npubs": 122
    },
    "Benjamin C. Lee": {
        "affiliation": "Duke",
        "citedby": {
            "2017-10-02": 4333,
            "2017-10-13": 4356
        },
        "email": "@duke.edu",
        "hindex": 23,
        "hindex5y": 22,
        "i10index": 34,
        "i10index5y": 26,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 67
    },
    "Benjamin P. Wood": "",
    "Berkin Ilbeyi": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-10-02": 21,
            "2017-10-13": 22
        },
        "email": "@cornell.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Just-In-Time Compilers"
        ],
        "npubs": 7
    },
    "Bharat Sukhwani": "",
    "Bo Yuan": {
        "affiliation": "City University of New York. City College",
        "citedby": {
            "2017-10-02": 378,
            "2017-10-13": 385
        },
        "email": "@ccny.cuny.edu",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 10,
        "i10index5y": 10,
        "interests": [
            "VLSI",
            "DSP",
            "Machine Learning",
            "Communication"
        ],
        "npubs": 42
    },
    "Bob Brennan": "",
    "Bojian Zheng": "",
    "Brad Beckmann": "",
    "Brandon Lucia": {
        "affiliation": "CMU",
        "citedby": {
            "2017-10-02": 1092,
            "2017-10-13": 1102
        },
        "email": "@ece.cmu.edu",
        "hindex": 15,
        "hindex5y": 14,
        "i10index": 19,
        "i10index5y": 18,
        "interests": [
            "Computer Architecture",
            "Programming Languages",
            "Computer Systems",
            "Intermittent Computing",
            "Concurrency"
        ],
        "npubs": 50
    },
    "C. C. Bultink": "",
    "Cagri Balkesen": {
        "affiliation": "Oracle Labs",
        "citedby": {
            "2018-04-10": 462
        },
        "email": "@inf.ethz.ch",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 6,
        "interests": [
            "Databases",
            "Query Processing",
            "Modern Hardware",
            "Big Data",
            "Cloud Computing"
        ],
        "npubs": 19
    },
    "Caiwen Ding": {
        "affiliation": "Syracuse University",
        "citedby": {
            "2017-10-02": 22,
            "2017-10-13": 24
        },
        "email": "@syr.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Deep learning",
            "energy harvesting",
            "CAD"
        ],
        "npubs": 17
    },
    "Carmen G. Almudever": {
        "affiliation": "QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology",
        "citedby": {
            "2017-10-02": 69,
            "2017-10-13": 69
        },
        "email": "@tudelft.nl",
        "hindex": 5,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Quantum computing"
        ],
        "npubs": 30
    },
    "Carole-Jean Wu": {
        "affiliation": "Arizona State",
        "citedby": {
            "2017-10-02": 510,
            "2017-10-13": 516
        },
        "email": "@asu.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 13,
        "i10index5y": 13,
        "interests": [
            "Computer Architecture",
            "Cache Design",
            "Energy and Power Management",
            "Shared Resource Management"
        ],
        "npubs": 35
    },
    "Chang-Hong Hsu": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 108,
            "2017-10-13": 110
        },
        "email": "@umich.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Larg-scale system architecture",
            "computer architecture",
            "data center",
            "energy and power efficiency",
            "architecture for emerging workl"
        ],
        "npubs": 9
    },
    "Chanyoung Oh": {
        "affiliation": "University of Seoul",
        "citedby": {
            "2017-10-02": 17,
            "2017-10-13": 17
        },
        "email": "@uos.ac.kr",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "GPU computing",
            "Parallel computing",
            "Heterogeneous systems"
        ],
        "npubs": 5
    },
    "Chao Wang1": {
        "affiliation": "University of Southern California",
        "citedby": {
            "2017-10-02": 1881,
            "2017-10-13": 1884
        },
        "email": "@usc.edu",
        "hindex": 26,
        "hindex5y": 21,
        "i10index": 53,
        "i10index5y": 43,
        "interests": [
            "Formal Verification",
            "Concurrency and Parallelism",
            "Embedded Security"
        ],
        "npubs": 97
    },
    "Charles L. Haymes": "",
    "Charlie Roth": "",
    "Chen Zou": {
        "affiliation": "University of Chicago",
        "citedby": {
            "2017-10-02": 1,
            "2017-10-13": 1
        },
        "email": "@uchicago.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Electronic Design Automation"
        ],
        "npubs": 1
    },
    "Chita R. Das": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 8897,
            "2017-10-13": 8931
        },
        "email": "@cse.psu.edu",
        "hindex": 49,
        "hindex5y": 36,
        "i10index": 151,
        "i10index5y": 85,
        "interests": [
            "Computer Architecture",
            "Interconnection Networks",
            "Fault Tolerance",
            "Heterogeneous Architectures"
        ],
        "npubs": 371
    },
    "Chris Wilkerson": "",
    "Christian DeLozier": "",
    "Christopher Batten": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-10-03": 1787,
            "2017-10-13": 1794
        },
        "email": "@cornell.edu",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 22,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "VLSI"
        ],
        "npubs": 32
    },
    "Christopher J. Hughes": "",
    "Christopher J. Rossbach": {
        "affiliation": "UT Austin and VMware Research Group",
        "citedby": {
            "2017-10-02": 1394,
            "2017-10-13": 1403
        },
        "email": "@cs.utexas.edu",
        "hindex": 15,
        "hindex5y": 13,
        "i10index": 15,
        "i10index5y": 13,
        "interests": [
            "Operating Systems",
            "Virtualization",
            "Concurrency",
            "Heterogeneity",
            "Architecture"
        ],
        "npubs": 49
    },
    "Christopher Torng": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-10-02": 39,
            "2017-10-13": 40
        },
        "email": "@cornell.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "computer architecture",
            "vlsi"
        ],
        "npubs": 4
    },
    "Christopher W. Fletcher": {
        "affiliation": "UIUC",
        "citedby": {
            "2017-10-02": 1089,
            "2017-10-13": 1114
        },
        "email": "@mit.edu",
        "hindex": 16,
        "hindex5y": 16,
        "i10index": 19,
        "i10index5y": 18,
        "interests": [
            "Systems",
            "Architecture",
            "Security"
        ],
        "npubs": 31
    },
    "Christos Kozyrakis": {
        "affiliation": "Stanford",
        "citedby": {
            "2017-10-02": 15034,
            "2017-10-13": 15101
        },
        "email": "@stanford.edu",
        "hindex": 64,
        "hindex5y": 46,
        "i10index": 129,
        "i10index5y": 110,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Cloud Computing"
        ],
        "npubs": 238
    },
    "Daniel A. Jimenez": {
        "affiliation": "TAMU",
        "citedby": {
            "2017-10-02": 2131,
            "2017-10-13": 2135
        },
        "email": "@acm.org",
        "hindex": 21,
        "hindex5y": 17,
        "i10index": 40,
        "i10index5y": 25,
        "interests": [
            "computer architecture",
            "compilers",
            "machine learning"
        ],
        "npubs": 88
    },
    "Daniel J. Sorin": {
        "affiliation": "Duke University",
        "citedby": {
            "2017-10-03": 5887,
            "2017-10-13": 5904
        },
        "email": "@ee.duke.edu",
        "hindex": 37,
        "hindex5y": 27,
        "i10index": 68,
        "i10index5y": 51,
        "interests": [
            "computer architecture"
        ],
        "npubs": 136
    },
    "Daniel Lustig": {
        "affiliation": "NVIDIA",
        "citedby": {
            "2017-10-02": 344,
            "2017-10-13": 347
        },
        "email": "@nvidia.com",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 21
    },
    "Daniel M. Dreps": "",
    "Daniel Sanchez": {
        "affiliation": "MIT",
        "citedby": {
            "2017-10-02": 1357,
            "2017-10-13": 1364
        },
        "email": "@csail.mit.edu",
        "hindex": 15,
        "hindex5y": 15,
        "i10index": 19,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 44
    },
    "Daniel Wong": {
        "affiliation": "University of California Riverside",
        "citedby": {
            "2017-10-03": 272,
            "2017-10-13": 275
        },
        "email": "@ece.ucr.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "Energy Efficiency",
            "High Performance Computing"
        ],
        "npubs": 17
    },
    "Daphne I. Gorman": {
        "citedby": {
            "2018-04-10": 0
        },
        "email": "@ucsc.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 3
    },
    "David A. Wood": {
        "affiliation": "U. Wisconsin-Madison",
        "citedby": {
            "2017-10-02": 17497,
            "2017-10-13": 17549
        },
        "email": "@cs.wisc.edu",
        "hindex": 58,
        "hindex5y": 34,
        "i10index": 117,
        "i10index5y": 75,
        "interests": [
            "Computer architecture"
        ],
        "npubs": 282
    },
    "David Blaauw": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 24905,
            "2017-10-13": 25049
        },
        "email": "@umich.edu",
        "hindex": 78,
        "hindex5y": 52,
        "i10index": 327,
        "i10index5y": 230,
        "interests": [
            "Integrated Circuit Design",
            "Low Power Sensors"
        ],
        "npubs": 744
    },
    "David Lo": {
        "affiliation": "Google",
        "citedby": {
            "2017-10-02": 323,
            "2017-10-13": 327
        },
        "email": "@stanford.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "Datacenter",
            "Parallel Architecture"
        ],
        "npubs": 8
    },
    "David Nellans": {
        "affiliation": "Nvidia",
        "citedby": {
            "2017-10-02": 1127,
            "2017-10-13": 1138
        },
        "email": "@nellans.org",
        "hindex": 18,
        "hindex5y": 17,
        "i10index": 26,
        "i10index5y": 24,
        "interests": [],
        "npubs": 56
    },
    "David Wentzlaff": {
        "affiliation": "Princeton University",
        "citedby": {
            "2017-10-02": 4663,
            "2017-10-13": 4707
        },
        "email": "@princeton.edu",
        "hindex": 21,
        "hindex5y": 19,
        "i10index": 35,
        "i10index5y": 28,
        "interests": [
            "Computer Architecture",
            "Operating Systems"
        ],
        "npubs": 88
    },
    "Davoud Anoushe Jamshidi": "",
    "Dean Sanner": "",
    "Dennis Sylvester": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 17776,
            "2017-10-13": 17886
        },
        "email": "@umich.edu",
        "hindex": 70,
        "hindex5y": 49,
        "i10index": 289,
        "i10index5y": 206,
        "interests": [
            "Integrated circuits",
            "VLSI"
        ],
        "npubs": 635
    },
    "Devashree Tripathy": {
        "affiliation": "University of California Riverside",
        "citedby": {
            "2017-10-02": 13,
            "2017-10-13": 13
        },
        "email": "@ucr.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 6
    },
    "Diana Franklin": {
        "affiliation": "University of Chicago",
        "citedby": {
            "2017-10-03": 579,
            "2017-10-13": 583
        },
        "email": "@cs.ucsb.edu",
        "hindex": 13,
        "hindex5y": 12,
        "i10index": 15,
        "i10index5y": 15,
        "interests": [
            "computer architecture",
            "computer science education"
        ],
        "npubs": 83
    },
    "Dimin Niu": {
        "affiliation": "Samsung",
        "citedby": {
            "2017-10-02": 813,
            "2017-10-13": 818
        },
        "email": "@ssi.samsung.com",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 16,
        "i10index5y": 16,
        "interests": [
            "Computer Architecture",
            "Non-Volatile Memory",
            "VLSI Design",
            "3D IC design"
        ],
        "npubs": 48
    },
    "Dimitrios Skarlatos": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-10-02": 2,
            "2017-10-13": 3
        },
        "email": "@illinois.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Cloud Computing",
            "Computer Systems"
        ],
        "npubs": 4
    },
    "Dimitris Gizopoulos": {
        "affiliation": "University of Athens",
        "citedby": {
            "2017-10-02": 2553,
            "2017-10-13": 2562
        },
        "email": "@di.uoa.gr",
        "hindex": 28,
        "hindex5y": 18,
        "i10index": 68,
        "i10index5y": 42,
        "interests": [
            "Computer Architecture",
            "Hardware",
            "Fault Tolerance",
            "Dependability"
        ],
        "npubs": 233
    },
    "Divya Mahajan": {
        "affiliation": "Georgia Institute of Technology",
        "citedby": {
            "2017-10-02": 99,
            "2017-10-13": 102
        },
        "email": "@gatech.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture",
            "Microarchitecture Design",
            "Approximate Computing"
        ],
        "npubs": 13
    },
    "Dmitry Ponomarev": {
        "affiliation": "Binghamton University",
        "citedby": {
            "2017-10-02": 1747,
            "2017-10-13": 1751
        },
        "email": "@cs.binghamton.edu",
        "hindex": 22,
        "hindex5y": 15,
        "i10index": 49,
        "i10index5y": 27,
        "interests": [
            "Computer Architecture",
            "Hardware Security",
            "Energy-Efficient Design",
            "High-Performance Computing"
        ],
        "npubs": 113
    },
    "Donghyuk Lee": {
        "affiliation": "NVIDIA",
        "citedby": {
            "2017-10-02": 1641,
            "2017-10-13": 1650
        },
        "email": "@nvidia.com",
        "hindex": 20,
        "hindex5y": 19,
        "i10index": 25,
        "i10index5y": 23,
        "interests": [
            "Computer Architecture",
            "Memory System",
            "DRAM",
            "Bioinformatic"
        ],
        "npubs": 57
    },
    "Douglas M. Carmean": "",
    "Eduard Ayguade": {
        "affiliation": "Universitat Politecnica de Catalunya / Barcelona Supercomputing Center",
        "citedby": {
            "2017-10-02": 8142,
            "2017-10-13": 8161
        },
        "email": "@ac.upc.edu",
        "hindex": 46,
        "hindex5y": 34,
        "i10index": 172,
        "i10index5y": 94,
        "interests": [
            "High-performance computing",
            "Programming models",
            "Computer architecture"
        ],
        "npubs": 592
    },
    "Edward Suh": {
        "affiliation": "Cornell",
        "citedby": {
            "2017-10-02": 7063,
            "2017-10-13": 7110
        },
        "email": "@csl.cornell.edu",
        "hindex": 30,
        "hindex5y": 26,
        "i10index": 44,
        "i10index5y": 36,
        "interests": [
            "Computer Architecture",
            "Security"
        ],
        "npubs": 105
    },
    "Eiman Ebrahimi": {
        "affiliation": "Nvidia",
        "citedby": {
            "2017-10-02": 1086,
            "2017-10-13": 1089
        },
        "email": "@nvidia.com",
        "hindex": 13,
        "hindex5y": 12,
        "i10index": 15,
        "i10index5y": 14,
        "interests": [
            "Computer and System Architecture",
            "Memory Subsystems"
        ],
        "npubs": 27
    },
    "Elvira Teran": {
        "affiliation": "tamu",
        "citedby": {
            "2017-10-02": 11,
            "2017-10-13": 11
        },
        "email": "@tamu.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 4
    },
    "Emmanuel Onzon": "",
    "Engin Ipek": {
        "affiliation": "U. Rochester",
        "citedby": {
            "2017-10-02": 3879,
            "2017-10-13": 3904
        },
        "email": "@cs.rochester.edu",
        "hindex": 19,
        "hindex5y": 19,
        "i10index": 22,
        "i10index5y": 22,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 43
    },
    "Eric Chung": {
        "affiliation": "Microsoft",
        "citedby": {
            "2017-10-02": 1587,
            "2017-10-13": 1611
        },
        "email": "@microsoft.com",
        "hindex": 18,
        "hindex5y": 15,
        "i10index": 18,
        "i10index5y": 16,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 70
    },
    "Eric Sedlar": {
        "affiliation": "Oracle Labs",
        "citedby": {
            "2017-10-02": 2450,
            "2017-10-13": 2475
        },
        "email": "@oracle.com",
        "hindex": 22,
        "hindex5y": 18,
        "i10index": 35,
        "i10index5y": 29,
        "interests": [
            "Computer Science"
        ],
        "npubs": 111
    },
    "Evangelos Vlachos": "",
    "Evgeny Bolotin": {
        "affiliation": "Nvidia",
        "citedby": {
            "2017-10-02": 1333,
            "2017-10-13": 1339
        },
        "email": "@nvidia.com",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 15,
        "i10index5y": 14,
        "interests": [],
        "npubs": 31
    },
    "Ezhil R. M. Balasubramanian": "",
    "Felix Heide": {
        "affiliation": "Stanford University/Algolux",
        "citedby": {
            "2017-10-02": 599,
            "2017-10-13": 609
        },
        "email": "@stanford.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 13,
        "i10index5y": 13,
        "interests": [
            "Optimization",
            "Computational photography"
        ],
        "npubs": 44
    },
    "Fred Chong": {
        "affiliation": "U. Chicago",
        "citedby": {
            "2017-10-02": 3811,
            "2017-10-13": 3831
        },
        "email": "@cs.uchicago.edu",
        "hindex": 33,
        "hindex5y": 25,
        "i10index": 63,
        "i10index5y": 41,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 209
    },
    "Frederic T. Chong": "",
    "Gabriel Falcao": {
        "affiliation": "Instituto de Telecomunicacoes. University of Coimbra. Portugal",
        "citedby": {
            "2017-10-02": 755,
            "2017-10-13": 756
        },
        "email": "@deec.uc.pt",
        "hindex": 13,
        "hindex5y": 11,
        "i10index": 16,
        "i10index5y": 12,
        "interests": [
            "Parallel computing",
            "computer architectures",
            "signal processing",
            "LDPC codes",
            "medical imaging"
        ],
        "npubs": 82
    },
    "Geng Yuan": {
        "affiliation": "Syracuse University",
        "citedby": {
            "2018-04-10": 11
        },
        "email": "@syr.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Hardware system design",
            "Deep learning"
        ],
        "npubs": 4
    },
    "George Papadimitriou": {
        "affiliation": "University of Athens",
        "citedby": {
            "2017-10-03": 2,
            "2017-10-13": 2
        },
        "email": "@di.uoa.gr",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Hardware",
            "Fault Tolerance",
            "Dependability",
            "Silicon Validation"
        ],
        "npubs": 7
    },
    "Georgios Giannikis": {
        "affiliation": "Oracle Labs",
        "citedby": {
            "2017-10-02": 245,
            "2017-10-13": 245
        },
        "email": "@inf.ethz.ch",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 3,
        "interests": [
            "Databases",
            "Data Processing",
            "Data Analytics",
            "Cloud Computing"
        ],
        "npubs": 18
    },
    "Gerard O'Leary": {
        "affiliation": "University of Toronto",
        "citedby": {
            "2017-10-02": 0,
            "2017-10-13": 0
        },
        "email": "@mail.utoronto.ca",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "VLSI",
            "Machine Learning",
            "Neural Signal Processing"
        ],
        "npubs": 1
    },
    "Gilles Pokam": {
        "affiliation": "Intel",
        "citedby": {
            "2017-10-02": 1140,
            "2017-10-13": 1153
        },
        "email": "@intel.com",
        "hindex": 18,
        "hindex5y": 16,
        "i10index": 21,
        "i10index5y": 18,
        "interests": [
            "Computer Architecture",
            "Software Systems and Applications"
        ],
        "npubs": 76
    },
    "Guangyu Sun": {
        "affiliation": "Peking U.",
        "citedby": {
            "2017-10-02": 2458,
            "2017-10-13": 2498
        },
        "email": "@pku.edu.cn",
        "hindex": 24,
        "hindex5y": 22,
        "i10index": 43,
        "i10index5y": 42,
        "interests": [
            "Computer Architecture",
            "Storage System",
            "NN Acceleration"
        ],
        "npubs": 101
    },
    "Gunjae Koo": {
        "affiliation": "University of Southern California",
        "citedby": {
            "2017-10-02": 56,
            "2017-10-13": 56
        },
        "email": "@usc.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "High Performance Computing",
            "SoC"
        ],
        "npubs": 10
    },
    "Guoyang Chen": {
        "affiliation": "Qualcomm",
        "citedby": {
            "2017-10-02": 80,
            "2017-10-13": 82
        },
        "email": "@ncsu.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "compilers",
            "program analysis and optimizations",
            "heterogeneous computing",
            "high performance computing"
        ],
        "npubs": 14
    },
    "H. V. Krishna Giri Narra": "",
    "Hadi Esmaeilzadeh": {
        "affiliation": "University of California, San Diego",
        "citedby": {
            "2017-10-02": 3382,
            "2017-10-13": 3414
        },
        "email": "@eng.ucsd.edu",
        "hindex": 18,
        "hindex5y": 18,
        "i10index": 31,
        "i10index5y": 26,
        "interests": [
            "Computer Architecture",
            "Machine Learning",
            "VLSI",
            "Approximate Computing",
            "Dark Silicon"
        ],
        "npubs": 87
    },
    "Hadi Esmailzadeh": {
        "affiliation": "Georgia Tech",
        "citedby": {
            "2017-10-02": 3366,
            "2017-10-13": 3414
        },
        "email": "@eng.ucsd.edu",
        "hindex": 18,
        "hindex5y": 18,
        "i10index": 31,
        "i10index5y": 26,
        "interests": [
            "Computer Architecture",
            "Machine Learning",
            "VLSI",
            "Approximate Computing",
            "Dark Silicon"
        ],
        "npubs": 87
    },
    "Haibo Zhang": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-03": 9,
            "2017-10-13": 10
        },
        "email": "@psu.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 3
    },
    "Hanhwi Jang": "",
    "Hanjun Kim": {
        "affiliation": "POSTECH",
        "citedby": {
            "2017-10-03": 362,
            "2017-10-13": 367
        },
        "email": "@postech.ac.kr",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 10,
        "i10index5y": 10,
        "interests": [
            "Computer Architecture",
            "Compiler",
            "Parallel Programming"
        ],
        "npubs": 19
    },
    "Hardik Sharma": {
        "affiliation": "Georgia Institute of Technology",
        "citedby": {
            "2017-10-02": 52,
            "2017-10-13": 53
        },
        "email": "@gatech.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "Approximate Computing",
            "Machine Learning",
            "Alternative Computing Technologies"
        ],
        "npubs": 9
    },
    "Hari Cherupalli": {
        "affiliation": "University of Minnesota",
        "citedby": {
            "2017-10-02": 13,
            "2017-10-13": 13
        },
        "email": "@umn.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Hardware Security",
            "Ultra-Low-Power Processors",
            "IoT"
        ],
        "npubs": 8
    },
    "Harold W. Cain": {
        "affiliation": "Qualcomm Datacenter Technologies. Inc.",
        "citedby": {
            "2017-10-02": 1305,
            "2017-10-13": 1306
        },
        "email": "@qti.qualcomm.com",
        "hindex": 16,
        "hindex5y": 12,
        "i10index": 19,
        "i10index5y": 14,
        "interests": [
            "Computer Architecture",
            "Hardware/software co-design",
            "cache coherence and multiprocessor cache hierarchies",
            "transactional memory"
        ],
        "npubs": 39
    },
    "Hasan Hassan": {
        "affiliation": "ETH Zurich",
        "citedby": {
            "2017-10-02": 114,
            "2017-10-13": 115
        },
        "email": "@inf.ethz.ch",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture",
            "Memory Systems"
        ],
        "npubs": 16
    },
    "Henry Duwe": {
        "affiliation": "University of Illinois",
        "citedby": {
            "2017-10-02": 96,
            "2017-10-13": 96
        },
        "email": "",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [],
        "npubs": 21
    },
    "Henry Hoffmann": {
        "affiliation": "University of Chicago",
        "citedby": {
            "2017-10-02": 5216,
            "2017-10-13": 5245
        },
        "email": "@cs.uchicago.edu",
        "hindex": 31,
        "hindex5y": 28,
        "i10index": 48,
        "i10index5y": 44,
        "interests": [
            "Self-aware computing",
            "Architecture",
            "Operating Systems",
            "Control Theory"
        ],
        "npubs": 122
    },
    "Hoda Naghibijouybari": {
        "affiliation": "University of California. Riverside",
        "citedby": {
            "2017-10-02": 14,
            "2017-10-13": 16
        },
        "email": "@ucr.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Hardware Security",
            "Computer Architecture",
            "GPUs Security",
            "Covert Channels and Side Channels"
        ],
        "npubs": 4
    },
    "Hongzhong Zheng": "",
    "Hung-Wei Tseng": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-10-02": 451,
            "2017-10-13": 453
        },
        "email": "@ncsu.edu",
        "hindex": 10,
        "hindex5y": 9,
        "i10index": 10,
        "i10index5y": 7,
        "interests": [
            "Computer architecture",
            "computer networks",
            "storage systems",
            "high performance computing"
        ],
        "npubs": 25
    },
    "Imran Ashraf": {
        "affiliation": "QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology",
        "citedby": {
            "2018-04-10": 25
        },
        "email": "@tudelft.nl",
        "hindex": 4,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Compilation and simulation for quantum computing",
            "Advanced profiling",
            "workload characterization",
            "hardware software co-design",
            "mu"
        ],
        "npubs": 19
    },
    "Isaac Gelado": {
        "affiliation": "NVIDIA",
        "citedby": {
            "2017-10-02": 854,
            "2017-10-13": 859
        },
        "email": "@nvidia.com",
        "hindex": 13,
        "hindex5y": 12,
        "i10index": 13,
        "i10index5y": 12,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 28
    },
    "Ivan Tanasic": {
        "affiliation": "Universitat Politecnica de Catalunya / Barcelona Supercomputing Center",
        "citedby": {
            "2017-10-02": 77,
            "2017-10-13": 78
        },
        "email": "@ac.upc.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 3
    },
    "J. C. de Sterke": "",
    "J. van Someren": "",
    "Jack Sampson": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 1754,
            "2017-10-13": 1767
        },
        "email": "@cse.psu.edu",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 26,
        "i10index5y": 25,
        "interests": [
            "Computer Architecture",
            "Dark Silicon",
            "Memory Systems"
        ],
        "npubs": 76
    },
    "Jae Lee": "",
    "Jae-Eon Jo": "",
    "James Hoe": {
        "affiliation": "CMU",
        "citedby": {
            "2017-10-02": 5243,
            "2017-10-13": 5272
        },
        "email": "@ece.cmu.edu",
        "hindex": 37,
        "hindex5y": 25,
        "i10index": 84,
        "i10index5y": 59,
        "interests": [
            "Computer Architecture",
            "Reconfigurable Computing",
            "Field Programmable Gate Arrays",
            "Hardware Acceleration"
        ],
        "npubs": 162
    },
    "James Tuck": {
        "citedby": {
            "2018-03-29": 1970
        },
        "email": "@ncsu.edu",
        "hindex": 17,
        "hindex5y": 12,
        "i10index": 22,
        "i10index5y": 16,
        "interests": [
            "Computer Architecture",
            "Compilers",
            "Programming Languages"
        ],
        "npubs": 62
    },
    "Jan Van Lunteren": "",
    "Jangwoo Kim": {
        "affiliation": "Seoul National University",
        "citedby": {
            "2017-10-03": 1061,
            "2017-10-13": 1067
        },
        "email": "@snu.ac.kr",
        "hindex": 11,
        "hindex5y": 11,
        "i10index": 16,
        "i10index5y": 14,
        "interests": [
            "Computer Architecture",
            "Performance Modeling",
            "Cloud Computing"
        ],
        "npubs": 25
    },
    "Jason Mars": {
        "affiliation": "U. Michigan",
        "citedby": {
            "2017-10-02": 1727,
            "2017-10-13": 1747
        },
        "email": "@umich.edu",
        "hindex": 22,
        "hindex5y": 22,
        "i10index": 29,
        "i10index5y": 26,
        "interests": [
            "Computer Architecture",
            "Runtime Systems",
            "Compilers",
            "Emerging Cloud/Mobile Platforms"
        ],
        "npubs": 74
    },
    "Jayneel Gandhi": {
        "affiliation": "VMware Research Group",
        "citedby": {
            "2017-10-02": 419,
            "2017-10-13": 420
        },
        "email": "@cs.wisc.edu",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Computer Architecture",
            "Operating Systems",
            "Memory System Design",
            "Virtualization",
            "Virtual Memory"
        ],
        "npubs": 14
    },
    "Jee Ho Ryoo": {
        "affiliation": "The University of Texas at Austin",
        "citedby": {
            "2017-10-02": 113,
            "2017-10-13": 114
        },
        "email": "@oracle.com",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [],
        "npubs": 17
    },
    "Jeremie S. Kim": {
        "citedby": {
            "2018-02-15": 248
        },
        "email": "@andrew.cmu.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Bioinformatics"
        ],
        "npubs": 8
    },
    "Ji Kim": "",
    "Jian Tang": {
        "affiliation": "Syracuse University",
        "citedby": {
            "2017-10-02": 4632,
            "2017-10-13": 4654
        },
        "email": "@syr.edu",
        "hindex": 33,
        "hindex5y": 28,
        "i10index": 56,
        "i10index5y": 47,
        "interests": [
            "Mobile Computing",
            "Wireless Networking",
            "Deep Learning",
            "Big Data",
            "Cloud Computing"
        ],
        "npubs": 117
    },
    "Jidong Zhai": "",
    "Jing Li": "",
    "Jingcheng Wang": "",
    "Jinyang1 Li": "",
    "Joao Pedro Cerqueira": "",
    "Joel Emer": {
        "affiliation": "NVIDIA, MIT",
        "citedby": {
            "2017-10-02": 10269,
            "2017-10-13": 10313
        },
        "email": "@csail.mit.edu",
        "hindex": 47,
        "hindex5y": 31,
        "i10index": 87,
        "i10index5y": 64,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 190
    },
    "John Kim": {
        "affiliation": "KAIST",
        "citedby": {
            "2017-10-02": 3835,
            "2017-10-13": 3859
        },
        "email": "@kaist.edu",
        "hindex": 25,
        "hindex5y": 24,
        "i10index": 37,
        "i10index5y": 34,
        "interests": [
            "computer architecture",
            "interconnection networks"
        ],
        "npubs": 85
    },
    "John Kloosterman": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 5,
            "2017-10-13": 6
        },
        "email": "@umich.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Compilers"
        ],
        "npubs": 1
    },
    "John Sartori": {
        "affiliation": "University of Minnesota",
        "citedby": {
            "2017-10-02": 982,
            "2017-10-13": 985
        },
        "email": "@umn.edu",
        "hindex": 16,
        "hindex5y": 15,
        "i10index": 22,
        "i10index5y": 20,
        "interests": [
            "Computer Architecture",
            "Computer-Aided Design",
            "Stochastic Computing",
            "Low-Power Design and Architecture",
            "Application-aware Design"
        ],
        "npubs": 54
    },
    "John Wilson": "",
    "Jon Beaumont": "",
    "Jonathan Assouline": {
        "affiliation": "Algolux",
        "citedby": {
            "2017-10-02": 14,
            "2017-10-13": 16
        },
        "email": "@algolux.com",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Vision",
            "Computational Imaging",
            "RFID",
            "Logistic",
            "Medical"
        ],
        "npubs": 2
    },
    "Jonathan Bailey": "",
    "Jongse Park": {
        "affiliation": "Georgia Institute of Technology",
        "citedby": {
            "2017-10-02": 319,
            "2017-10-13": 324
        },
        "email": "@gatech.edu",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 9,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture",
            "Machine Learning",
            "Programming Language",
            "Compiler",
            "Alternative Computing Technologies"
        ],
        "npubs": 20
    },
    "Joon Kyung Kim": {
        "affiliation": "Georgia Institute of Technology",
        "citedby": {
            "2017-10-02": 26,
            "2017-10-13": 27
        },
        "email": "@gatech.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Compilers",
            "Operating Systems",
            "Computer Architecture"
        ],
        "npubs": 2
    },
    "Joonmoo Huh": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-10-02": 8,
            "2017-10-13": 8
        },
        "email": "@ncsu.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Compiler Optimization"
        ],
        "npubs": 10
    },
    "Jorge Albericio": {
        "affiliation": "NVIDIA",
        "citedby": {
            "2017-10-02": 176,
            "2017-10-13": 179
        },
        "email": "@ece.toronto.edu",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 27
    },
    "Jose Maria Arnau": {
        "affiliation": "Universitat Politecnica de Catalunya",
        "citedby": {
            "2017-10-02": 89,
            "2017-10-13": 89
        },
        "email": "@ac.upc.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 13
    },
    "Jose Renau": {
        "affiliation": "UC Santa Cruz",
        "citedby": {
            "2017-10-02": 2496,
            "2017-10-13": 2504
        },
        "email": "@ucsc.edu",
        "hindex": 21,
        "hindex5y": 15,
        "i10index": 32,
        "i10index5y": 24,
        "interests": [
            "computer architecture"
        ],
        "npubs": 94
    },
    "Josep Torrellas": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-10-02": 11299,
            "2017-10-13": 11321
        },
        "email": "@illinois.edu",
        "hindex": 58,
        "hindex5y": 36,
        "i10index": 155,
        "i10index5y": 100,
        "interests": [
            "Computer architecture",
            "parallel computing",
            "shared-memory architectures"
        ],
        "npubs": 340
    },
    "Joseph Devietti": "",
    "Joshua Landgraf": "",
    "Jung Ho Ahn": {
        "affiliation": "SNU",
        "citedby": {
            "2017-10-02": 6055,
            "2017-10-13": 6087
        },
        "email": "@snu.ac.kr",
        "hindex": 28,
        "hindex5y": 25,
        "i10index": 38,
        "i10index5y": 36,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 96
    },
    "Kaisheng Ma": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 297,
            "2017-10-13": 301
        },
        "email": "@psu.edu",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Energy harvesting architecture",
            "Deep learning"
        ],
        "npubs": 32
    },
    "Karthikeyan Sankaralingam": {
        "affiliation": "U. Wisconsin-Madison",
        "citedby": {
            "2017-10-02": 5092,
            "2017-10-13": 5124
        },
        "email": "@cs.wisc.edu",
        "hindex": 32,
        "hindex5y": 26,
        "i10index": 56,
        "i10index5y": 47,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 147
    },
    "Kathryn S. McKinley": {
        "affiliation": "Google",
        "citedby": {
            "2017-10-02": 12023,
            "2017-10-13": 12065
        },
        "email": "@cs.utexas.edu",
        "hindex": 57,
        "hindex5y": 37,
        "i10index": 137,
        "i10index5y": 93,
        "interests": [
            "Programming Language Implementation"
        ],
        "npubs": 284
    },
    "Kei Hiraki": "",
    "Kenneth R. Brown": {
        "affiliation": "Georgia Institute of Technology",
        "citedby": {
            "2017-10-03": 1999,
            "2017-10-13": 2009
        },
        "email": "@chemistry.gatech.edu",
        "hindex": 24,
        "hindex5y": 19,
        "i10index": 45,
        "i10index5y": 35,
        "interests": [
            "Quantum Information",
            "Quantum Computation",
            "Cold Molecular Ions",
            "Ion Traps"
        ],
        "npubs": 130
    },
    "Khaled N. Khasawneh": {
        "affiliation": "University of California. Riverside",
        "citedby": {
            "2017-10-02": 14,
            "2017-10-13": 15
        },
        "email": "@ucr.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Hardware support for security",
            "malware detection",
            "adversarial machine learning",
            "side channel",
            "covert channel"
        ],
        "npubs": 6
    },
    "Khalid Al-Hawaj": "",
    "Kim Hazelwood": {
        "affiliation": "Facebook",
        "citedby": {
            "2017-10-02": 4878,
            "2017-10-13": 4903
        },
        "email": "@fb.com",
        "hindex": 25,
        "hindex5y": 17,
        "i10index": 33,
        "i10index5y": 26,
        "interests": [
            "computer architecture",
            "data centers",
            "performance analysis",
            "workload characterization",
            "binary translation"
        ],
        "npubs": 72
    },
    "Kiran Kumar Matam": {
        "affiliation": "University of Southern California",
        "citedby": {
            "2017-10-02": 112,
            "2017-10-13": 114
        },
        "email": "@usc.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Parallel computing"
        ],
        "npubs": 13
    },
    "Koen Bertels": {
        "affiliation": "QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology.",
        "citedby": {
            "2017-10-02": 3136,
            "2017-10-13": 3147
        },
        "email": "@tudelft.nl",
        "hindex": 25,
        "hindex5y": 20,
        "i10index": 81,
        "i10index5y": 46,
        "interests": [
            "Computer Engineering"
        ],
        "npubs": 350
    },
    "Krishna T. Malladi": {
        "affiliation": "Samsung",
        "citedby": {
            "2017-10-02": 232,
            "2017-10-13": 232
        },
        "email": "@alumni.stanford.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer architecture",
            "Memory systems",
            "Datacenters",
            "VLSI"
        ],
        "npubs": 29
    },
    "Krste Asanovi": {
        "affiliation": "Berkeley",
        "citedby": {
            "2017-10-02": 12968,
            "2017-10-13": 13048
        },
        "email": "@eecs.berkeley.edu",
        "hindex": 50,
        "hindex5y": 38,
        "i10index": 119,
        "i10index5y": 87,
        "interests": [
            "Computer Architecture",
            "VLSI Design",
            "Parallel Programming"
        ],
        "npubs": 304
    },
    "Kyle Mandli": {
        "affiliation": "Columbia University",
        "citedby": {
            "2017-10-02": 215,
            "2017-10-13": 216
        },
        "email": "@columbia.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 6,
        "interests": [],
        "npubs": 9
    },
    "Kyu-Hyoun Kim": "",
    "Laxmi Narayan Bhuyan": "",
    "Lei Yu": {
        "affiliation": "Binghamton University",
        "citedby": {
            "2017-10-02": 6587,
            "2017-10-13": 6614
        },
        "email": "@cs.binghamton.edu",
        "hindex": 16,
        "hindex5y": 14,
        "i10index": 19,
        "i10index5y": 14,
        "interests": [
            "Machine Learning",
            "Data Mining",
            "Artificial Intelligence",
            "Feature Selection",
            "Reinforcement Learning"
        ],
        "npubs": 48
    },
    "Lei Zhang": "",
    "Leonardo DiCarlo": {
        "affiliation": "QuTech, Delft University of Technology",
        "citedby": {
            "2017-10-03": 5424,
            "2017-10-13": 5438
        },
        "email": "@tudelft.nl",
        "hindex": 32,
        "hindex5y": 30,
        "i10index": 38,
        "i10index5y": 36,
        "interests": [
            "Superconducting quantum circuits",
            "quantum computation and information"
        ],
        "npubs": 41
    },
    "Li Shen": "",
    "Libo Huang": "",
    "Lieven Eeckhout": {
        "affiliation": "Ghent University",
        "citedby": {
            "2017-10-02": 6612,
            "2017-10-13": 6661
        },
        "email": "@ugent.be",
        "hindex": 43,
        "hindex5y": 33,
        "i10index": 113,
        "i10index5y": 88,
        "interests": [
            "Computer Architecture",
            "Hardware/Software Interface"
        ],
        "npubs": 358
    },
    "Lingjia Tang": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 1458,
            "2017-10-13": 1472
        },
        "email": "@umich.edu",
        "hindex": 19,
        "hindex5y": 19,
        "i10index": 24,
        "i10index5y": 22,
        "interests": [
            "Compilers",
            "Runtimes",
            "Datacenter Efficiency",
            "Architecture"
        ],
        "npubs": 70
    },
    "Lisa Wu": "",
    "Lizy K. John": {
        "affiliation": "The University of Texas at Austin",
        "citedby": {
            "2017-10-02": 6766,
            "2017-10-13": 6798
        },
        "email": "@ece.utexas.edu",
        "hindex": 44,
        "hindex5y": 29,
        "i10index": 125,
        "i10index5y": 69,
        "interests": [
            "Computer Architecture",
            "performance Evaluation",
            "Workload Characterization"
        ],
        "npubs": 422
    },
    "Lunkai Zhang": {
        "affiliation": "University of Chicago",
        "citedby": {
            "2017-10-02": 30,
            "2017-10-13": 31
        },
        "email": "@uchicago.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "non-volatile memory",
            "memory hierarchy",
            "processor cache",
            "cache coherence",
            "nano photonics"
        ],
        "npubs": 10
    },
    "M. Adriaan Rol": "",
    "Mahmut T. Kandemir": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 17718,
            "2017-10-13": 17751
        },
        "email": "@cse.psu.edu",
        "hindex": 60,
        "hindex5y": 40,
        "i10index": 354,
        "i10index5y": 186,
        "interests": [
            "Compilers",
            "High Performance Computing",
            "Storage",
            "Architecture"
        ],
        "npubs": 787
    },
    "Manolis Kaliorakis": {
        "affiliation": "Athens",
        "citedby": {
            "2018-02-15": 76
        },
        "email": "@di.uoa.gr",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Hardware",
            "Fault Tolerance",
            "Dependability",
            "Energy Efficient Computing"
        ],
        "npubs": 18
    },
    "Marc Jorda": "",
    "Margaret Martonosi": {
        "affiliation": "Princeton",
        "citedby": {
            "2017-10-02": 22201,
            "2017-10-13": 22256
        },
        "email": "@princeton.edu",
        "hindex": 65,
        "hindex5y": 46,
        "i10index": 164,
        "i10index5y": 112,
        "interests": [
            "Computer Architecture and Mobile Computing"
        ],
        "npubs": 301
    },
    "Martha A. Kim": {
        "citedby": {
            "2018-04-10": 904
        },
        "email": "@cs.columbia.edu",
        "hindex": 13,
        "hindex5y": 10,
        "i10index": 14,
        "i10index5y": 12,
        "interests": [
            "computer science",
            "computer architecture"
        ],
        "npubs": 60
    },
    "Mason Hill": "",
    "Matthew Guthaus": {
        "affiliation": "UC Santa Cruz",
        "citedby": {
            "2017-10-02": 3953,
            "2017-10-13": 3964
        },
        "email": "@ucsc.edu",
        "hindex": 14,
        "hindex5y": 12,
        "i10index": 19,
        "i10index5y": 12,
        "interests": [
            "VLSI",
            "Computer-Aided Design",
            "Clock Design and Synthesis"
        ],
        "npubs": 79
    },
    "Md E. Haque": {
        "affiliation": "Rutgers University",
        "citedby": {
            "2017-10-03": 353,
            "2017-10-13": 356
        },
        "email": "@google.com",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Distributed Systems",
            "Cloud Computing",
            "Green Datacenter"
        ],
        "npubs": 27
    },
    "Mehmet Esat Belviranli": {
        "citedby": {
            "2018-04-10": 99
        },
        "email": "@ornl.gov",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 3,
        "interests": [
            "Heterogeneous architectures",
            "Runtime systems",
            "Task-based execution",
            "NVMs",
            "HPC"
        ],
        "npubs": 12
    },
    "Michael A. Kozuch": {
        "affiliation": "Intel",
        "citedby": {
            "2017-10-02": 6233,
            "2017-10-13": 6277
        },
        "email": "@cmu.edu",
        "hindex": 43,
        "hindex5y": 35,
        "i10index": 81,
        "i10index5y": 72,
        "interests": [
            "computer systems",
            "microarchitecture",
            "distributed computing"
        ],
        "npubs": 144
    },
    "Michael Ferdman": {
        "affiliation": "SUNY Stony Brook",
        "citedby": {
            "2017-10-02": 2304,
            "2017-10-13": 2326
        },
        "email": "@cs.stonybrook.edu",
        "hindex": 17,
        "hindex5y": 15,
        "i10index": 23,
        "i10index5y": 20,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 40
    },
    "Michael Laurenzano": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 1002,
            "2017-10-13": 1014
        },
        "email": "@eecs.umich.edu",
        "hindex": 17,
        "hindex5y": 17,
        "i10index": 24,
        "i10index5y": 21,
        "interests": [
            "Computer Architecture",
            "Machine Learning",
            "Compilers",
            "Program Analysis",
            "High Performance Computing"
        ],
        "npubs": 58
    },
    "Michael Pellauer": "",
    "Michael Taylor": {
        "affiliation": "UCSD",
        "citedby": {
            "2017-10-02": 5383,
            "2017-10-13": 5396
        },
        "email": "@ucsd.edu",
        "hindex": 28,
        "hindex5y": 21,
        "i10index": 36,
        "i10index5y": 31,
        "interests": [
            "Dark Silicon",
            "ASIC Clouds",
            "Tiled Multicore Processors",
            "Scalar Operand Networks",
            "Bitcoin"
        ],
        "npubs": 92
    },
    "Mike O'Connor": {
        "affiliation": "NVIDIA / UT-Austin",
        "citedby": {
            "2017-10-02": 3475,
            "2017-10-13": 3514
        },
        "email": "@nvidia.com",
        "hindex": 29,
        "hindex5y": 20,
        "i10index": 57,
        "i10index5y": 37,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 144
    },
    "Milos Prvulovic": {
        "affiliation": "Georgia Tech",
        "citedby": {
            "2017-10-02": 2697,
            "2017-10-13": 2706
        },
        "email": "@cc.gatech.edu",
        "hindex": 25,
        "hindex5y": 18,
        "i10index": 35,
        "i10index5y": 24,
        "interests": [
            "Computer Architecture",
            "Computer Security",
            "Software Engineering"
        ],
        "npubs": 80
    },
    "Mingoo Seok": {
        "affiliation": "Columbia University",
        "citedby": {
            "2017-10-02": 2024,
            "2017-10-13": 2045
        },
        "email": "@ee.columbia.edu",
        "hindex": 23,
        "hindex5y": 20,
        "i10index": 30,
        "i10index5y": 30,
        "interests": [
            "VLSI",
            "Integrated Circuit Design",
            "Ultra Low Power",
            "Variation Adaptive",
            "Cognitive Computing"
        ],
        "npubs": 110
    },
    "Minsoo Rhu": {
        "affiliation": "Nvidia",
        "citedby": {
            "2017-10-02": 268,
            "2017-10-13": 272
        },
        "email": "@postech.ac.kr",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture",
            "VLSI",
            "Machine Learning",
            "Computer Vision"
        ],
        "npubs": 23
    },
    "Moinuddin Qureshi": {
        "citedby": {
            "2017-10-27": 6451
        },
        "email": "@gatech.edu",
        "hindex": 28,
        "hindex5y": 28,
        "i10index": 42,
        "i10index5y": 42,
        "interests": [
            "Computer Architecture",
            "Memory Systems"
        ],
        "npubs": 103
    },
    "Mostafa Mahmoud": "",
    "Moyang Wang": "",
    "Murali Annavaram": {
        "affiliation": "University of Southern California",
        "citedby": {
            "2017-10-02": 3931,
            "2017-10-13": 3947
        },
        "email": "@usc.edu",
        "hindex": 27,
        "hindex5y": 25,
        "i10index": 59,
        "i10index5y": 48,
        "interests": [
            "Computer Systems"
        ],
        "npubs": 152
    },
    "Mustafa Karakoy": "",
    "Nachiappan Chidambaram Nachiappan": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-03": 300,
            "2017-10-13": 304
        },
        "email": "@apple.com",
        "hindex": 7,
        "hindex5y": 6,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [
            "Computer Architecture",
            "System-On-Chip (SoC) Platforms",
            "Heterogeneous Architectures",
            "Memory System"
        ],
        "npubs": 16
    },
    "Nacho Navarro": {
        "affiliation": "Universitat Politecnica de Catalunya / Barcelona Supercomputing Center",
        "citedby": {
            "2017-10-02": 2070,
            "2017-10-13": 2076
        },
        "email": "@ac.upc.edu",
        "hindex": 25,
        "hindex5y": 18,
        "i10index": 46,
        "i10index5y": 29,
        "interests": [
            "Operating Systems",
            "GPU computing",
            "High Performance Computing",
            "Hardware Accelerators",
            "Memory Management"
        ],
        "npubs": 157
    },
    "Nadathur Satish": {
        "affiliation": "Intel",
        "citedby": {
            "2017-10-02": 4074,
            "2017-10-13": 4093
        },
        "email": "",
        "hindex": 26,
        "hindex5y": 23,
        "i10index": 35,
        "i10index5y": 35,
        "interests": [],
        "npubs": 88
    },
    "Nader Khammassi": "",
    "Nael Abu-Ghazaleh": {
        "affiliation": "University of California. Riverside",
        "citedby": {
            "2017-10-02": 5843,
            "2017-10-13": 5850
        },
        "email": "@cs.ucr.edu",
        "hindex": 31,
        "hindex5y": 24,
        "i10index": 83,
        "i10index5y": 47,
        "interests": [
            "Hardware security",
            "Computer Architecture",
            "wireless and sensor networks",
            "parallel discrete event simulation"
        ],
        "npubs": 322
    },
    "Nagendra Gulur": "",
    "Nam Sung Kim": {
        "affiliation": "University of Illinois at Urbana-Champaign",
        "citedby": {
            "2017-10-02": 7578,
            "2017-10-13": 7619
        },
        "email": "@illinois.edu",
        "hindex": 37,
        "hindex5y": 28,
        "i10index": 64,
        "i10index5y": 58,
        "interests": [
            "Computer Architecture",
            "Digital Design",
            "Electronic Design Automation",
            "Low-power design"
        ],
        "npubs": 197
    },
    "Natalie Enright Jerger": {
        "affiliation": "U. of Toronto",
        "citedby": {
            "2017-10-02": 2443,
            "2017-10-13": 2468
        },
        "email": "@eecg.toronto.edu",
        "hindex": 19,
        "hindex5y": 19,
        "i10index": 35,
        "i10index5y": 32,
        "interests": [
            "Computer Architecture",
            "Interconnection Networks"
        ],
        "npubs": 66
    },
    "Nathan Beckmann": {
        "affiliation": "CMU",
        "citedby": {
            "2017-10-02": 948,
            "2017-10-13": 957
        },
        "email": "@cmu.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 13,
        "i10index5y": 13,
        "interests": [
            "Computer systems",
            "Computer architecture",
            "Performance modeling/analysis"
        ],
        "npubs": 51
    },
    "Nikita Mishra": {
        "affiliation": "University of Chicago",
        "citedby": {
            "2017-10-02": 69,
            "2017-10-13": 69
        },
        "email": "@cs.uchicago.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Machine learning",
            "Statistics"
        ],
        "npubs": 8
    },
    "Niladrish Chatterjee": {
        "affiliation": "NVIDIA",
        "citedby": {
            "2017-10-02": 728,
            "2017-10-13": 730
        },
        "email": "@nvidia.com",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 10,
        "i10index5y": 10,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 34
    },
    "Ning Guo": "",
    "Ning Liu": {
        "affiliation": "Syracuse University",
        "citedby": {
            "2017-10-02": 138,
            "2017-10-13": 139
        },
        "email": "@syr.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 4,
        "i10index5y": 3,
        "interests": [
            "cloud computing",
            "deep learning"
        ],
        "npubs": 28
    },
    "Nipun Agarwal": "",
    "Onur Mutlu": {
        "affiliation": "ETH",
        "citedby": {
            "2017-10-02": 15722,
            "2017-10-13": 15819
        },
        "email": "@inf.ethz.ch",
        "hindex": 69,
        "hindex5y": 66,
        "i10index": 177,
        "i10index5y": 161,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Energy Efficiency",
            "Memory Systems",
            "Bioinformatics"
        ],
        "npubs": 338
    },
    "Opeoluwa Matthews": {
        "affiliation": "Duke University",
        "citedby": {
            "2017-10-02": 11,
            "2017-10-13": 11
        },
        "email": "@umich.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Verification-aware Archictecture",
            "Heterogeneous Systems",
            "Energy-efficient Systems"
        ],
        "npubs": 4
    },
    "Oreste Villa": {
        "affiliation": "Nvidia",
        "citedby": {
            "2017-10-02": 1323,
            "2017-10-13": 1330
        },
        "email": "@nvidia.com",
        "hindex": 22,
        "hindex5y": 19,
        "i10index": 36,
        "i10index5y": 33,
        "interests": [
            "Computer Architecture",
            "High Performance Computing",
            "Parallel Programming",
            "GPGPU"
        ],
        "npubs": 93
    },
    "Orhan Kislal": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 5,
            "2017-10-13": 5
        },
        "email": "@psu.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Machine Learning"
        ],
        "npubs": 4
    },
    "Parker Hill": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-03": 11,
            "2017-10-13": 13
        },
        "email": "@umich.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 7
    },
    "Patrick Judd": "",
    "Paul Boucher": "",
    "Paul J. Jackson": "",
    "Pedro Duarte": "",
    "Pedro Tomas": {
        "affiliation": "INESC-ID. Instituto Superior Tecnico. Universidade de Lisboa. Portugal",
        "citedby": {
            "2017-10-02": 229,
            "2017-10-13": 229
        },
        "email": "@inesc-id.pt",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 5,
        "i10index5y": 3,
        "interests": [
            "Computer Architectures",
            "Parallel and Heterogeneous Computing",
            "Power- and Energy-Aware Systems",
            "Signal Processing"
        ],
        "npubs": 61
    },
    "Peter Lawthers": "",
    "Phillip Gibbons": {
        "affiliation": "Carnegie Mellon University",
        "citedby": {
            "2017-12-11": 17894
        },
        "email": "@cs.cmu.edu",
        "hindex": 67,
        "hindex5y": 44,
        "i10index": 153,
        "i10index5y": 112,
        "interests": [
            "parallel computing",
            "databases",
            "big data",
            "cloud computing",
            "distributed/sensor systems",
            "computer architecture"
        ],
        "npubs": 273
    },
    "Pierre Michaud": "",
    "Pradip Bose": "",
    "Pranav Gokhale": "",
    "Prasanna Venkatesh Rengasamy": {
        "citedby": {
            "2018-04-05": 13
        },
        "email": "@psu.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 6
    },
    "Prashant J. Nair": {
        "affiliation": "Georgia Tech",
        "citedby": {
            "2017-10-02": 343,
            "2017-10-13": 345
        },
        "email": "@ibm.com",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 10,
        "i10index5y": 10,
        "interests": [
            "Reliability",
            "Computer Architecture",
            "Memory Systems",
            "Internet of Things",
            "Quantum Computing"
        ],
        "npubs": 20
    },
    "Prathmesh Kallurkar": {
        "affiliation": "IIT Delhi",
        "citedby": {
            "2017-10-02": 18,
            "2017-10-13": 18
        },
        "email": "@cse.iitd.ernet.in",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Operating System",
            "Computer Architecture"
        ],
        "npubs": 7
    },
    "Qinru Qiu": {
        "affiliation": "Syracuse University",
        "citedby": {
            "2017-10-02": 2221,
            "2017-10-13": 2230
        },
        "email": "@syr.edu",
        "hindex": 23,
        "hindex5y": 19,
        "i10index": 45,
        "i10index5y": 33,
        "interests": [
            "Low Power High Performance Computing"
        ],
        "npubs": 140
    },
    "R. F. L. Vermeulen": "",
    "R. N. Schouten": "",
    "Rachata Ausavarungnirun": {
        "affiliation": "Carnegie Mellon University",
        "citedby": {
            "2017-10-02": 815,
            "2017-10-13": 821
        },
        "email": "@cmu.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 14,
        "i10index5y": 14,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 36
    },
    "Raguram Damodaran": {
        "affiliation": "Qualcomm Technologies. Inc.",
        "citedby": {
            "2017-10-02": 422,
            "2017-10-13": 426
        },
        "email": "@qti.qualcomm.com",
        "hindex": 7,
        "hindex5y": 6,
        "i10index": 7,
        "i10index5y": 5,
        "interests": [
            "High Performance Processor Design and Technology"
        ],
        "npubs": 73
    },
    "Rajeev Balasubramonian": {
        "affiliation": "Utah",
        "citedby": {
            "2017-10-02": 5765,
            "2017-10-13": 5781
        },
        "email": "@cs.utah.edu",
        "hindex": 37,
        "hindex5y": 34,
        "i10index": 64,
        "i10index5y": 52,
        "interests": [
            "Computer architecture",
            "memory systems",
            "cache hierarchies"
        ],
        "npubs": 129
    },
    "Rakesh Kumar": {
        "affiliation": "University of Illinois",
        "citedby": {
            "2017-10-02": 5018,
            "2017-10-13": 5060
        },
        "email": "@illinois.edu",
        "hindex": 31,
        "hindex5y": 28,
        "i10index": 54,
        "i10index5y": 47,
        "interests": [
            "Hardware",
            "Fault Tolerant Computing",
            "Energy-efficient Computing"
        ],
        "npubs": 83
    },
    "Rami Sheikh": {
        "affiliation": "Qualcomm Technologies. Inc.",
        "citedby": {
            "2017-10-02": 51,
            "2017-10-13": 51
        },
        "email": "@ncsu.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "High-Performance Microarchitecture",
            "Branch Prediction",
            "Hardware-Software Co-design",
            "Multi-Core Architectu"
        ],
        "npubs": 12
    },
    "Ramon Canal": {
        "affiliation": "UPC",
        "citedby": {
            "2017-10-02": 1424,
            "2017-10-13": 1426
        },
        "email": "@ac.upc.edu",
        "hindex": 17,
        "hindex5y": 13,
        "i10index": 24,
        "i10index5y": 18,
        "interests": [
            "Application Resiliency",
            "Computer Architecture",
            "Parallel Processing",
            "Memory Hierarchy",
            "Process Variations"
        ],
        "npubs": 78
    },
    "Ravi Iyer": {
        "affiliation": "Intel",
        "citedby": {
            "2017-10-03": 4838,
            "2017-10-13": 4861
        },
        "email": "@intel.com",
        "hindex": 35,
        "hindex5y": 30,
        "i10index": 88,
        "i10index5y": 60,
        "interests": [],
        "npubs": 138
    },
    "Ravi Rajwar": {
        "affiliation": "Intel",
        "citedby": {
            "2017-10-02": 4140,
            "2017-10-13": 4149
        },
        "email": "@intel.com",
        "hindex": 19,
        "hindex5y": 15,
        "i10index": 24,
        "i10index5y": 19,
        "interests": [
            "Computing Platforms",
            "Computer Architecture",
            "Software"
        ],
        "npubs": 31
    },
    "Reetuparna Das": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 2012,
            "2017-10-13": 2023
        },
        "email": "@umich.edu",
        "hindex": 20,
        "hindex5y": 19,
        "i10index": 27,
        "i10index5y": 25,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 98
    },
    "Reza Yazdani": {
        "affiliation": "Universitat Politecnica de Catalunya",
        "citedby": {
            "2017-10-02": 4,
            "2017-10-13": 4
        },
        "email": "@ac.upc.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 5
    },
    "Ricardo Bianchini": "",
    "Richa Budhiraja": "",
    "Roman Genov": {
        "affiliation": "University of Toronto",
        "citedby": {
            "2017-10-02": 1908,
            "2017-10-13": 1949
        },
        "email": "@eecg.utoronto.ca",
        "hindex": 23,
        "hindex5y": 20,
        "i10index": 53,
        "i10index5y": 38,
        "interests": [
            "Analog integrated circuits",
            "Integrated circuits",
            "Biomedical circuits and systems",
            "Image sensors",
            "Biosensors"
        ],
        "npubs": 134
    },
    "Ruby B. Lee": {
        "affiliation": "Princeton University",
        "citedby": {
            "2017-10-02": 7975,
            "2017-10-13": 8008
        },
        "email": "@princeton.edu",
        "hindex": 45,
        "hindex5y": 29,
        "i10index": 123,
        "i10index5y": 63,
        "interests": [
            "Cyber Security",
            "Computer Architecture",
            "Multimedia",
            "Hardware Security",
            "Secure processors and caches"
        ],
        "npubs": 302
    },
    "Sachin Idgunji": "",
    "Sakthikumaran Sambasivam": "",
    "Sam Idicula": "",
    "Sameh Asaad": "",
    "Sameh Elnikety": {
        "affiliation": "Microsoft Research",
        "citedby": {
            "2017-10-03": 2861,
            "2017-10-13": 2874
        },
        "email": "@microsoft.com",
        "hindex": 25,
        "hindex5y": 22,
        "i10index": 36,
        "i10index5y": 32,
        "interests": [],
        "npubs": 89
    },
    "Samira Khan": {
        "affiliation": "U. Virginia",
        "citedby": {
            "2017-10-02": 868,
            "2017-10-13": 871
        },
        "email": "@virginia.edu",
        "hindex": 18,
        "hindex5y": 16,
        "i10index": 22,
        "i10index5y": 22,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 35
    },
    "Sandeep R. Agrawal": {
        "affiliation": "Oracle Labs",
        "citedby": {
            "2017-10-02": 25,
            "2017-10-13": 25
        },
        "email": "@oracle.com",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Machine Learning",
            "Computer Architecture"
        ],
        "npubs": 7
    },
    "Satish Kumar Tirukkovalluri": {
        "citedby": {
            "2018-04-10": 2
        },
        "email": "@ncsu.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architechture"
        ],
        "npubs": 1
    },
    "Saugata Ghose": {
        "affiliation": "Carnegie Mellon University",
        "citedby": {
            "2017-10-02": 397,
            "2017-10-13": 399
        },
        "email": "@cmu.edu",
        "hindex": 11,
        "hindex5y": 11,
        "i10index": 14,
        "i10index5y": 14,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 42
    },
    "Sayeh Sharify": "",
    "Scott Mahlke": {
        "affiliation": "U. Michigan",
        "citedby": {
            "2017-10-02": 13402,
            "2017-10-13": 13450
        },
        "email": "@umich.edu",
        "hindex": 63,
        "hindex5y": 40,
        "i10index": 187,
        "i10index5y": 135,
        "interests": [
            "Computer Architecture",
            "Compilers"
        ],
        "npubs": 310
    },
    "Seunghee Shin": "",
    "Shidhartha Das": {
        "affiliation": "ARM",
        "citedby": {
            "2018-04-10": 3894
        },
        "email": "",
        "hindex": 14,
        "hindex5y": 11,
        "i10index": 26,
        "i10index5y": 16,
        "interests": [
            "Energy-efficient Computing"
        ],
        "npubs": 392
    },
    "Shiliang Hu": "",
    "Shreesha Srinath": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-10-02": 105,
            "2017-10-13": 106
        },
        "email": "@cornell.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 11
    },
    "Shruti Padmanabha": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 175,
            "2017-10-13": 180
        },
        "email": "@umich.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Heterogeneous Processors",
            "Energy efficient Processors"
        ],
        "npubs": 12
    },
    "Shuaiwen Leon Song": {
        "affiliation": "Pacific Northwest National Laboratory",
        "citedby": {
            "2017-10-02": 1194,
            "2017-10-13": 1201
        },
        "email": "@pnnl.gov",
        "hindex": 17,
        "hindex5y": 15,
        "i10index": 25,
        "i10index5y": 21,
        "interests": [
            "High Performance Computing",
            "Computer Architecture",
            "Power-Aware Computing"
        ],
        "npubs": 121
    },
    "Shuang1 Song": {
        "affiliation": "The University of Texas at Austin",
        "citedby": {
            "2017-10-02": 12,
            "2017-10-13": 12
        },
        "email": "@utexas.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Graph Processing System",
            "Computer Architecture",
            "Performance Evaluation"
        ],
        "npubs": 9
    },
    "Shuangchen Li": {
        "affiliation": "University of California. Santa Barbara",
        "citedby": {
            "2017-10-02": 471,
            "2017-10-13": 484
        },
        "email": "@ece.ucsb.edu",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 9,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture",
            "Electronic Design Automation"
        ],
        "npubs": 30
    },
    "Shulin Zhao": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 17,
            "2017-10-13": 17
        },
        "email": "@psu.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "CS"
        ],
        "npubs": 7
    },
    "Shunning Jiang": {
        "affiliation": "Cornell University",
        "citedby": {
            "2017-10-02": 17,
            "2017-10-13": 19
        },
        "email": "@cornell.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Parallel Architecture",
            "Approximate Computing",
            "Computer Architecture"
        ],
        "npubs": 4
    },
    "Simha Sethumadhavan": "",
    "Simone Campanoni": {
        "affiliation": "Northwestern",
        "citedby": {
            "2017-10-02": 373,
            "2017-10-13": 376
        },
        "email": "@eecs.northwestern.edu",
        "hindex": 12,
        "hindex5y": 10,
        "i10index": 12,
        "i10index5y": 10,
        "interests": [
            "Compilers",
            "Runtime Systems",
            "Computer Architecture",
            "Parallelism"
        ],
        "npubs": 46
    },
    "Siyu Liao": {
        "affiliation": "City University of New York. City College",
        "citedby": {
            "2017-10-02": 1,
            "2017-10-13": 1
        },
        "email": "",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Machine Learning",
            "High Performance Computing"
        ],
        "npubs": 5
    },
    "Smruti R. Sarangi": {
        "affiliation": "IIT Delhi",
        "citedby": {
            "2017-10-02": 1647,
            "2017-10-13": 1653
        },
        "email": "@cse.iitd.ac.in",
        "hindex": 16,
        "hindex5y": 13,
        "i10index": 20,
        "i10index5y": 19,
        "interests": [
            "computer architecture",
            "parallel algorithms"
        ],
        "npubs": 84
    },
    "Srilatha Manne": "",
    "Srinivas Devadas": {
        "affiliation": "MIT",
        "citedby": {
            "2017-10-02": 23342,
            "2017-10-13": 23482
        },
        "email": "@mit.edu",
        "hindex": 78,
        "hindex5y": 46,
        "i10index": 254,
        "i10index5y": 143,
        "interests": [
            "Computer security",
            "Computer architecture",
            "Computer-Aided Design"
        ],
        "npubs": 579
    },
    "Stefanos Kaxiras": {
        "affiliation": "Uppsala University",
        "citedby": {
            "2017-10-02": 3186,
            "2017-10-13": 3199
        },
        "email": "@it.uu.se",
        "hindex": 27,
        "hindex5y": 18,
        "i10index": 53,
        "i10index5y": 35,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 158
    },
    "Stephen Keckler": {
        "affiliation": "NVIDIA / UT-Austin",
        "citedby": {
            "2017-10-02": 13366,
            "2017-10-13": 13425
        },
        "email": "@cs.utexas.edu",
        "hindex": 49,
        "hindex5y": 36,
        "i10index": 106,
        "i10index5y": 83,
        "interests": [
            "computer architecture"
        ],
        "npubs": 265
    },
    "Steven Swanson": {
        "affiliation": "University of California. San Diego",
        "citedby": {
            "2017-10-02": 5455,
            "2017-10-13": 5349
        },
        "email": "@eng.ucsd.edu",
        "hindex": 36,
        "hindex5y": 32,
        "i10index": 63,
        "i10index5y": 59,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Storage Systems"
        ],
        "npubs": 144
    },
    "Swamit S. Tannu": {
        "citedby": {
            "2018-04-10": 1
        },
        "email": "@gatech.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Quantum Computing",
            "Cryogenic Electronics"
        ],
        "npubs": 5
    },
    "T. N. Vijaykumar": {
        "affiliation": "Purdue",
        "citedby": {
            "2017-10-02": 9780,
            "2017-10-13": 9817
        },
        "email": "@ecn.purdue.edu",
        "hindex": 45,
        "hindex5y": 31,
        "i10index": 78,
        "i10index5y": 66,
        "interests": [
            "computer architecture",
            "computer networks"
        ],
        "npubs": 168
    },
    "Te I": "",
    "Thomas F. Wenisch": {
        "affiliation": "U. Michigan",
        "citedby": {
            "2017-10-02": 5757,
            "2017-10-13": 5791
        },
        "email": "@umich.edu",
        "hindex": 37,
        "hindex5y": 34,
        "i10index": 61,
        "i10index5y": 57,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 134
    },
    "Thomas J. Repetti": "",
    "Thomas Mullins": "",
    "Thomas Roewer": "",
    "Thu D. Nguyen": {
        "affiliation": "Rutgers University",
        "citedby": {
            "2017-10-03": 4221,
            "2017-10-13": 4230
        },
        "email": "@cs.rutgers.edu",
        "hindex": 31,
        "hindex5y": 19,
        "i10index": 55,
        "i10index5y": 31,
        "interests": [
            "Sustainable Computing",
            "Operating Systems",
            "Distributed and Parallel Systems",
            "CS Education"
        ],
        "npubs": 98
    },
    "Tiancong Wang": "",
    "Timothy Sherwood": {
        "affiliation": "University of California. Santa Barbara",
        "citedby": {
            "2017-10-02": 8396,
            "2017-10-13": 8418
        },
        "email": "@cs.ucsb.edu",
        "hindex": 40,
        "hindex5y": 30,
        "i10index": 92,
        "i10index5y": 68,
        "interests": [
            "Computer Architecture",
            "Hardware Security",
            "Processor Design",
            "Security",
            "Hardware"
        ],
        "npubs": 220
    },
    "Ting-Jung Chang": "",
    "Todd C. Mowry": {
        "affiliation": "CMU",
        "citedby": {
            "2017-10-02": 8180,
            "2017-10-13": 8195
        },
        "email": "@cs.cmu.edu",
        "hindex": 44,
        "hindex5y": 30,
        "i10index": 87,
        "i10index5y": 63,
        "interests": [
            "computer architecture",
            "compilers",
            "operating systems",
            "parallel processing",
            "database performance"
        ],
        "npubs": 158
    },
    "Tony Nowatzki": {
        "affiliation": "UCLA",
        "citedby": {
            "2017-10-02": 364,
            "2017-10-13": 365
        },
        "email": "@cs.ucla.edu",
        "hindex": 10,
        "hindex5y": 9,
        "i10index": 11,
        "i10index5y": 8,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 38
    },
    "Trevor E. Carlson": {
        "affiliation": "NUS",
        "citedby": {
            "2017-10-02": 860,
            "2017-10-13": 868
        },
        "email": "@comp.nus.edu.sg",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 12,
        "i10index5y": 12,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 58
    },
    "Trevor Mudge": {
        "affiliation": "University of Michigan",
        "citedby": {
            "2017-10-02": 24337,
            "2017-10-13": 24426
        },
        "email": "@eecs.umich.edu",
        "hindex": 68,
        "hindex5y": 43,
        "i10index": 252,
        "i10index5y": 133,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 593
    },
    "Ugljesa Milic": "",
    "Vance Miller": {
        "affiliation": "UT Austin",
        "citedby": {
            "2017-10-02": 0,
            "2017-10-13": 0
        },
        "email": "@cs.utexas.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Science",
            "Systems",
            "Security",
            "Programming"
        ],
        "npubs": 1
    },
    "Venkatanathan Varadarajan": {
        "affiliation": "Oracle Labs",
        "citedby": {
            "2017-10-02": 438,
            "2017-10-13": 440
        },
        "email": "@oracle.com",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 6,
        "i10index5y": 5,
        "interests": [
            "Operating Systems",
            "Computer Security",
            "Computer Architecture"
        ],
        "npubs": 13
    },
    "Venkatraman Govindaraju": {
        "affiliation": "Oracle Labs",
        "citedby": {
            "2017-10-02": 483,
            "2017-10-13": 483
        },
        "email": "@cs.wisc.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [],
        "npubs": 14
    },
    "Vijay Janapa Reddi": {
        "affiliation": "U. Texas-Austin",
        "citedby": {
            "2017-10-02": 5393,
            "2017-10-13": 5418
        },
        "email": "@ece.utexas.edu",
        "hindex": 21,
        "hindex5y": 20,
        "i10index": 31,
        "i10index5y": 28,
        "interests": [
            "Computer Architecture and Runtime Systems"
        ],
        "npubs": 72
    },
    "Vijaykrishnan Narayanan": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 18977,
            "2017-10-13": 19022
        },
        "email": "@cse.psu.edu",
        "hindex": 72,
        "hindex5y": 48,
        "i10index": 295,
        "i10index5y": 202,
        "interests": [
            "Computer Architecture",
            "Embedded Systems"
        ],
        "npubs": 603
    },
    "Vivek Seshadri": {
        "affiliation": "Microsoft Research India",
        "citedby": {
            "2017-10-02": 1191,
            "2017-10-13": 1193
        },
        "email": "@cs.cmu.edu",
        "hindex": 17,
        "hindex5y": 17,
        "i10index": 20,
        "i10index5y": 20,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 45
    },
    "Vivienne Sze": {
        "affiliation": "MIT",
        "citedby": {
            "2017-10-02": 1653,
            "2017-10-13": 1696
        },
        "email": "@mit.edu",
        "hindex": 21,
        "hindex5y": 19,
        "i10index": 40,
        "i10index5y": 37,
        "interests": [
            "VLSI",
            "Low Power Design",
            "Computer Vision",
            "Video Coding",
            "Machine Learning"
        ],
        "npubs": 89
    },
    "W. J. Vlothuizen": "",
    "Weidong Ye": {
        "affiliation": "University of Illinois",
        "citedby": {
            "2017-10-02": 2,
            "2017-10-13": 2
        },
        "email": "@illinois.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Hardware"
        ],
        "npubs": 6
    },
    "Weilong Cui": "",
    "Wenfeng Zhao": {
        "affiliation": "University of Minnesota",
        "citedby": {
            "2017-10-02": 79,
            "2017-10-13": 81
        },
        "email": "@umn.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Neural Interface & Signal Processing",
            "Ultra Low Power VLSI",
            "Integrated Circuits",
            "In Memory Computing",
            "Approximate Computing"
        ],
        "npubs": 18
    },
    "Wenguang Chen": "",
    "William Dally": {
        "affiliation": "NVIDIA / Stanford",
        "citedby": {
            "2017-10-02": 42053,
            "2017-10-13": 42198
        },
        "email": "@stanford.edu",
        "hindex": 86,
        "hindex5y": 53,
        "i10index": 260,
        "i10index5y": 159,
        "interests": [
            "Computer Architecture",
            "High-Performance Computing",
            "Parallel Programming",
            "Interconnection Networks",
            "Computer Science"
        ],
        "npubs": 592
    },
    "Xiang Fu": {
        "affiliation": "QuTech, Delft University of Technology, Computer Engineering Lab, Delft University of Technology",
        "citedby": {
            "2017-10-03": 30,
            "2017-10-13": 31
        },
        "email": "@tudelft.nl",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Quantum Computer Architecture"
        ],
        "npubs": 7
    },
    "Xiangyao Yu": {
        "affiliation": "MIT",
        "citedby": {
            "2017-10-02": 833,
            "2017-10-13": 851
        },
        "email": "@mit.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 13,
        "i10index5y": 13,
        "interests": [
            "Computer Architecture",
            "Database",
            "Computer System Security"
        ],
        "npubs": 25
    },
    "Xiaolong Ma": {
        "affiliation": "Syracuse University",
        "citedby": {
            "2018-04-10": 11
        },
        "email": "@syr.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Machine Learning"
        ],
        "npubs": 6
    },
    "Xipeng Shen": {
        "affiliation": "NCSU",
        "citedby": {
            "2017-10-02": 4002,
            "2017-10-13": 4010
        },
        "email": "@ncsu.edu",
        "hindex": 26,
        "hindex5y": 22,
        "i10index": 51,
        "i10index5y": 39,
        "interests": [
            "Compiler",
            "High performance computing",
            "GPU",
            "Artificial intelligence",
            "Machine learning"
        ],
        "npubs": 188
    },
    "Xue Lin": {
        "affiliation": "Northeastern University",
        "citedby": {
            "2018-04-10": 937
        },
        "email": "@northeastern.edu",
        "hindex": 18,
        "hindex5y": 18,
        "i10index": 29,
        "i10index5y": 27,
        "interests": [
            "electrical and computer engineering"
        ],
        "npubs": 77
    },
    "Xuehai Qian": {
        "affiliation": "University of Southern California",
        "citedby": {
            "2017-10-02": 102,
            "2017-10-13": 103
        },
        "email": "@usc.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture",
            "Computer System"
        ],
        "npubs": 26
    },
    "Xulong Tang": {
        "affiliation": "Penn State",
        "citedby": {
            "2017-10-02": 39,
            "2017-10-13": 39
        },
        "email": "@cse.psu.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "GPU",
            "Compiler"
        ],
        "npubs": 9
    },
    "Xueqing Li": {
        "affiliation": "Tsinghua University",
        "citedby": {
            "2010-01-15": 850
        },
        "email": "@tsinghua.edu.cn",
        "hindex": 15,
        "hindex5y": 15,
        "i10index": 30,
        "i10index5y": 30,
        "interests": [
            "Circuits",
            "Data Converters",
            "Ferroelectric Transistors",
            "Nonvolative computing",
            "emerging technology"
        ],
        "npubs": 71
    },
    "Yan Solihin": {
        "affiliation": "North Carolina State University",
        "citedby": {
            "2017-10-02": 4515,
            "2017-10-13": 4535
        },
        "email": "@ncsu.edu",
        "hindex": 30,
        "hindex5y": 24,
        "i10index": 56,
        "i10index5y": 47,
        "interests": [
            "Computer Architecture",
            "Computer Architecture Support for Security",
            "Workload Characterization",
            "Workload Cloning",
            "Performance Mode"
        ],
        "npubs": 181
    },
    "Yannis Tsividis": "",
    "Yanzhi Wang": {
        "affiliation": "Syracuse University",
        "citedby": {
            "2017-10-02": 3079,
            "2017-10-13": 3113
        },
        "email": "@syr.edu",
        "hindex": 26,
        "hindex5y": 26,
        "i10index": 74,
        "i10index5y": 72,
        "interests": [
            "Low power circuits and systems",
            "neuromorphic computing",
            "wearable devices",
            "energy harvesting and storage"
        ],
        "npubs": 916
    },
    "Yashuai Lv": "",
    "Yashwant Marathe": {
        "affiliation": "The University of Texas at Austin",
        "citedby": {
            "2018-04-10": 11
        },
        "email": "",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Memory systems",
            "Machine Learning",
            "Deep Learning"
        ],
        "npubs": 1
    },
    "Yatin A. Manerkar": "",
    "Yipeng Huang": "",
    "Yipeng Zhang": "",
    "Yongpan Liu": {
        "affiliation": "Tsinghua Univ.",
        "citedby": {
            "2017-10-02": 1388,
            "2017-10-13": 1408
        },
        "email": "@tsinghua.edu.cn",
        "hindex": 18,
        "hindex5y": 17,
        "i10index": 29,
        "i10index5y": 25,
        "interests": [
            "low power",
            "nonvolatile memory",
            "embedded system",
            "wireless sensor network"
        ],
        "npubs": 171
    },
    "Youfeng Wu": "",
    "Youngmin Yi": {
        "affiliation": "University of Seoul",
        "citedby": {
            "2017-10-02": 613,
            "2017-10-13": 615
        },
        "email": "@uos.ac.kr",
        "hindex": 12,
        "hindex5y": 11,
        "i10index": 16,
        "i10index5y": 12,
        "interests": [
            "Parallel Computing",
            "GPU computing"
        ],
        "npubs": 39
    },
    "Youngsok Kim": {
        "affiliation": "Seoul National University",
        "citedby": {
            "2017-10-03": 65,
            "2017-10-13": 66
        },
        "email": "@snu.ac.kr",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Compiler",
            "Operating System"
        ],
        "npubs": 7
    },
    "Youwei Zhuo": {
        "citedby": {
            "2018-02-05": 2
        },
        "email": "@usc.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Parallel Computing"
        ],
        "npubs": 3
    },
    "Yu Bai": {
        "affiliation": "California State University Fullerton",
        "citedby": {
            "2017-10-02": 134,
            "2017-10-13": 134
        },
        "email": "@fullerton.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "High performance computing",
            "Stochastic computing",
            "Emerging device"
        ],
        "npubs": 22
    },
    "Yuan Xie": {
        "affiliation": "UCSB",
        "citedby": {
            "2017-10-02": 12500,
            "2017-10-13": 12556
        },
        "email": "@ece.ucsb.edu",
        "hindex": 59,
        "hindex5y": 49,
        "i10index": 207,
        "i10index5y": 181,
        "interests": [
            "Computer Architecture",
            "VLSI",
            "EDA",
            "CAD",
            "Embedded Systems"
        ],
        "npubs": 516
    },
    "Yuanfeng Peng": {
        "affiliation": "University of Pennsylvania",
        "citedby": {
            "2017-10-02": 7,
            "2017-10-13": 8
        },
        "email": "@cis.upenn.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Parallel Programming",
            "Machine Learning"
        ],
        "npubs": 8
    },
    "Yuanwei Fang": {
        "affiliation": "University of Chicago",
        "citedby": {
            "2017-10-02": 28,
            "2017-10-13": 28
        },
        "email": "@uchicago.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer System"
        ],
        "npubs": 6
    },
    "Yuxiong He": {
        "affiliation": "Microsoft Research",
        "citedby": {
            "2017-10-02": 1070,
            "2017-10-13": 1080
        },
        "email": "@microsoft.com",
        "hindex": 19,
        "hindex5y": 18,
        "i10index": 27,
        "i10index5y": 25,
        "interests": [
            "Algorithm",
            "parallel processing",
            "computer systems",
            "scheduling"
        ],
        "npubs": 87
    },
    "Zachary A. Myers": "",
    "Zecheng He": {
        "affiliation": "Princeton University",
        "citedby": {
            "2018-04-10": -1
        },
        "email": "@mail.ustc.edu.cn",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Security",
            "Deep Learning for Improving Security",
            "Trustworthy Computing"
        ],
        "npubs": 3
    },
    "Zhaoxia Deng": {
        "affiliation": "University of California. Santa Barbara",
        "citedby": {
            "2017-10-02": 15,
            "2017-10-13": 15
        },
        "email": "@cs.ucsb.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer architecture"
        ],
        "npubs": 8
    },
    "Zhe Li": {
        "affiliation": "Syracuse University",
        "citedby": {
            "2017-03-24": 27,
            "2017-04-07": 31,
            "2017-10-14": 47
        },
        "email": "@syr.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "neuromorphic computing",
            "approximate computing",
            "deep learning"
        ],
        "npubs": 16
    },
    "Zhe1 Wang": {
        "citedby": {
            "2017-11-09": 155
        },
        "email": "@intel.com",
        "hindex": 6,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 22
    },
    "Zhen Zheng": "",
    "Zhiying Wang": {
        "affiliation": "National University of Defense Technology",
        "citedby": {
            "2017-10-02": 601,
            "2017-10-13": 607
        },
        "email": "",
        "hindex": 11,
        "hindex5y": 11,
        "i10index": 12,
        "i10index5y": 12,
        "interests": [
            "Information theory",
            "coding theory",
            "data storage",
            "bioinformatics"
        ],
        "npubs": 27
    },
    "Zhuozhi Yao": ""
}
