Analysis & Synthesis report for GPS
Mon Dec 02 01:36:49 2013
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |GPS|PS2_Controller:PS2|s_ps2_transceiver
 11. State Machine - |GPS|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 12. State Machine - |GPS|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated
 18. Source assignments for background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1
 19. Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA
 20. Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|vga_address_translator:user_input_translator
 21. Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|altsyncram:VideoMemory
 22. Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|vga_controller:controller
 24. Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 25. Parameter Settings for User Entity Instance: PS2_Controller:PS2
 26. Parameter Settings for User Entity Instance: PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 27. altsyncram Parameter Settings by Entity Instance
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "PS2_Controller:PS2"
 30. Port Connectivity Checks: "background:image|vga_adapter:VGA"
 31. Port Connectivity Checks: "background:image"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 02 01:36:49 2013    ;
; Quartus II 32-bit Version          ; 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name                      ; GPS                                      ;
; Top-level Entity Name              ; GPS                                      ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 1,882                                    ;
;     Total combinational functions  ; 1,869                                    ;
;     Dedicated logic registers      ; 728                                      ;
; Total registers                    ; 728                                      ;
; Total pins                         ; 128                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 57,600                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C8       ;                    ;
; Top-level entity name                                                      ; GPS                ; GPS                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; Altera_UP_PS2_Command_Out.v                 ; yes             ; User Verilog HDL File                  ; F:/GPS/Altera_UP_PS2_Command_Out.v                                   ;
; Altera_UP_PS2_Data_In.v                     ; yes             ; User Verilog HDL File                  ; F:/GPS/Altera_UP_PS2_Data_In.v                                       ;
; GPS.v                                       ; yes             ; User Verilog HDL File                  ; F:/GPS/GPS.v                                                         ;
; hex_to_seven.v                              ; yes             ; User Verilog HDL File                  ; F:/GPS/hex_to_seven.v                                                ;
; PS2_Controller.v                            ; yes             ; User Verilog HDL File                  ; F:/GPS/PS2_Controller.v                                              ;
; part1a/background.v                         ; yes             ; User Verilog HDL File                  ; F:/GPS/part1a/background.v                                           ;
; part1a/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; F:/GPS/part1a/vga_adapter/vga_adapter.v                              ;
; part1a/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; F:/GPS/part1a/vga_adapter/vga_address_translator.v                   ;
; part1a/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; F:/GPS/part1a/vga_adapter/vga_controller.v                           ;
; part1a/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; F:/GPS/part1a/vga_adapter/vga_pll.v                                  ;
; altsyncram.tdf                              ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                                 ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                              ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal111.inc                              ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc        ;
; a_rdenreg.inc                               ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                                  ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                                  ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                                ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_1sf1.tdf                      ; yes             ; Auto-Generated Megafunction            ; F:/GPS/db/altsyncram_1sf1.tdf                                        ;
; db/altsyncram_1mq1.tdf                      ; yes             ; Auto-Generated Megafunction            ; F:/GPS/db/altsyncram_1mq1.tdf                                        ;
; final.mif                                   ; yes             ; Auto-Found Memory Initialization File  ; F:/GPS/final.mif                                                     ;
; db/decode_6oa.tdf                           ; yes             ; Auto-Generated Megafunction            ; F:/GPS/db/decode_6oa.tdf                                             ;
; db/mux_hib.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/GPS/db/mux_hib.tdf                                                ;
; altpll.tdf                                  ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf            ;
; stratix_pll.inc                             ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                           ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,882    ;
;                                             ;          ;
; Total combinational functions               ; 1869     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 876      ;
;     -- 3 input functions                    ; 196      ;
;     -- <=2 input functions                  ; 797      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 1214     ;
;     -- arithmetic mode                      ; 655      ;
;                                             ;          ;
; Total registers                             ; 728      ;
;     -- Dedicated logic registers            ; 728      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 128      ;
; Total memory bits                           ; 57600    ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 712      ;
; Total fan-out                               ; 8444     ;
; Average fan-out                             ; 3.08     ;
+---------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Library Name ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |GPS                                                       ; 1869 (1749)       ; 728 (666)    ; 57600       ; 0            ; 0       ; 0         ; 128  ; 0            ; |GPS                                                                                                                                        ;              ;
;    |Hexadecimal_To_Seven_Segment:Segment0|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|Hexadecimal_To_Seven_Segment:Segment0                                                                                                  ;              ;
;    |Hexadecimal_To_Seven_Segment:Segment1|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|Hexadecimal_To_Seven_Segment:Segment1                                                                                                  ;              ;
;    |PS2_Controller:PS2|                                    ; 32 (7)            ; 30 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|PS2_Controller:PS2                                                                                                                     ;              ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|                  ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                   ;              ;
;    |background:image|                                      ; 74 (0)            ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image                                                                                                                       ;              ;
;       |vga_adapter:VGA|                                    ; 74 (0)            ; 32 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA                                                                                                       ;              ;
;          |altsyncram:VideoMemory|                          ; 14 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|altsyncram:VideoMemory                                                                                ;              ;
;             |altsyncram_1sf1:auto_generated|               ; 14 (0)            ; 6 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated                                                 ;              ;
;                |altsyncram_1mq1:altsyncram1|               ; 14 (0)            ; 6 (6)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1                     ;              ;
;                   |decode_6oa:decode_a|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|decode_6oa:decode_a ;              ;
;                   |mux_hib:mux5|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|mux_hib:mux5        ;              ;
;          |vga_controller:controller|                       ; 60 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|vga_controller:controller                                                                             ;              ;
;             |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                ;              ;
;          |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|vga_pll:mypll                                                                                         ;              ;
;             |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPS|background:image|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                 ;              ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------+
; background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; final.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |GPS|background:image|vga_adapter:VGA|vga_pll:mypll ; F:/GPS/part1a/vga_adapter/vga_pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |GPS|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                                    ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |GPS|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |GPS|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                               ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; PS2_Controller:PS2|idle_counter[0..7]                                                                             ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                    ; Merged with PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; GPIO_0[4]~reg0                                                                                                    ; Merged with GPIO_0[1]~reg0                                                              ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port data_in                                                  ;
; GPIO_0[1]~reg0                                                                                                    ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver~2                                                                            ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver~3                                                                            ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port data_in                                                  ;
; Total Number of Removed Registers = 92                                                                            ;                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
;                                                                                                                   ; due to stuck port data_in ;                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 728   ;
; Number of registers using Synchronous Clear  ; 335   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 677   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                    ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |GPS|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[7]                    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |GPS|last_data_received[3]                                                                    ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |GPS|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |GPS|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4]                   ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |GPS|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4] ;                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |GPS|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]         ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |GPS|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1]                  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |GPS|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                       ;                            ;
; 265:1              ; 2 bits    ; 352 LEs       ; 8 LEs                ; 344 LEs                ; |GPS|LEDG[0]~reg0                                                                             ;                            ;
; 306:1              ; 2 bits    ; 408 LEs       ; 30 LEs               ; 378 LEs                ; |GPS|LEDR[0]~reg0                                                                             ;                            ;
; 310:1              ; 3 bits    ; 618 LEs       ; 42 LEs               ; 576 LEs                ; |GPS|GPIO_0[2]~reg0                                                                           ;                            ;
; 311:1              ; 2 bits    ; 414 LEs       ; 44 LEs               ; 370 LEs                ; |GPS|GPIO_0[5]~reg0                                                                           ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA ;
+-------------------------+-----------+-----------------------------------------+
; Parameter Name          ; Value     ; Type                                    ;
+-------------------------+-----------+-----------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer                          ;
; MONOCHROME              ; FALSE     ; String                                  ;
; RESOLUTION              ; 160x120   ; String                                  ;
; BACKGROUND_IMAGE        ; final.mif ; String                                  ;
+-------------------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                            ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                          ;
+----------------+---------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 3                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; final.mif            ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_1sf1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                            ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                         ;
; PLL_TYPE                      ; FAST              ; Untyped                                                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                         ;
; LOCK_LOW                      ; 1                 ; Untyped                                                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                         ;
; SKIP_VCO                      ; OFF               ; Untyped                                                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                         ;
; BANDWIDTH                     ; 0                 ; Untyped                                                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                         ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                         ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                         ;
; VCO_MIN                       ; 0                 ; Untyped                                                         ;
; VCO_MAX                       ; 0                 ; Untyped                                                         ;
; VCO_CENTER                    ; 0                 ; Untyped                                                         ;
; PFD_MIN                       ; 0                 ; Untyped                                                         ;
; PFD_MAX                       ; 0                 ; Untyped                                                         ;
; M_INITIAL                     ; 0                 ; Untyped                                                         ;
; M                             ; 0                 ; Untyped                                                         ;
; N                             ; 1                 ; Untyped                                                         ;
; M2                            ; 1                 ; Untyped                                                         ;
; N2                            ; 1                 ; Untyped                                                         ;
; SS                            ; 1                 ; Untyped                                                         ;
; C0_HIGH                       ; 0                 ; Untyped                                                         ;
; C1_HIGH                       ; 0                 ; Untyped                                                         ;
; C2_HIGH                       ; 0                 ; Untyped                                                         ;
; C3_HIGH                       ; 0                 ; Untyped                                                         ;
; C4_HIGH                       ; 0                 ; Untyped                                                         ;
; C5_HIGH                       ; 0                 ; Untyped                                                         ;
; C6_HIGH                       ; 0                 ; Untyped                                                         ;
; C7_HIGH                       ; 0                 ; Untyped                                                         ;
; C8_HIGH                       ; 0                 ; Untyped                                                         ;
; C9_HIGH                       ; 0                 ; Untyped                                                         ;
; C0_LOW                        ; 0                 ; Untyped                                                         ;
; C1_LOW                        ; 0                 ; Untyped                                                         ;
; C2_LOW                        ; 0                 ; Untyped                                                         ;
; C3_LOW                        ; 0                 ; Untyped                                                         ;
; C4_LOW                        ; 0                 ; Untyped                                                         ;
; C5_LOW                        ; 0                 ; Untyped                                                         ;
; C6_LOW                        ; 0                 ; Untyped                                                         ;
; C7_LOW                        ; 0                 ; Untyped                                                         ;
; C8_LOW                        ; 0                 ; Untyped                                                         ;
; C9_LOW                        ; 0                 ; Untyped                                                         ;
; C0_INITIAL                    ; 0                 ; Untyped                                                         ;
; C1_INITIAL                    ; 0                 ; Untyped                                                         ;
; C2_INITIAL                    ; 0                 ; Untyped                                                         ;
; C3_INITIAL                    ; 0                 ; Untyped                                                         ;
; C4_INITIAL                    ; 0                 ; Untyped                                                         ;
; C5_INITIAL                    ; 0                 ; Untyped                                                         ;
; C6_INITIAL                    ; 0                 ; Untyped                                                         ;
; C7_INITIAL                    ; 0                 ; Untyped                                                         ;
; C8_INITIAL                    ; 0                 ; Untyped                                                         ;
; C9_INITIAL                    ; 0                 ; Untyped                                                         ;
; C0_MODE                       ; BYPASS            ; Untyped                                                         ;
; C1_MODE                       ; BYPASS            ; Untyped                                                         ;
; C2_MODE                       ; BYPASS            ; Untyped                                                         ;
; C3_MODE                       ; BYPASS            ; Untyped                                                         ;
; C4_MODE                       ; BYPASS            ; Untyped                                                         ;
; C5_MODE                       ; BYPASS            ; Untyped                                                         ;
; C6_MODE                       ; BYPASS            ; Untyped                                                         ;
; C7_MODE                       ; BYPASS            ; Untyped                                                         ;
; C8_MODE                       ; BYPASS            ; Untyped                                                         ;
; C9_MODE                       ; BYPASS            ; Untyped                                                         ;
; C0_PH                         ; 0                 ; Untyped                                                         ;
; C1_PH                         ; 0                 ; Untyped                                                         ;
; C2_PH                         ; 0                 ; Untyped                                                         ;
; C3_PH                         ; 0                 ; Untyped                                                         ;
; C4_PH                         ; 0                 ; Untyped                                                         ;
; C5_PH                         ; 0                 ; Untyped                                                         ;
; C6_PH                         ; 0                 ; Untyped                                                         ;
; C7_PH                         ; 0                 ; Untyped                                                         ;
; C8_PH                         ; 0                 ; Untyped                                                         ;
; C9_PH                         ; 0                 ; Untyped                                                         ;
; L0_HIGH                       ; 1                 ; Untyped                                                         ;
; L1_HIGH                       ; 1                 ; Untyped                                                         ;
; G0_HIGH                       ; 1                 ; Untyped                                                         ;
; G1_HIGH                       ; 1                 ; Untyped                                                         ;
; G2_HIGH                       ; 1                 ; Untyped                                                         ;
; G3_HIGH                       ; 1                 ; Untyped                                                         ;
; E0_HIGH                       ; 1                 ; Untyped                                                         ;
; E1_HIGH                       ; 1                 ; Untyped                                                         ;
; E2_HIGH                       ; 1                 ; Untyped                                                         ;
; E3_HIGH                       ; 1                 ; Untyped                                                         ;
; L0_LOW                        ; 1                 ; Untyped                                                         ;
; L1_LOW                        ; 1                 ; Untyped                                                         ;
; G0_LOW                        ; 1                 ; Untyped                                                         ;
; G1_LOW                        ; 1                 ; Untyped                                                         ;
; G2_LOW                        ; 1                 ; Untyped                                                         ;
; G3_LOW                        ; 1                 ; Untyped                                                         ;
; E0_LOW                        ; 1                 ; Untyped                                                         ;
; E1_LOW                        ; 1                 ; Untyped                                                         ;
; E2_LOW                        ; 1                 ; Untyped                                                         ;
; E3_LOW                        ; 1                 ; Untyped                                                         ;
; L0_INITIAL                    ; 1                 ; Untyped                                                         ;
; L1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G0_INITIAL                    ; 1                 ; Untyped                                                         ;
; G1_INITIAL                    ; 1                 ; Untyped                                                         ;
; G2_INITIAL                    ; 1                 ; Untyped                                                         ;
; G3_INITIAL                    ; 1                 ; Untyped                                                         ;
; E0_INITIAL                    ; 1                 ; Untyped                                                         ;
; E1_INITIAL                    ; 1                 ; Untyped                                                         ;
; E2_INITIAL                    ; 1                 ; Untyped                                                         ;
; E3_INITIAL                    ; 1                 ; Untyped                                                         ;
; L0_MODE                       ; BYPASS            ; Untyped                                                         ;
; L1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G0_MODE                       ; BYPASS            ; Untyped                                                         ;
; G1_MODE                       ; BYPASS            ; Untyped                                                         ;
; G2_MODE                       ; BYPASS            ; Untyped                                                         ;
; G3_MODE                       ; BYPASS            ; Untyped                                                         ;
; E0_MODE                       ; BYPASS            ; Untyped                                                         ;
; E1_MODE                       ; BYPASS            ; Untyped                                                         ;
; E2_MODE                       ; BYPASS            ; Untyped                                                         ;
; E3_MODE                       ; BYPASS            ; Untyped                                                         ;
; L0_PH                         ; 0                 ; Untyped                                                         ;
; L1_PH                         ; 0                 ; Untyped                                                         ;
; G0_PH                         ; 0                 ; Untyped                                                         ;
; G1_PH                         ; 0                 ; Untyped                                                         ;
; G2_PH                         ; 0                 ; Untyped                                                         ;
; G3_PH                         ; 0                 ; Untyped                                                         ;
; E0_PH                         ; 0                 ; Untyped                                                         ;
; E1_PH                         ; 0                 ; Untyped                                                         ;
; E2_PH                         ; 0                 ; Untyped                                                         ;
; E3_PH                         ; 0                 ; Untyped                                                         ;
; M_PH                          ; 0                 ; Untyped                                                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                         ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                         ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                  ;
+-------------------------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                             ;
+-------------------------+------------+------------------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                                   ;
; MONOCHROME              ; FALSE      ; String                                                           ;
; RESOLUTION              ; 160x120    ; String                                                           ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                                  ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                                  ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                                  ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                                  ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                                  ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                                  ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                                  ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                                  ;
+-------------------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background:image|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                                      ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                                    ;
+----------------+---------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:PS2 ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                               ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; background:image|vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 3                                                       ;
;     -- NUMWORDS_B                         ; 19200                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; background:image|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; FAST                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:PS2"                                                                                                                                                   ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "background:image|vga_adapter:VGA" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; colour ; Input ; Info     ; Stuck at GND                     ;
; x      ; Input ; Info     ; Stuck at GND                     ;
; y      ; Input ; Info     ; Stuck at GND                     ;
; plot   ; Input ; Info     ; Stuck at GND                     ;
+--------+-------+----------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:image"                                                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; KEY  ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Dec 02 01:36:35 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GPS -c GPS
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file //SRVA/Homes$/vijayvai/Desktop/GPS/hex_to_seven.v is missing
Warning (12019): Can't analyze file -- file //SRVA/Homes$/vijayvai/Desktop/GPS/Altera_UP_PS2_Command_Out.v is missing
Warning (12019): Can't analyze file -- file //SRVA/Homes$/vijayvai/Desktop/GPS/Altera_UP_PS2_Data_In.v is missing
Warning (12019): Can't analyze file -- file //SRVA/Homes$/vijayvai/Desktop/GPS/GPS.v is missing
Warning (12019): Can't analyze file -- file //SRVA/Homes$/vijayvai/Desktop/GPS/PS2_Controller.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In
Info (12021): Found 1 design units, including 1 entities, in source file gps.v
    Info (12023): Found entity 1: GPS
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_seven.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller
Info (12021): Found 1 design units, including 1 entities, in source file part1a/background.v
    Info (12023): Found entity 1: background
Info (12021): Found 1 design units, including 1 entities, in source file part1a/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 1 design units, including 1 entities, in source file part1a/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file part1a/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file part1a/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12127): Elaborating entity "GPS" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at GPS.v(52): object "enable" assigned a value but never read
Warning (10034): Output port "LEDG[7..2]" at GPS.v(50) has no driver
Warning (10034): Output port "LEDR[7..2]" at GPS.v(63) has no driver
Info (12128): Elaborating entity "background" for hierarchy "background:image"
Info (12128): Elaborating entity "vga_adapter" for hierarchy "background:image|vga_adapter:VGA"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "background:image|vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "background:image|vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "background:image|vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "background:image|vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "final.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1sf1.tdf
    Info (12023): Found entity 1: altsyncram_1sf1
Info (12128): Elaborating entity "altsyncram_1sf1" for hierarchy "background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1mq1.tdf
    Info (12023): Found entity 1: altsyncram_1mq1
Info (12128): Elaborating entity "altsyncram_1mq1" for hierarchy "background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used
Warning (113031): 19200 out of 19200 addresses are reinitialized. The latest initialized data will replace the existing data. There are 19200 warnings found, and 10 warnings are reported.
    Warning (113030): Memory Initialization File address 19040 is reinitialized
    Warning (113030): Memory Initialization File address 19041 is reinitialized
    Warning (113030): Memory Initialization File address 19042 is reinitialized
    Warning (113030): Memory Initialization File address 19043 is reinitialized
    Warning (113030): Memory Initialization File address 19044 is reinitialized
    Warning (113030): Memory Initialization File address 19045 is reinitialized
    Warning (113030): Memory Initialization File address 19046 is reinitialized
    Warning (113030): Memory Initialization File address 19047 is reinitialized
    Warning (113030): Memory Initialization File address 19048 is reinitialized
    Warning (113030): Memory Initialization File address 19049 is reinitialized
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf
    Info (12023): Found entity 1: decode_6oa
Info (12128): Elaborating entity "decode_6oa" for hierarchy "background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|decode_6oa:decode3"
Info (12128): Elaborating entity "decode_6oa" for hierarchy "background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|decode_6oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12128): Elaborating entity "mux_hib" for hierarchy "background:image|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_1sf1:auto_generated|altsyncram_1mq1:altsyncram1|mux_hib:mux5"
Info (12128): Elaborating entity "vga_pll" for hierarchy "background:image|vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "background:image|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "background:image|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "background:image|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "background:image|vga_adapter:VGA|vga_controller:controller"
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:PS2"
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In"
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "Hexadecimal_To_Seven_Segment:Segment0"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "GPIO_0[1]" is stuck at GND
    Warning (13410): Pin "GPIO_0[4]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
    Warning (13410): Pin "HEX2[3]" is stuck at VCC
    Warning (13410): Pin "HEX2[4]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at VCC
    Warning (13410): Pin "HEX3[1]" is stuck at VCC
    Warning (13410): Pin "HEX3[2]" is stuck at VCC
    Warning (13410): Pin "HEX3[3]" is stuck at VCC
    Warning (13410): Pin "HEX3[4]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at VCC
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (17049): 15 registers lost all their fanouts during netlist optimizations. The first 15 are displayed below.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|idle_counter[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|s_ps2_transceiver~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|s_ps2_transceiver~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2" lost all its fanouts during netlist optimizations.
    Info (17050): Register "PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/GPS/GPS.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "background:image|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|pll"
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
Info (21057): Implemented 2069 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1925 logic cells
    Info (21064): Implemented 15 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 329 megabytes
    Info: Processing ended: Mon Dec 02 01:36:49 2013
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/GPS/GPS.map.smsg.


