SIM=icarus
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/mem_control_tb.v
TOPLEVEL = mem_control_tb
MODULE = mem_tb

include $(shell cocotb-config --makefiles)/Makefile.sim

