{"vcs1":{"timestamp_begin":1681679039.805511082, "rt":0.88, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681679040.722287485, "rt":1.03, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681679041.779672051, "rt":0.94, "ut":0.07, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681679039.509724034}
{"VCS_COMP_START_TIME": 1681679039.509724034}
{"VCS_COMP_END_TIME": 1681679043.318855382}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222604}}
