Simulator report for lab4
Sat Oct 21 21:59:43 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|ALTSYNCRAM
  6. |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 319 nodes    ;
; Simulation Coverage         ;      67.17 % ;
; Total Number of Transitions ; 10010        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------------------------------+
; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------------------------------------------------------+
; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      67.17 % ;
; Total nodes checked                                 ; 319          ;
; Total output ports checked                          ; 329          ;
; Total output ports with complete 1/0-value coverage ; 221          ;
; Total output ports with no 1/0-value coverage       ; 67           ;
; Total output ports with no 1-value coverage         ; 96           ;
; Total output ports with no 0-value coverage         ; 79           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |_main|CLK                                                                                                              ; |_main|CLK                                                                                                            ; out              ;
; |_main|Data[3]                                                                                                          ; |_main|Data[3]                                                                                                        ; pin_out          ;
; |_main|Data[2]                                                                                                          ; |_main|Data[2]                                                                                                        ; pin_out          ;
; |_main|Data[1]                                                                                                          ; |_main|Data[1]                                                                                                        ; pin_out          ;
; |_main|Data[0]                                                                                                          ; |_main|Data[0]                                                                                                        ; pin_out          ;
; |_main|Data~0                                                                                                           ; |_main|Data~0                                                                                                         ; out0             ;
; |_main|Data~1                                                                                                           ; |_main|Data~1                                                                                                         ; out0             ;
; |_main|Data~2                                                                                                           ; |_main|Data~2                                                                                                         ; out0             ;
; |_main|Data~3                                                                                                           ; |_main|Data~3                                                                                                         ; out0             ;
; |_main|Control[7]                                                                                                       ; |_main|Control[7]                                                                                                     ; pin_out          ;
; |_main|Control[6]                                                                                                       ; |_main|Control[6]                                                                                                     ; pin_out          ;
; |_main|Control[5]                                                                                                       ; |_main|Control[5]                                                                                                     ; pin_out          ;
; |_main|Control[3]                                                                                                       ; |_main|Control[3]                                                                                                     ; pin_out          ;
; |_main|Control[2]                                                                                                       ; |_main|Control[2]                                                                                                     ; pin_out          ;
; |_main|Control[1]                                                                                                       ; |_main|Control[1]                                                                                                     ; pin_out          ;
; |_main|mov_command                                                                                                      ; |_main|mov_command                                                                                                    ; pin_out          ;
; |_main|load_command                                                                                                     ; |_main|load_command                                                                                                   ; pin_out          ;
; |_main|Address_bus[6]                                                                                                   ; |_main|Address_bus[6]                                                                                                 ; pin_out          ;
; |_main|Address_bus[5]                                                                                                   ; |_main|Address_bus[5]                                                                                                 ; pin_out          ;
; |_main|Address_bus[4]                                                                                                   ; |_main|Address_bus[4]                                                                                                 ; pin_out          ;
; |_main|Address_bus[3]                                                                                                   ; |_main|Address_bus[3]                                                                                                 ; pin_out          ;
; |_main|Address_bus[2]                                                                                                   ; |_main|Address_bus[2]                                                                                                 ; pin_out          ;
; |_main|Address_bus[1]                                                                                                   ; |_main|Address_bus[1]                                                                                                 ; pin_out          ;
; |_main|Address_bus[0]                                                                                                   ; |_main|Address_bus[0]                                                                                                 ; pin_out          ;
; |_main|cc[2]                                                                                                            ; |_main|cc[2]                                                                                                          ; pin_out          ;
; |_main|cc[1]                                                                                                            ; |_main|cc[1]                                                                                                          ; pin_out          ;
; |_main|cc[0]                                                                                                            ; |_main|cc[0]                                                                                                          ; pin_out          ;
; |_main|DR[7]                                                                                                            ; |_main|DR[7]                                                                                                          ; pin_out          ;
; |_main|DR[6]                                                                                                            ; |_main|DR[6]                                                                                                          ; pin_out          ;
; |_main|DR[5]                                                                                                            ; |_main|DR[5]                                                                                                          ; pin_out          ;
; |_main|DR[4]                                                                                                            ; |_main|DR[4]                                                                                                          ; pin_out          ;
; |_main|DR[3]                                                                                                            ; |_main|DR[3]                                                                                                          ; pin_out          ;
; |_main|DR[2]                                                                                                            ; |_main|DR[2]                                                                                                          ; pin_out          ;
; |_main|DR[1]                                                                                                            ; |_main|DR[1]                                                                                                          ; pin_out          ;
; |_main|DR[0]                                                                                                            ; |_main|DR[0]                                                                                                          ; pin_out          ;
; |_main|IP[4]                                                                                                            ; |_main|IP[4]                                                                                                          ; pin_out          ;
; |_main|IP[3]                                                                                                            ; |_main|IP[3]                                                                                                          ; pin_out          ;
; |_main|IP[2]                                                                                                            ; |_main|IP[2]                                                                                                          ; pin_out          ;
; |_main|IP[1]                                                                                                            ; |_main|IP[1]                                                                                                          ; pin_out          ;
; |_main|IP[0]                                                                                                            ; |_main|IP[0]                                                                                                          ; pin_out          ;
; |_main|REG2[1]                                                                                                          ; |_main|REG2[1]                                                                                                        ; pin_out          ;
; |_main|REG2[0]                                                                                                          ; |_main|REG2[0]                                                                                                        ; pin_out          ;
; |_main|REG3[0]                                                                                                          ; |_main|REG3[0]                                                                                                        ; pin_out          ;
; |_main|REG4[2]                                                                                                          ; |_main|REG4[2]                                                                                                        ; pin_out          ;
; |_main|REG4[1]                                                                                                          ; |_main|REG4[1]                                                                                                        ; pin_out          ;
; |_main|REG4[0]                                                                                                          ; |_main|REG4[0]                                                                                                        ; pin_out          ;
; |_main|REG5[0]                                                                                                          ; |_main|REG5[0]                                                                                                        ; pin_out          ;
; |_main|REG6[1]                                                                                                          ; |_main|REG6[1]                                                                                                        ; pin_out          ;
; |_main|REG6[0]                                                                                                          ; |_main|REG6[0]                                                                                                        ; pin_out          ;
; |_main|REG7[0]                                                                                                          ; |_main|REG7[0]                                                                                                        ; pin_out          ;
; |_main|REG8[3]                                                                                                          ; |_main|REG8[3]                                                                                                        ; pin_out          ;
; |_main|REG8[2]                                                                                                          ; |_main|REG8[2]                                                                                                        ; pin_out          ;
; |_main|REG8[1]                                                                                                          ; |_main|REG8[1]                                                                                                        ; pin_out          ;
; |_main|REG8[0]                                                                                                          ; |_main|REG8[0]                                                                                                        ; pin_out          ;
; |_main|Register_block:inst1|data_bus[3]                                                                                 ; |_main|Register_block:inst1|data_bus[3]                                                                               ; out0             ;
; |_main|Register_block:inst1|data_bus[2]                                                                                 ; |_main|Register_block:inst1|data_bus[2]                                                                               ; out0             ;
; |_main|Register_block:inst1|data_bus[1]                                                                                 ; |_main|Register_block:inst1|data_bus[1]                                                                               ; out0             ;
; |_main|Register_block:inst1|data_bus[0]                                                                                 ; |_main|Register_block:inst1|data_bus[0]                                                                               ; out0             ;
; |_main|Register_block:inst1|inst_en_w[3]                                                                                ; |_main|Register_block:inst1|inst_en_w[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst_en_w[2]                                                                                ; |_main|Register_block:inst1|inst_en_w[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst_en_w[1]                                                                                ; |_main|Register_block:inst1|inst_en_w[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst_en_w[0]                                                                                ; |_main|Register_block:inst1|inst_en_w[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst18                                                                                      ; |_main|Register_block:inst1|inst18                                                                                    ; out0             ;
; |_main|Register_block:inst1|inst19                                                                                      ; |_main|Register_block:inst1|inst19                                                                                    ; out0             ;
; |_main|Register_block:inst1|inst20                                                                                      ; |_main|Register_block:inst1|inst20                                                                                    ; out0             ;
; |_main|Register_block:inst1|inst21                                                                                      ; |_main|Register_block:inst1|inst21                                                                                    ; out0             ;
; |_main|Register_block:inst1|inst15                                                                                      ; |_main|Register_block:inst1|inst15                                                                                    ; out0             ;
; |_main|Register_block:inst1|inst16                                                                                      ; |_main|Register_block:inst1|inst16                                                                                    ; out0             ;
; |_main|Register_block:inst1|inst17                                                                                      ; |_main|Register_block:inst1|inst17                                                                                    ; out0             ;
; |_main|Register_block:inst1|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[2]                                   ; |_main|Register_block:inst1|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[2]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[1]                                   ; |_main|Register_block:inst1|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[0]                                   ; |_main|Register_block:inst1|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                   ; |_main|Register_block:inst1|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                   ; |_main|Register_block:inst1|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                   ; |_main|Register_block:inst1|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[0]                                   ; |_main|Register_block:inst1|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                   ; |_main|Register_block:inst1|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                   ; |_main|Register_block:inst1|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                   ; |_main|Register_block:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                   ; |_main|Register_block:inst1|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[3]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                   ; |_main|Register_block:inst1|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[2]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                   ; |_main|Register_block:inst1|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                   ; |_main|Register_block:inst1|lpm_latch0:inst1|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]    ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]  ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]    ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]  ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[2] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[2] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[3] ; out0             ;
; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2]   ; |_main|Register_block:inst1|lpm_decode2:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode85w[2] ; out0             ;
; |_main|_Memory_block:inst|inst2[3]                                                                                      ; |_main|_Memory_block:inst|inst2[3]                                                                                    ; out              ;
; |_main|_Memory_block:inst|inst2[2]                                                                                      ; |_main|_Memory_block:inst|inst2[2]                                                                                    ; out              ;
; |_main|_Memory_block:inst|inst2[1]                                                                                      ; |_main|_Memory_block:inst|inst2[1]                                                                                    ; out              ;
; |_main|_Memory_block:inst|inst2[0]                                                                                      ; |_main|_Memory_block:inst|inst2[0]                                                                                    ; out              ;
; |_main|_Memory_block:inst|inst9                                                                                         ; |_main|_Memory_block:inst|inst9                                                                                       ; out0             ;
; |_main|_Memory_block:inst|inst6[3]                                                                                      ; |_main|_Memory_block:inst|inst6[3]                                                                                    ; out              ;
; |_main|_Memory_block:inst|inst6[1]                                                                                      ; |_main|_Memory_block:inst|inst6[1]                                                                                    ; out              ;
; |_main|_Memory_block:inst|inst8                                                                                         ; |_main|_Memory_block:inst|inst8                                                                                       ; out0             ;
; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|ram_block1a0 ; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|q_a[0]     ; portadataout0    ;
; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|ram_block1a1 ; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|q_a[1]     ; portadataout0    ;
; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|ram_block1a2 ; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|q_a[2]     ; portadataout0    ;
; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|ram_block1a3 ; |_main|_Memory_block:inst|lpm_ram_dq:inst5|altram:sram|altsyncram:ram_block|altsyncram_td91:auto_generated|q_a[3]     ; portadataout0    ;
; |_main|_Memory_block:inst|lpm_rom:inst1|otri[3]                                                                         ; |_main|_Memory_block:inst|lpm_rom:inst1|otri[3]                                                                       ; out              ;
; |_main|_Memory_block:inst|lpm_rom:inst1|otri[2]                                                                         ; |_main|_Memory_block:inst|lpm_rom:inst1|otri[2]                                                                       ; out              ;
; |_main|_Memory_block:inst|lpm_rom:inst1|otri[1]                                                                         ; |_main|_Memory_block:inst|lpm_rom:inst1|otri[1]                                                                       ; out              ;
; |_main|_Memory_block:inst|lpm_rom:inst1|otri[0]                                                                         ; |_main|_Memory_block:inst|lpm_rom:inst1|otri[0]                                                                       ; out              ;
; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|ram_block1a0    ; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|q_a[0]        ; portadataout0    ;
; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|ram_block1a1    ; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|q_a[1]        ; portadataout0    ;
; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|ram_block1a2    ; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|q_a[2]        ; portadataout0    ;
; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|ram_block1a3    ; |_main|_Memory_block:inst|lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_nb01:auto_generated|q_a[3]        ; portadataout0    ;
; |_main|_CU:inst4|inst9                                                                                                  ; |_main|_CU:inst4|inst9                                                                                                ; out0             ;
; |_main|_CU:inst4|addr[6]                                                                                                ; |_main|_CU:inst4|addr[6]                                                                                              ; out0             ;
; |_main|_CU:inst4|addr[5]                                                                                                ; |_main|_CU:inst4|addr[5]                                                                                              ; out0             ;
; |_main|_CU:inst4|addr[4]                                                                                                ; |_main|_CU:inst4|addr[4]                                                                                              ; out0             ;
; |_main|_CU:inst4|addr[3]                                                                                                ; |_main|_CU:inst4|addr[3]                                                                                              ; out0             ;
; |_main|_CU:inst4|addr[2]                                                                                                ; |_main|_CU:inst4|addr[2]                                                                                              ; out0             ;
; |_main|_CU:inst4|addr[1]                                                                                                ; |_main|_CU:inst4|addr[1]                                                                                              ; out0             ;
; |_main|_CU:inst4|addr[0]                                                                                                ; |_main|_CU:inst4|addr[0]                                                                                              ; out0             ;
; |_main|_CU:inst4|inst21[6]                                                                                              ; |_main|_CU:inst4|inst21[6]                                                                                            ; out              ;
; |_main|_CU:inst4|inst21[5]                                                                                              ; |_main|_CU:inst4|inst21[5]                                                                                            ; out              ;
; |_main|_CU:inst4|inst21[4]                                                                                              ; |_main|_CU:inst4|inst21[4]                                                                                            ; out              ;
; |_main|_CU:inst4|inst21[3]                                                                                              ; |_main|_CU:inst4|inst21[3]                                                                                            ; out              ;
; |_main|_CU:inst4|inst21[2]                                                                                              ; |_main|_CU:inst4|inst21[2]                                                                                            ; out              ;
; |_main|_CU:inst4|inst21[1]                                                                                              ; |_main|_CU:inst4|inst21[1]                                                                                            ; out              ;
; |_main|_CU:inst4|inst21[0]                                                                                              ; |_main|_CU:inst4|inst21[0]                                                                                            ; out              ;
; |_main|_CU:inst4|inst15[5]                                                                                              ; |_main|_CU:inst4|inst15[5]                                                                                            ; out              ;
; |_main|_CU:inst4|inst15[4]                                                                                              ; |_main|_CU:inst4|inst15[4]                                                                                            ; out              ;
; |_main|_CU:inst4|inst15[3]                                                                                              ; |_main|_CU:inst4|inst15[3]                                                                                            ; out              ;
; |_main|_CU:inst4|inst15[2]                                                                                              ; |_main|_CU:inst4|inst15[2]                                                                                            ; out              ;
; |_main|_CU:inst4|inst15[1]                                                                                              ; |_main|_CU:inst4|inst15[1]                                                                                            ; out              ;
; |_main|_CU:inst4|inst15[0]                                                                                              ; |_main|_CU:inst4|inst15[0]                                                                                            ; out              ;
; |_main|_CU:inst4|inst3                                                                                                  ; |_main|_CU:inst4|inst3                                                                                                ; out0             ;
; |_main|_CU:inst4|inst29[7]                                                                                              ; |_main|_CU:inst4|inst29[7]                                                                                            ; out0             ;
; |_main|_CU:inst4|inst29[6]                                                                                              ; |_main|_CU:inst4|inst29[6]                                                                                            ; out0             ;
; |_main|_CU:inst4|inst29[5]                                                                                              ; |_main|_CU:inst4|inst29[5]                                                                                            ; out0             ;
; |_main|_CU:inst4|inst29[4]                                                                                              ; |_main|_CU:inst4|inst29[4]                                                                                            ; out0             ;
; |_main|_CU:inst4|inst29[3]                                                                                              ; |_main|_CU:inst4|inst29[3]                                                                                            ; out0             ;
; |_main|_CU:inst4|inst29[2]                                                                                              ; |_main|_CU:inst4|inst29[2]                                                                                            ; out0             ;
; |_main|_CU:inst4|inst29[1]                                                                                              ; |_main|_CU:inst4|inst29[1]                                                                                            ; out0             ;
; |_main|_CU:inst4|inst29[0]                                                                                              ; |_main|_CU:inst4|inst29[0]                                                                                            ; out0             ;
; |_main|_CU:inst4|inst22                                                                                                 ; |_main|_CU:inst4|inst22                                                                                               ; out0             ;
; |_main|_CU:inst4|inst27                                                                                                 ; |_main|_CU:inst4|inst27                                                                                               ; out0             ;
; |_main|_CU:inst4|ctrl[7]                                                                                                ; |_main|_CU:inst4|ctrl[7]                                                                                              ; out0             ;
; |_main|_CU:inst4|ctrl[6]                                                                                                ; |_main|_CU:inst4|ctrl[6]                                                                                              ; out0             ;
; |_main|_CU:inst4|ctrl[5]                                                                                                ; |_main|_CU:inst4|ctrl[5]                                                                                              ; out0             ;
; |_main|_CU:inst4|inst14[2]                                                                                              ; |_main|_CU:inst4|inst14[2]                                                                                            ; out              ;
; |_main|_CU:inst4|inst14[1]                                                                                              ; |_main|_CU:inst4|inst14[1]                                                                                            ; out              ;
; |_main|_CU:inst4|inst14[0]                                                                                              ; |_main|_CU:inst4|inst14[0]                                                                                            ; out              ;
; |_main|_CU:inst4|inst13                                                                                                 ; |_main|_CU:inst4|inst13                                                                                               ; out0             ;
; |_main|_CU:inst4|inst16[2]                                                                                              ; |_main|_CU:inst4|inst16[2]                                                                                            ; out              ;
; |_main|_CU:inst4|inst16[1]                                                                                              ; |_main|_CU:inst4|inst16[1]                                                                                            ; out              ;
; |_main|_CU:inst4|inst16[0]                                                                                              ; |_main|_CU:inst4|inst16[0]                                                                                            ; out              ;
; |_main|_CU:inst4|inst11                                                                                                 ; |_main|_CU:inst4|inst11                                                                                               ; out0             ;
; |_main|_CU:inst4|inst18                                                                                                 ; |_main|_CU:inst4|inst18                                                                                               ; out0             ;
; |_main|_CU:inst4|lpm_latch1:inst20|lpm_latch:lpm_latch_component|latches[2]                                             ; |_main|_CU:inst4|lpm_latch1:inst20|lpm_latch:lpm_latch_component|latches[2]                                           ; out              ;
; |_main|_CU:inst4|lpm_latch1:inst20|lpm_latch:lpm_latch_component|latches[1]                                             ; |_main|_CU:inst4|lpm_latch1:inst20|lpm_latch:lpm_latch_component|latches[1]                                           ; out              ;
; |_main|_CU:inst4|lpm_latch1:inst20|lpm_latch:lpm_latch_component|latches[0]                                             ; |_main|_CU:inst4|lpm_latch1:inst20|lpm_latch:lpm_latch_component|latches[0]                                           ; out              ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0       ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita0~COUT  ; cout             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1       ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita1~COUT  ; cout             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2       ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita2~COUT  ; cout             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3       ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita3~COUT  ; cout             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4       ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita4~COUT  ; cout             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5       ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita5~COUT  ; cout             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6         ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6       ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[4]       ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[4]                ; regout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[3]       ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[3]                ; regout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[2]       ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[2]                ; regout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[1]       ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[1]                ; regout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[0]       ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[0]                ; regout           ;
; |_main|_CU:inst4|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[3]                                              ; |_main|_CU:inst4|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[3]                                            ; out              ;
; |_main|_CU:inst4|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[2]                                              ; |_main|_CU:inst4|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[2]                                            ; out              ;
; |_main|_CU:inst4|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[1]                                              ; |_main|_CU:inst4|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[1]                                            ; out              ;
; |_main|_CU:inst4|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[0]                                              ; |_main|_CU:inst4|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[0]                                            ; out              ;
; |_main|_CU:inst4|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[3]                                              ; |_main|_CU:inst4|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[3]                                            ; out              ;
; |_main|_CU:inst4|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[2]                                              ; |_main|_CU:inst4|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[2]                                            ; out              ;
; |_main|_CU:inst4|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[1]                                              ; |_main|_CU:inst4|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[1]                                            ; out              ;
; |_main|_CU:inst4|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[0]                                              ; |_main|_CU:inst4|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[0]                                            ; out              ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0        ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0      ; sumout           ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0        ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1        ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1      ; sumout           ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1        ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2        ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2      ; sumout           ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2        ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3        ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3      ; sumout           ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2]      ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]               ; regout           ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1]      ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]               ; regout           ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0]      ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]               ; regout           ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]               ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]             ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]               ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]             ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]               ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]             ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]            ; out0             ;
; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]              ; |_main|_CU:inst4|lpm_decode0:inst5|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]            ; out0             ;
; |_main|_CU:inst4|2_BIT_LATCH:inst28|inst1                                                                               ; |_main|_CU:inst4|2_BIT_LATCH:inst28|inst1                                                                             ; out              ;
; |_main|_CU:inst4|2_BIT_LATCH:inst28|inst                                                                                ; |_main|_CU:inst4|2_BIT_LATCH:inst28|inst                                                                              ; out              ;
; |_main|_CU:inst4|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]               ; |_main|_CU:inst4|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode1w[2]             ; out0             ;
; |_main|_CU:inst4|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]              ; |_main|_CU:inst4|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode33w[2]            ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |_main|jmp_command                                                                                                 ; |_main|jmp_command                                                                                                   ; pin_out          ;
; |_main|Control[15]                                                                                                 ; |_main|Control[15]                                                                                                   ; pin_out          ;
; |_main|Control[14]                                                                                                 ; |_main|Control[14]                                                                                                   ; pin_out          ;
; |_main|Control[13]                                                                                                 ; |_main|Control[13]                                                                                                   ; pin_out          ;
; |_main|Control[12]                                                                                                 ; |_main|Control[12]                                                                                                   ; pin_out          ;
; |_main|Control[11]                                                                                                 ; |_main|Control[11]                                                                                                   ; pin_out          ;
; |_main|Control[10]                                                                                                 ; |_main|Control[10]                                                                                                   ; pin_out          ;
; |_main|Control[9]                                                                                                  ; |_main|Control[9]                                                                                                    ; pin_out          ;
; |_main|Control[8]                                                                                                  ; |_main|Control[8]                                                                                                    ; pin_out          ;
; |_main|Control[4]                                                                                                  ; |_main|Control[4]                                                                                                    ; pin_out          ;
; |_main|Control[0]                                                                                                  ; |_main|Control[0]                                                                                                    ; pin_out          ;
; |_main|Address_bus[7]                                                                                              ; |_main|Address_bus[7]                                                                                                ; pin_out          ;
; |_main|cc[3]                                                                                                       ; |_main|cc[3]                                                                                                         ; pin_out          ;
; |_main|IP[7]                                                                                                       ; |_main|IP[7]                                                                                                         ; pin_out          ;
; |_main|IP[6]                                                                                                       ; |_main|IP[6]                                                                                                         ; pin_out          ;
; |_main|REG1[3]                                                                                                     ; |_main|REG1[3]                                                                                                       ; pin_out          ;
; |_main|REG1[2]                                                                                                     ; |_main|REG1[2]                                                                                                       ; pin_out          ;
; |_main|REG1[1]                                                                                                     ; |_main|REG1[1]                                                                                                       ; pin_out          ;
; |_main|REG1[0]                                                                                                     ; |_main|REG1[0]                                                                                                       ; pin_out          ;
; |_main|REG2[3]                                                                                                     ; |_main|REG2[3]                                                                                                       ; pin_out          ;
; |_main|REG2[2]                                                                                                     ; |_main|REG2[2]                                                                                                       ; pin_out          ;
; |_main|REG3[3]                                                                                                     ; |_main|REG3[3]                                                                                                       ; pin_out          ;
; |_main|REG3[2]                                                                                                     ; |_main|REG3[2]                                                                                                       ; pin_out          ;
; |_main|REG4[3]                                                                                                     ; |_main|REG4[3]                                                                                                       ; pin_out          ;
; |_main|REG5[3]                                                                                                     ; |_main|REG5[3]                                                                                                       ; pin_out          ;
; |_main|REG5[1]                                                                                                     ; |_main|REG5[1]                                                                                                       ; pin_out          ;
; |_main|REG6[3]                                                                                                     ; |_main|REG6[3]                                                                                                       ; pin_out          ;
; |_main|REG7[3]                                                                                                     ; |_main|REG7[3]                                                                                                       ; pin_out          ;
; |_main|Register_block:inst1|inst_en_r[3]                                                                           ; |_main|Register_block:inst1|inst_en_r[3]                                                                             ; out              ;
; |_main|Register_block:inst1|inst_en_r[2]                                                                           ; |_main|Register_block:inst1|inst_en_r[2]                                                                             ; out              ;
; |_main|Register_block:inst1|inst_en_r[1]                                                                           ; |_main|Register_block:inst1|inst_en_r[1]                                                                             ; out              ;
; |_main|Register_block:inst1|inst_en_r[0]                                                                           ; |_main|Register_block:inst1|inst_en_r[0]                                                                             ; out              ;
; |_main|Register_block:inst1|inst9_w[3]                                                                             ; |_main|Register_block:inst1|inst9_w[3]                                                                               ; out              ;
; |_main|Register_block:inst1|inst9_w[2]                                                                             ; |_main|Register_block:inst1|inst9_w[2]                                                                               ; out              ;
; |_main|Register_block:inst1|inst9_w[1]                                                                             ; |_main|Register_block:inst1|inst9_w[1]                                                                               ; out              ;
; |_main|Register_block:inst1|inst9_w[0]                                                                             ; |_main|Register_block:inst1|inst9_w[0]                                                                               ; out              ;
; |_main|Register_block:inst1|inst14                                                                                 ; |_main|Register_block:inst1|inst14                                                                                   ; out0             ;
; |_main|Register_block:inst1|inst9_w2[3]                                                                            ; |_main|Register_block:inst1|inst9_w2[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w2[2]                                                                            ; |_main|Register_block:inst1|inst9_w2[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w2[1]                                                                            ; |_main|Register_block:inst1|inst9_w2[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w2[0]                                                                            ; |_main|Register_block:inst1|inst9_w2[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w3[3]                                                                            ; |_main|Register_block:inst1|inst9_w3[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w3[2]                                                                            ; |_main|Register_block:inst1|inst9_w3[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w3[1]                                                                            ; |_main|Register_block:inst1|inst9_w3[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w3[0]                                                                            ; |_main|Register_block:inst1|inst9_w3[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w4[3]                                                                            ; |_main|Register_block:inst1|inst9_w4[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w4[2]                                                                            ; |_main|Register_block:inst1|inst9_w4[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w4[1]                                                                            ; |_main|Register_block:inst1|inst9_w4[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w4[0]                                                                            ; |_main|Register_block:inst1|inst9_w4[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w5[3]                                                                            ; |_main|Register_block:inst1|inst9_w5[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w5[2]                                                                            ; |_main|Register_block:inst1|inst9_w5[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w5[1]                                                                            ; |_main|Register_block:inst1|inst9_w5[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w5[0]                                                                            ; |_main|Register_block:inst1|inst9_w5[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst10_w[3]                                                                            ; |_main|Register_block:inst1|inst10_w[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst10_w[2]                                                                            ; |_main|Register_block:inst1|inst10_w[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst10_w[1]                                                                            ; |_main|Register_block:inst1|inst10_w[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst10_w[0]                                                                            ; |_main|Register_block:inst1|inst10_w[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst11_w[3]                                                                            ; |_main|Register_block:inst1|inst11_w[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst11_w[2]                                                                            ; |_main|Register_block:inst1|inst11_w[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst11_w[1]                                                                            ; |_main|Register_block:inst1|inst11_w[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst11_w[0]                                                                            ; |_main|Register_block:inst1|inst11_w[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst12_w[3]                                                                            ; |_main|Register_block:inst1|inst12_w[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst12_w[2]                                                                            ; |_main|Register_block:inst1|inst12_w[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst12_w[1]                                                                            ; |_main|Register_block:inst1|inst12_w[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst12_w[0]                                                                            ; |_main|Register_block:inst1|inst12_w[0]                                                                              ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[3]                              ; |_main|Register_block:inst1|lpm_latch0:inst6|lpm_latch:lpm_latch_component|latches[3]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                              ; |_main|Register_block:inst1|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[3]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                              ; |_main|Register_block:inst1|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[2]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                              ; |_main|Register_block:inst1|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                              ; |_main|Register_block:inst1|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[3]                              ; |_main|Register_block:inst1|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[3]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[1]                              ; |_main|Register_block:inst1|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[1]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                              ; |_main|Register_block:inst1|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[3]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                              ; |_main|Register_block:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[3]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                               ; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                               ; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                               ; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                               ; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|_Memory_block:inst|inst6[2]                                                                                 ; |_main|_Memory_block:inst|inst6[2]                                                                                   ; out              ;
; |_main|_Memory_block:inst|inst6[0]                                                                                 ; |_main|_Memory_block:inst|inst6[0]                                                                                   ; out              ;
; |_main|_Memory_block:inst|inst12[3]                                                                                ; |_main|_Memory_block:inst|inst12[3]                                                                                  ; out              ;
; |_main|_Memory_block:inst|inst12[2]                                                                                ; |_main|_Memory_block:inst|inst12[2]                                                                                  ; out              ;
; |_main|_Memory_block:inst|inst12[1]                                                                                ; |_main|_Memory_block:inst|inst12[1]                                                                                  ; out              ;
; |_main|_Memory_block:inst|inst12[0]                                                                                ; |_main|_Memory_block:inst|inst12[0]                                                                                  ; out              ;
; |_main|_CU:inst4|addr[7]                                                                                           ; |_main|_CU:inst4|addr[7]                                                                                             ; out0             ;
; |_main|_CU:inst4|inst21[7]                                                                                         ; |_main|_CU:inst4|inst21[7]                                                                                           ; out              ;
; |_main|_CU:inst4|inst15[7]                                                                                         ; |_main|_CU:inst4|inst15[7]                                                                                           ; out              ;
; |_main|_CU:inst4|inst15[6]                                                                                         ; |_main|_CU:inst4|inst15[6]                                                                                           ; out              ;
; |_main|_CU:inst4|inst19                                                                                            ; |_main|_CU:inst4|inst19                                                                                              ; out0             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6    ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7    ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7      ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[7]  ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]               ; regout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[6]  ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]               ; regout           ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3] ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]              ; regout           ;
; |_main|_CU:inst4|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]         ; |_main|_CU:inst4|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode15w[2]           ; out0             ;
; |_main|_CU:inst4|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]         ; |_main|_CU:inst4|lpm_decode1:inst2|lpm_decode:lpm_decode_component|decode_p7f:auto_generated|w_anode24w[2]           ; out0             ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                          ; Output Port Name                                                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+
; |_main|Control[15]                                                                                                 ; |_main|Control[15]                                                                                                   ; pin_out          ;
; |_main|Control[14]                                                                                                 ; |_main|Control[14]                                                                                                   ; pin_out          ;
; |_main|Control[13]                                                                                                 ; |_main|Control[13]                                                                                                   ; pin_out          ;
; |_main|Control[12]                                                                                                 ; |_main|Control[12]                                                                                                   ; pin_out          ;
; |_main|Control[11]                                                                                                 ; |_main|Control[11]                                                                                                   ; pin_out          ;
; |_main|Control[10]                                                                                                 ; |_main|Control[10]                                                                                                   ; pin_out          ;
; |_main|Control[9]                                                                                                  ; |_main|Control[9]                                                                                                    ; pin_out          ;
; |_main|Control[8]                                                                                                  ; |_main|Control[8]                                                                                                    ; pin_out          ;
; |_main|Control[4]                                                                                                  ; |_main|Control[4]                                                                                                    ; pin_out          ;
; |_main|Control[0]                                                                                                  ; |_main|Control[0]                                                                                                    ; pin_out          ;
; |_main|cc[3]                                                                                                       ; |_main|cc[3]                                                                                                         ; pin_out          ;
; |_main|IP[7]                                                                                                       ; |_main|IP[7]                                                                                                         ; pin_out          ;
; |_main|IP[6]                                                                                                       ; |_main|IP[6]                                                                                                         ; pin_out          ;
; |_main|IP[5]                                                                                                       ; |_main|IP[5]                                                                                                         ; pin_out          ;
; |_main|REG1[3]                                                                                                     ; |_main|REG1[3]                                                                                                       ; pin_out          ;
; |_main|REG1[2]                                                                                                     ; |_main|REG1[2]                                                                                                       ; pin_out          ;
; |_main|REG1[1]                                                                                                     ; |_main|REG1[1]                                                                                                       ; pin_out          ;
; |_main|REG1[0]                                                                                                     ; |_main|REG1[0]                                                                                                       ; pin_out          ;
; |_main|REG3[1]                                                                                                     ; |_main|REG3[1]                                                                                                       ; pin_out          ;
; |_main|REG5[2]                                                                                                     ; |_main|REG5[2]                                                                                                       ; pin_out          ;
; |_main|REG6[2]                                                                                                     ; |_main|REG6[2]                                                                                                       ; pin_out          ;
; |_main|REG7[2]                                                                                                     ; |_main|REG7[2]                                                                                                       ; pin_out          ;
; |_main|REG7[1]                                                                                                     ; |_main|REG7[1]                                                                                                       ; pin_out          ;
; |_main|Register_block:inst1|inst_en_r[3]                                                                           ; |_main|Register_block:inst1|inst_en_r[3]                                                                             ; out              ;
; |_main|Register_block:inst1|inst_en_r[2]                                                                           ; |_main|Register_block:inst1|inst_en_r[2]                                                                             ; out              ;
; |_main|Register_block:inst1|inst_en_r[1]                                                                           ; |_main|Register_block:inst1|inst_en_r[1]                                                                             ; out              ;
; |_main|Register_block:inst1|inst_en_r[0]                                                                           ; |_main|Register_block:inst1|inst_en_r[0]                                                                             ; out              ;
; |_main|Register_block:inst1|inst9_w[3]                                                                             ; |_main|Register_block:inst1|inst9_w[3]                                                                               ; out              ;
; |_main|Register_block:inst1|inst9_w[2]                                                                             ; |_main|Register_block:inst1|inst9_w[2]                                                                               ; out              ;
; |_main|Register_block:inst1|inst9_w[1]                                                                             ; |_main|Register_block:inst1|inst9_w[1]                                                                               ; out              ;
; |_main|Register_block:inst1|inst9_w[0]                                                                             ; |_main|Register_block:inst1|inst9_w[0]                                                                               ; out              ;
; |_main|Register_block:inst1|inst9_w2[3]                                                                            ; |_main|Register_block:inst1|inst9_w2[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w2[2]                                                                            ; |_main|Register_block:inst1|inst9_w2[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w2[1]                                                                            ; |_main|Register_block:inst1|inst9_w2[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w2[0]                                                                            ; |_main|Register_block:inst1|inst9_w2[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w3[3]                                                                            ; |_main|Register_block:inst1|inst9_w3[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w3[2]                                                                            ; |_main|Register_block:inst1|inst9_w3[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w3[1]                                                                            ; |_main|Register_block:inst1|inst9_w3[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w3[0]                                                                            ; |_main|Register_block:inst1|inst9_w3[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w4[3]                                                                            ; |_main|Register_block:inst1|inst9_w4[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w4[2]                                                                            ; |_main|Register_block:inst1|inst9_w4[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w4[1]                                                                            ; |_main|Register_block:inst1|inst9_w4[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w4[0]                                                                            ; |_main|Register_block:inst1|inst9_w4[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w5[3]                                                                            ; |_main|Register_block:inst1|inst9_w5[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w5[2]                                                                            ; |_main|Register_block:inst1|inst9_w5[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w5[1]                                                                            ; |_main|Register_block:inst1|inst9_w5[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst9_w5[0]                                                                            ; |_main|Register_block:inst1|inst9_w5[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst10_w[3]                                                                            ; |_main|Register_block:inst1|inst10_w[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst10_w[2]                                                                            ; |_main|Register_block:inst1|inst10_w[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst10_w[1]                                                                            ; |_main|Register_block:inst1|inst10_w[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst10_w[0]                                                                            ; |_main|Register_block:inst1|inst10_w[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst11_w[3]                                                                            ; |_main|Register_block:inst1|inst11_w[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst11_w[2]                                                                            ; |_main|Register_block:inst1|inst11_w[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst11_w[1]                                                                            ; |_main|Register_block:inst1|inst11_w[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst11_w[0]                                                                            ; |_main|Register_block:inst1|inst11_w[0]                                                                              ; out              ;
; |_main|Register_block:inst1|inst12_w[3]                                                                            ; |_main|Register_block:inst1|inst12_w[3]                                                                              ; out              ;
; |_main|Register_block:inst1|inst12_w[2]                                                                            ; |_main|Register_block:inst1|inst12_w[2]                                                                              ; out              ;
; |_main|Register_block:inst1|inst12_w[1]                                                                            ; |_main|Register_block:inst1|inst12_w[1]                                                                              ; out              ;
; |_main|Register_block:inst1|inst12_w[0]                                                                            ; |_main|Register_block:inst1|inst12_w[0]                                                                              ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                              ; |_main|Register_block:inst1|lpm_latch0:inst5|lpm_latch:lpm_latch_component|latches[1]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[2]                              ; |_main|Register_block:inst1|lpm_latch0:inst7|lpm_latch:lpm_latch_component|latches[2]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                              ; |_main|Register_block:inst1|lpm_latch0:inst3|lpm_latch:lpm_latch_component|latches[2]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                              ; |_main|Register_block:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[2]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                              ; |_main|Register_block:inst1|lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[1]                                ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                               ; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                               ; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                               ; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                                 ; out              ;
; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                               ; |_main|Register_block:inst1|lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                                 ; out              ;
; |_main|_Memory_block:inst|inst12[3]                                                                                ; |_main|_Memory_block:inst|inst12[3]                                                                                  ; out              ;
; |_main|_Memory_block:inst|inst12[2]                                                                                ; |_main|_Memory_block:inst|inst12[2]                                                                                  ; out              ;
; |_main|_Memory_block:inst|inst12[1]                                                                                ; |_main|_Memory_block:inst|inst12[1]                                                                                  ; out              ;
; |_main|_Memory_block:inst|inst12[0]                                                                                ; |_main|_Memory_block:inst|inst12[0]                                                                                  ; out              ;
; |_main|_CU:inst4|inst19                                                                                            ; |_main|_CU:inst4|inst19                                                                                              ; out0             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6    ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7    ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_comb_bita7      ; sumout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[7]  ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7]               ; regout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[6]  ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[6]               ; regout           ;
; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|counter_reg_bit1a[5]  ; |_main|_CU:inst4|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[5]               ; regout           ;
; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3] ; |_main|_CU:inst4|lpm_counter2:inst8|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]              ; regout           ;
+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sat Oct 21 21:59:43 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Info: Using vector source file "D://lab 4/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called lab4.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      67.17 %
Info: Number of transitions in simulation is 10010
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sat Oct 21 21:59:43 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


