// Seed: 178813154
module module_0 #(
    parameter id_16 = 32'd98,
    parameter id_17 = 32'd84
) (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    output wand id_6,
    output supply0 id_7
    , id_15,
    output tri0 id_8,
    input supply0 id_9,
    input wand id_10,
    input tri0 id_11,
    output tri1 id_12,
    input wire id_13
);
  assign id_1 = id_5;
  assign id_15[1] = 1;
  defparam id_16.id_17 = 1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wand id_5,
    output wire id_6,
    input supply0 id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri0 id_12,
    input tri id_13,
    input uwire id_14,
    output wor id_15,
    input tri0 id_16,
    input tri id_17,
    input tri id_18,
    output wor id_19,
    input wand id_20,
    output supply1 id_21,
    output tri1 id_22
);
  assign id_15 = 1 ? id_12 : id_11 > 1;
  supply1 id_24 = id_7;
  assign id_24 = id_2;
  module_0(
      id_2, id_6, id_13, id_13, id_16, id_16, id_1, id_24, id_22, id_9, id_2, id_9, id_22, id_11
  );
endmodule
