# DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB
 üëçüèª CSC302: DLDA & CSL301: DS LAB [SEMESTER III]
 
 ---

 - [X] **[Syllabus](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB/blob/main/SE-Comps_CBCGS_Syllabus.pdf)**
 
 - [X] **DLDA - [Reference Books](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB/tree/main/Reference%20Books)**

---

## My Preparation
 
 - [Sem-III Syllabus](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB/blob/main/My%20Preparation/Note_2019-09-26_13_54_38_159.png)
 
 - [Sem-III Modules](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB/blob/main/My%20Preparation/Note_2019-09-26_14_10_59_854.png)
 
 - [Sem-III Timetable](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB/blob/main/My%20Preparation/Note_2019-09-26_14_17_40_056.png)
 
 - [Blueprint](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB/blob/main/Blueprint%20(DLDA).png)


## Question Papers

 - [Previous Question Papers](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB/tree/main/Quesion%20Papers/Previous%20Quesion%20Papers)

 - [Solved Papers](https://github.com/Amey-Thakur/DIGITAL-LOGIC-DESIGN-AND-ANALYSIS-AND-DIGITAL-SYSTEM-LAB/tree/main/Quesion%20Papers/DLDA%20Solved%20Papers)
 
---

<p align="center"> <b> üëâüèª Subject as a part of the 3rd Semester of Engineering @ University of Mumbai üëàüèª <b> </p>
 
<p align="center"><a href='https://github.com/Amey-Thakur/ACHIEVEMENTS#engineering', style='color: greenyellow;'> ‚úåüèª Back To Engineering ‚úåüèª</p>
