#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon May 29 19:21:28 2017
# Process ID: 12800
# Current directory: D:/Projects/3ph_f2f/vivado/3ph_f2f_revA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3908 D:\Projects\3ph_f2f\vivado\3ph_f2f_revA\3ph_f2f_revA.xpr
# Log file: D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/vivado.log
# Journal file: D:/Projects/3ph_f2f/vivado/3ph_f2f_revA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_design_adc_interface_0_0
top_design_fsm_controller_0_0

update_compile_order -fileset sources_1
open_bd_design {D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- PSC:lib3ph:adc_interface:1.0 - adc_interface_0
Adding cell -- PSC:lib3ph:fsm_controller:1.0 - fsm_controller_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /adc_interface_0/nRST(undef)
Successfully read diagram <top_design> from BD file <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 950.316 ; gain = 105.609
report_ip_status -name ip_status 
upgrade_ip [get_ips  {top_design_fsm_controller_0_0 top_design_adc_interface_0_0}] -log ip_upgrade.log
Upgrading 'D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd'
INFO: [IP_Flow 19-3420] Updated top_design_adc_interface_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /adc_interface_0_upgraded_ipi/nRST(undef)
INFO: [IP_Flow 19-3420] Updated top_design_fsm_controller_0_0 to use current project options
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {top_design_fsm_controller_0_0 top_design_adc_interface_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
make_bd_pins_external  [get_bd_pins adc_interface_0/SCLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins adc_interface_0/nCS]
endgroup
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name PWM_3rdHarm_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/PWM_3rdHarm_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_pwm_3rdharm/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/pwm_3rdharm_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
CRITICAL WARNING: [IP_Flow 19-3667] Component file 'src/PWM_3rdHarm_tb_behav.wcfg' does not exist. The file is ignored.
update_compile_order -fileset sources_1
set_property display_name PWM_3rdHarm_v1.0 [ipx::current_core]
set_property library lib3ph [ipx::current_core]
set_property vendor PSC [ipx::current_core]
set_property vendor_display_name {Power Smart Control} [ipx::current_core]
set_property description {PWM with 3harm injection for 3ph f2f system} [ipx::current_core]
set_property name sim/PWM_3rdHarm_tb_behav.wcfg [ipx::get_files src/PWM_3rdHarm_tb_behav.wcfg -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
update_files -from_files D:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_pwm_3rdharm/sim/PWM_3rdHarm_tb.vhd -to_files d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_pwm_3rdharm/src/PWM_3rdHarm_tb.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'd:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_pwm_3rdharm/src/PWM_3rdHarm_tb.vhd' with file 'D:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_pwm_3rdharm/sim/PWM_3rdHarm_tb.vhd'.
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file src/PWM_3rdHarm_tb.vhd [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
current_project 3ph_f2f_revA
current_project PWM_3rdHarm_v1_0_project
set_property previous_version_for_upgrade {gfb:flyback:PWM_3rdHarm:1.0 gfb:flyback:PWM_3rdHarm_v1_0:1.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv PSC:lib3ph:PWM_3rdHarm_v1_0:1.0 PWM_3rdHarm_v1_0_0
endgroup
set_property location {3.5 1411 213} [get_bd_cells PWM_3rdHarm_v1_0_0]
set_property location {4 1408 483} [get_bd_cells PWM_3rdHarm_v1_0_0]
copy_bd_objs /  [get_bd_cells {PWM_3rdHarm_v1_0_0}]
set_property location {4 1423 206} [get_bd_cells PWM_3rdHarm_v1_0_1]
report_ip_status -name ip_status 
copy_bd_objs /  [get_bd_cells {PWM_3rdHarm_v1_0_0}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {PWM_3rdHarm_v1_0_0}]'
startgroup
make_bd_pins_external  [get_bd_pins PWM_3rdHarm_v1_0_1/S]
endgroup
set_property name S_inv [get_bd_ports S]
ipx::edit_ip_in_project -upgrade true -name PWM_3rdHarm_v1_0_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/PWM_3rdHarm_v1_0_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_pwm_3rdharm/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/pwm_3rdharm_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property name PWM_3rdHarm [ipx::current_core]
set_property previous_version_for_upgrade {gfb:flyback:PWM_3rdHarm:1.0 gfb:flyback:PWM_3rdHarm_v1_0:1.0 PSC:lib3ph:PWM_3rdHarm_v1_0:1.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells PWM_3rdHarm_v1_0_0]
delete_bd_objs [get_bd_nets PWM_3rdHarm_v1_0_1_S] [get_bd_cells PWM_3rdHarm_v1_0_1]
startgroup
create_bd_cell -type ip -vlnv PSC:lib3ph:PWM_3rdHarm:1.0 PWM_3rdHarm_0
endgroup
set_property location {4 1422 214} [get_bd_cells PWM_3rdHarm_0]
set_property location {4 1422 217} [get_bd_cells PWM_3rdHarm_0]
ipx::edit_ip_in_project -upgrade true -name ADC_interface_v1_0_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/ADC_interface_v1_0_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_adc_interface_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/adc_interface_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name PWM_3rdHarm_v1_0_v1_0_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/PWM_3rdHarm_v1_0_v1_0_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_pwm_3rdharm/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/pwm_3rdharm_v1_0_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property name pwm_3rdharm [ipx::current_core]
set_property previous_version_for_upgrade {gfb:flyback:PWM_3rdHarm:1.0 gfb:flyback:PWM_3rdHarm_v1_0:1.0 PSC:lib3ph:PWM_3rdHarm_v1_0:1.0 PSC:lib3ph:PWM_3rdHarm:1.0} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells PWM_3rdHarm_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv PSC:lib3ph:pwm_3rdharm:1.0 pwm_3rdharm_0
endgroup
set_property location {4 1332 154} [get_bd_cells pwm_3rdharm_0]
copy_bd_objs /  [get_bd_cells {pwm_3rdharm_0}]
set_property location {4 1405 195} [get_bd_cells pwm_3rdharm_0]
set_property location {1583 83} [get_bd_ports S_inv]
startgroup
make_bd_pins_external  [get_bd_pins pwm_3rdharm_0/S]
endgroup
set_property name S_rec [get_bd_ports S]
set_property location {1588 -51} [get_bd_ports S_inv]
connect_bd_net [get_bd_ports S_inv] [get_bd_pins pwm_3rdharm_1/S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins pwm_3rdharm_0/CLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins pwm_3rdharm_1/CLK]
endgroup
connect_bd_net [get_bd_pins pwm_3rdharm_0/nRST] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /pwm_3rdharm_0/nRST(undef)
connect_bd_net [get_bd_pins pwm_3rdharm_1/nRST] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /pwm_3rdharm_1/nRST(undef)
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_pwm_3rdharm/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
report_ip_status -name ip_status
create_bd_cell -type ip -vlnv PSC:hls:vsi_control:2.0 vsi_control_0
connect_bd_net [get_bd_pins vsi_control_0/PWMthrdHarmEna] [get_bd_pins pwm_3rdharm_1/THRDHARM_ENA]
connect_bd_net [get_bd_pins pwm_3rdharm_1/OUT_ENA] [get_bd_pins vsi_control_0/driverEna]
connect_bd_net [get_bd_pins vsi_control_0/dc] [get_bd_pins pwm_3rdharm_1/DC]
connect_bd_net [get_bd_pins pwm_3rdharm_1/DB] [get_bd_pins vsi_control_0/db]
connect_bd_net [get_bd_pins vsi_control_0/da] [get_bd_pins pwm_3rdharm_1/DA]
startgroup
create_bd_cell -type ip -vlnv PSC:hls:current_ref_generator:1.3 current_ref_generator_0
endgroup
set_property location {2 579 -279} [get_bd_cells current_ref_generator_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins vsi_control_0/s_axi_AXILiteS]
</vsi_control_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins current_ref_generator_0/ap_clk]
endgroup
connect_bd_net [get_bd_pins vsi_control_0/va] [get_bd_pins adc_interface_0/VS_La]
connect_bd_net [get_bd_pins vsi_control_0/vb] [get_bd_pins adc_interface_0/VS_Lb]
connect_bd_net [get_bd_pins vsi_control_0/vc] [get_bd_pins adc_interface_0/VS_Lc]
connect_bd_net [get_bd_pins current_ref_generator_0/va] [get_bd_pins adc_interface_0/VS_La]
connect_bd_net [get_bd_pins current_ref_generator_0/vb] [get_bd_pins adc_interface_0/VS_Lb]
connect_bd_net [get_bd_pins current_ref_generator_0/vc] [get_bd_pins adc_interface_0/VS_Lc]
report_ip_status -name ip_status 
regenerate_bd_layout
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv PSC:hls:current_control:1.0 current_control_0
endgroup
set_property location {4 1397 -108} [get_bd_cells current_control_0]
connect_bd_net [get_bd_pins current_control_0/i_alfa_ref] [get_bd_pins current_ref_generator_0/i_alfa_ref]
connect_bd_net [get_bd_pins current_control_0/i_beta_ref] [get_bd_pins current_ref_generator_0/i_beta_ref]
connect_bd_net [get_bd_pins adc_interface_0/IS_La] [get_bd_pins current_control_0/ia]
connect_bd_net [get_bd_pins current_control_0/ib] [get_bd_pins adc_interface_0/IS_Lb]
connect_bd_net [get_bd_pins adc_interface_0/IS_Lc] [get_bd_pins current_control_0/ic]
connect_bd_net [get_bd_pins current_control_0/da] [get_bd_pins pwm_3rdharm_0/DA]
connect_bd_net [get_bd_pins current_control_0/db] [get_bd_pins pwm_3rdharm_0/DB]
connect_bd_net [get_bd_pins current_control_0/dc] [get_bd_pins pwm_3rdharm_0/DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins current_control_0/s_axi_AXILiteS]
</current_control_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
regenerate_bd_layout
connect_bd_net [get_bd_pins fsm_controller_0/THRDHARM_EN] [get_bd_pins pwm_3rdharm_0/THRDHARM_ENA]
connect_bd_net [get_bd_pins fsm_controller_0/OUT_DRV_EN] [get_bd_pins pwm_3rdharm_0/OUT_ENA]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd> 
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/ui/bd_4b95f7a8.ui> 
report_ip_status -name ip_status 
upgrade_ip [get_ips  {top_design_pwm_3rdharm_0_2 top_design_pwm_3rdharm_0_1}] -log ip_upgrade.log
Upgrading 'D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd'
INFO: [IP_Flow 19-1972] Upgraded top_design_pwm_3rdharm_0_1 from PWM_3rdHarm_v1.0 1.0 to PWM_3rdHarm_v1.0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /pwm_3rdharm_0_upgraded_ipi/nRST(undef)
INFO: [IP_Flow 19-1972] Upgraded top_design_pwm_3rdharm_0_2 from PWM_3rdHarm_v1.0 1.0 to PWM_3rdHarm_v1.0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /pwm_3rdharm_1_upgraded_ipi/nRST(undef)
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {top_design_pwm_3rdharm_0_2 top_design_pwm_3rdharm_0_1}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
connect_bd_net [get_bd_pins vsi_control_0/ap_start] [get_bd_pins fsm_controller_0/VSI_START]
WARNING: [BD 41-1306] The connection to interface pin /vsi_control_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins fsm_controller_0/VSI_DONE] [get_bd_pins vsi_control_0/ap_done]
WARNING: [BD 41-1306] The connection to interface pin /vsi_control_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins current_ref_generator_0/ap_start] [get_bd_pins fsm_controller_0/IREF_START]
WARNING: [BD 41-1306] The connection to interface pin /current_ref_generator_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins fsm_controller_0/IREF_DONE] [get_bd_pins current_ref_generator_0/ap_done]
WARNING: [BD 41-1306] The connection to interface pin /current_ref_generator_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins fsm_controller_0/ICTRL_DONE] [get_bd_pins current_control_0/ap_done]
WARNING: [BD 41-1306] The connection to interface pin /current_control_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins current_control_0/ap_start] [get_bd_pins fsm_controller_0/ICTRL_START]
WARNING: [BD 41-1306] The connection to interface pin /current_control_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv PSC:hls:phase_generator:1.0 phase_generator_0
endgroup
connect_bd_net [get_bd_pins vsi_control_0/phA] [get_bd_pins phase_generator_0/a]
connect_bd_net [get_bd_pins phase_generator_0/b] [get_bd_pins vsi_control_0/phB]
connect_bd_net [get_bd_pins vsi_control_0/phC] [get_bd_pins phase_generator_0/c]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins phase_generator_0/s_axi_AXILiteS]
</phase_generator_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C30000 [ 64K ]>
connect_bd_net [get_bd_pins phase_generator_0/ap_start] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
WARNING: [BD 41-1306] The connection to interface pin /phase_generator_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/peripheral_aresetn(rst) and /phase_generator_0/ap_start(undef)
save_bd_design
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd> 
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/ui/bd_4b95f7a8.ui> 
regenerate_bd_layout
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv PSC:hls:voltage_control:1.1 voltage_control_0
endgroup
connect_bd_net [get_bd_pins fsm_controller_0/VCTRL_DONE] [get_bd_pins voltage_control_0/ap_done]
WARNING: [BD 41-1306] The connection to interface pin /voltage_control_0/ap_done is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins voltage_control_0/ap_start] [get_bd_pins fsm_controller_0/VCTRL_START]
WARNING: [BD 41-1306] The connection to interface pin /voltage_control_0/ap_start is being overridden by the user. This pin will not be connected as a part of interface connection ap_ctrl
connect_bd_net [get_bd_pins voltage_control_0/vea] [get_bd_pins current_ref_generator_0/vea]
report_ip_status -name ip_status 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins voltage_control_0/s_axi_AXILiteS]
</voltage_control_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C40000 [ 64K ]>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins adc_interface_0/VS_DC_OUT] [get_bd_pins voltage_control_0/vdc]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name scope_3ph_v1_1_v1_1_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/scope_3ph_v1_1_v1_1_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_scope_3ph_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/scope_3ph_v1_1_v1_1_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_scope_3ph_1.0/component.xml. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_scope_3ph_1.0/component.xml
close_project
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name scope_3ph_v1_1_v1_1_project -directory D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.tmp/scope_3ph_v1_1_v1_1_project d:/Projects/3ph_f2f/vivado/ip_repo/PSC_lib3ph_scope_3ph_1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/projects/3ph_f2f/vivado/3ph_f2f_reva/3ph_f2f_reva.tmp/scope_3ph_v1_1_v1_1_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
update_compile_order -fileset sources_1
set_property vendor PSC [ipx::current_core]
set_property library lib3ph [ipx::current_core]
set_property description {Scope for the 3ph f2f system} [ipx::current_core]
set_property vendor_display_name {Power Smart Control} [ipx::current_core]
set_property previous_version_for_upgrade {UC3M:user:scope_3ph:1.0 UC3M:user:scope_3ph:1.1} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projects/3ph_f2f/vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/3ph_f2f/vivado/ip_repo'
report_ip_status -name ip_status 
save_bd_design
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/top_design.bd> 
Wrote  : <D:/Projects/3ph_f2f/vivado/3ph_f2f_revA/3ph_f2f_revA.srcs/sources_1/bd/top_design/ui/bd_4b95f7a8.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 21:20:27 2017...
