<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p174" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_174{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_174{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_174{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_174{left:81px;bottom:998px;letter-spacing:-0.17px;}
#t5_174{left:138px;bottom:998px;letter-spacing:-0.17px;}
#t6_174{left:188px;bottom:998px;letter-spacing:-0.13px;}
#t7_174{left:432px;bottom:998px;letter-spacing:-0.14px;}
#t8_174{left:525px;bottom:998px;letter-spacing:-0.11px;}
#t9_174{left:81px;bottom:973px;letter-spacing:-0.17px;}
#ta_174{left:138px;bottom:973px;letter-spacing:-0.16px;}
#tb_174{left:189px;bottom:973px;letter-spacing:-0.13px;}
#tc_174{left:432px;bottom:973px;letter-spacing:-0.14px;}
#td_174{left:525px;bottom:973px;letter-spacing:-0.11px;}
#te_174{left:81px;bottom:949px;letter-spacing:-0.17px;}
#tf_174{left:138px;bottom:949px;letter-spacing:-0.16px;}
#tg_174{left:189px;bottom:949px;letter-spacing:-0.13px;}
#th_174{left:432px;bottom:949px;letter-spacing:-0.14px;}
#ti_174{left:525px;bottom:949px;letter-spacing:-0.11px;}
#tj_174{left:81px;bottom:924px;letter-spacing:-0.17px;}
#tk_174{left:138px;bottom:924px;letter-spacing:-0.16px;}
#tl_174{left:189px;bottom:924px;letter-spacing:-0.13px;}
#tm_174{left:432px;bottom:924px;letter-spacing:-0.14px;}
#tn_174{left:525px;bottom:924px;letter-spacing:-0.11px;}
#to_174{left:81px;bottom:900px;letter-spacing:-0.17px;}
#tp_174{left:138px;bottom:900px;letter-spacing:-0.16px;}
#tq_174{left:189px;bottom:900px;letter-spacing:-0.13px;}
#tr_174{left:432px;bottom:900px;letter-spacing:-0.14px;}
#ts_174{left:525px;bottom:900px;letter-spacing:-0.11px;}
#tt_174{left:81px;bottom:875px;letter-spacing:-0.17px;}
#tu_174{left:138px;bottom:875px;letter-spacing:-0.16px;}
#tv_174{left:189px;bottom:875px;letter-spacing:-0.13px;}
#tw_174{left:432px;bottom:875px;letter-spacing:-0.14px;}
#tx_174{left:525px;bottom:875px;letter-spacing:-0.11px;}
#ty_174{left:81px;bottom:851px;letter-spacing:-0.17px;}
#tz_174{left:138px;bottom:851px;letter-spacing:-0.17px;}
#t10_174{left:188px;bottom:851px;letter-spacing:-0.14px;}
#t11_174{left:432px;bottom:851px;letter-spacing:-0.14px;}
#t12_174{left:525px;bottom:851px;letter-spacing:-0.11px;}
#t13_174{left:81px;bottom:826px;letter-spacing:-0.17px;}
#t14_174{left:138px;bottom:826px;letter-spacing:-0.16px;}
#t15_174{left:189px;bottom:826px;letter-spacing:-0.14px;}
#t16_174{left:432px;bottom:826px;letter-spacing:-0.14px;}
#t17_174{left:525px;bottom:826px;letter-spacing:-0.11px;}
#t18_174{left:81px;bottom:802px;letter-spacing:-0.14px;}
#t19_174{left:138px;bottom:802px;letter-spacing:-0.16px;}
#t1a_174{left:189px;bottom:802px;letter-spacing:-0.14px;}
#t1b_174{left:432px;bottom:802px;letter-spacing:-0.13px;}
#t1c_174{left:526px;bottom:802px;letter-spacing:-0.11px;}
#t1d_174{left:81px;bottom:778px;letter-spacing:-0.15px;}
#t1e_174{left:138px;bottom:778px;letter-spacing:-0.15px;}
#t1f_174{left:189px;bottom:778px;letter-spacing:-0.14px;}
#t1g_174{left:432px;bottom:778px;letter-spacing:-0.13px;}
#t1h_174{left:525px;bottom:778px;letter-spacing:-0.12px;}
#t1i_174{left:81px;bottom:753px;letter-spacing:-0.16px;}
#t1j_174{left:138px;bottom:753px;letter-spacing:-0.17px;}
#t1k_174{left:189px;bottom:753px;letter-spacing:-0.14px;}
#t1l_174{left:432px;bottom:753px;letter-spacing:-0.14px;}
#t1m_174{left:525px;bottom:753px;letter-spacing:-0.11px;}
#t1n_174{left:81px;bottom:729px;letter-spacing:-0.17px;}
#t1o_174{left:138px;bottom:729px;letter-spacing:-0.16px;}
#t1p_174{left:189px;bottom:729px;letter-spacing:-0.14px;}
#t1q_174{left:432px;bottom:729px;letter-spacing:-0.13px;}
#t1r_174{left:525px;bottom:729px;letter-spacing:-0.11px;}
#t1s_174{left:81px;bottom:704px;letter-spacing:-0.16px;}
#t1t_174{left:138px;bottom:704px;letter-spacing:-0.17px;}
#t1u_174{left:189px;bottom:704px;letter-spacing:-0.14px;}
#t1v_174{left:432px;bottom:704px;letter-spacing:-0.14px;}
#t1w_174{left:525px;bottom:704px;letter-spacing:-0.11px;}
#t1x_174{left:81px;bottom:680px;letter-spacing:-0.16px;}
#t1y_174{left:138px;bottom:680px;letter-spacing:-0.17px;}
#t1z_174{left:189px;bottom:680px;letter-spacing:-0.14px;}
#t20_174{left:432px;bottom:680px;letter-spacing:-0.14px;}
#t21_174{left:525px;bottom:680px;letter-spacing:-0.11px;}
#t22_174{left:81px;bottom:655px;letter-spacing:-0.17px;}
#t23_174{left:138px;bottom:655px;letter-spacing:-0.17px;}
#t24_174{left:188px;bottom:655px;letter-spacing:-0.14px;}
#t25_174{left:432px;bottom:655px;letter-spacing:-0.13px;}
#t26_174{left:525px;bottom:655px;letter-spacing:-0.11px;}
#t27_174{left:81px;bottom:631px;letter-spacing:-0.17px;}
#t28_174{left:138px;bottom:631px;letter-spacing:-0.17px;}
#t29_174{left:188px;bottom:631px;letter-spacing:-0.14px;}
#t2a_174{left:432px;bottom:631px;letter-spacing:-0.13px;}
#t2b_174{left:525px;bottom:631px;letter-spacing:-0.11px;}
#t2c_174{left:81px;bottom:606px;letter-spacing:-0.17px;}
#t2d_174{left:138px;bottom:606px;letter-spacing:-0.17px;}
#t2e_174{left:188px;bottom:606px;letter-spacing:-0.14px;}
#t2f_174{left:432px;bottom:606px;letter-spacing:-0.13px;}
#t2g_174{left:525px;bottom:606px;letter-spacing:-0.11px;}
#t2h_174{left:81px;bottom:582px;letter-spacing:-0.17px;}
#t2i_174{left:138px;bottom:582px;letter-spacing:-0.17px;}
#t2j_174{left:188px;bottom:582px;letter-spacing:-0.14px;}
#t2k_174{left:432px;bottom:582px;letter-spacing:-0.13px;}
#t2l_174{left:525px;bottom:582px;letter-spacing:-0.12px;}
#t2m_174{left:81px;bottom:558px;letter-spacing:-0.17px;}
#t2n_174{left:138px;bottom:558px;letter-spacing:-0.17px;}
#t2o_174{left:188px;bottom:558px;letter-spacing:-0.15px;}
#t2p_174{left:432px;bottom:558px;letter-spacing:-0.13px;}
#t2q_174{left:525px;bottom:558px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t2r_174{left:81px;bottom:533px;letter-spacing:-0.17px;}
#t2s_174{left:138px;bottom:533px;letter-spacing:-0.17px;}
#t2t_174{left:188px;bottom:533px;letter-spacing:-0.15px;}
#t2u_174{left:432px;bottom:533px;letter-spacing:-0.13px;}
#t2v_174{left:525px;bottom:533px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t2w_174{left:81px;bottom:509px;letter-spacing:-0.17px;}
#t2x_174{left:138px;bottom:509px;letter-spacing:-0.17px;}
#t2y_174{left:188px;bottom:509px;letter-spacing:-0.15px;}
#t2z_174{left:432px;bottom:509px;letter-spacing:-0.13px;}
#t30_174{left:525px;bottom:509px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t31_174{left:81px;bottom:484px;letter-spacing:-0.17px;}
#t32_174{left:138px;bottom:484px;letter-spacing:-0.17px;}
#t33_174{left:188px;bottom:484px;letter-spacing:-0.15px;}
#t34_174{left:432px;bottom:484px;letter-spacing:-0.13px;}
#t35_174{left:525px;bottom:484px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t36_174{left:81px;bottom:460px;letter-spacing:-0.17px;}
#t37_174{left:138px;bottom:460px;letter-spacing:-0.16px;}
#t38_174{left:189px;bottom:460px;letter-spacing:-0.14px;}
#t39_174{left:432px;bottom:460px;letter-spacing:-0.14px;}
#t3a_174{left:525px;bottom:460px;letter-spacing:-0.11px;}
#t3b_174{left:81px;bottom:435px;letter-spacing:-0.15px;}
#t3c_174{left:138px;bottom:435px;letter-spacing:-0.15px;}
#t3d_174{left:189px;bottom:435px;letter-spacing:-0.14px;}
#t3e_174{left:432px;bottom:435px;letter-spacing:-0.14px;}
#t3f_174{left:525px;bottom:435px;letter-spacing:-0.11px;word-spacing:-1.07px;}
#t3g_174{left:525px;bottom:419px;letter-spacing:-0.11px;}
#t3h_174{left:81px;bottom:394px;letter-spacing:-0.17px;}
#t3i_174{left:138px;bottom:394px;letter-spacing:-0.16px;}
#t3j_174{left:189px;bottom:394px;letter-spacing:-0.13px;}
#t3k_174{left:432px;bottom:394px;letter-spacing:-0.14px;}
#t3l_174{left:525px;bottom:394px;letter-spacing:-0.12px;}
#t3m_174{left:81px;bottom:370px;letter-spacing:-0.17px;}
#t3n_174{left:138px;bottom:370px;letter-spacing:-0.16px;}
#t3o_174{left:188px;bottom:370px;letter-spacing:-0.14px;}
#t3p_174{left:432px;bottom:370px;letter-spacing:-0.14px;}
#t3q_174{left:525px;bottom:370px;letter-spacing:-0.12px;}
#t3r_174{left:81px;bottom:345px;letter-spacing:-0.17px;}
#t3s_174{left:138px;bottom:345px;letter-spacing:-0.17px;}
#t3t_174{left:188px;bottom:345px;letter-spacing:-0.15px;}
#t3u_174{left:432px;bottom:345px;letter-spacing:-0.13px;}
#t3v_174{left:525px;bottom:345px;letter-spacing:-0.12px;}
#t3w_174{left:81px;bottom:321px;letter-spacing:-0.15px;}
#t3x_174{left:138px;bottom:321px;letter-spacing:-0.15px;}
#t3y_174{left:189px;bottom:321px;letter-spacing:-0.14px;}
#t3z_174{left:432px;bottom:321px;letter-spacing:-0.14px;}
#t40_174{left:525px;bottom:321px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t41_174{left:81px;bottom:296px;letter-spacing:-0.17px;}
#t42_174{left:138px;bottom:296px;letter-spacing:-0.16px;}
#t43_174{left:189px;bottom:296px;letter-spacing:-0.13px;}
#t44_174{left:432px;bottom:296px;letter-spacing:-0.14px;}
#t45_174{left:525px;bottom:296px;letter-spacing:-0.12px;}
#t46_174{left:81px;bottom:272px;letter-spacing:-0.17px;}
#t47_174{left:138px;bottom:272px;letter-spacing:-0.16px;}
#t48_174{left:189px;bottom:272px;letter-spacing:-0.13px;}
#t49_174{left:432px;bottom:272px;letter-spacing:-0.14px;}
#t4a_174{left:525px;bottom:272px;letter-spacing:-0.12px;}
#t4b_174{left:81px;bottom:247px;letter-spacing:-0.17px;}
#t4c_174{left:138px;bottom:247px;letter-spacing:-0.16px;}
#t4d_174{left:188px;bottom:247px;letter-spacing:-0.14px;}
#t4e_174{left:432px;bottom:247px;letter-spacing:-0.14px;}
#t4f_174{left:525px;bottom:247px;letter-spacing:-0.11px;}
#t4g_174{left:81px;bottom:223px;letter-spacing:-0.17px;}
#t4h_174{left:138px;bottom:223px;letter-spacing:-0.17px;}
#t4i_174{left:188px;bottom:223px;letter-spacing:-0.14px;}
#t4j_174{left:432px;bottom:223px;letter-spacing:-0.14px;}
#t4k_174{left:525px;bottom:223px;letter-spacing:-0.11px;}
#t4l_174{left:81px;bottom:199px;letter-spacing:-0.17px;}
#t4m_174{left:138px;bottom:199px;letter-spacing:-0.17px;}
#t4n_174{left:188px;bottom:199px;letter-spacing:-0.15px;}
#t4o_174{left:432px;bottom:199px;letter-spacing:-0.15px;}
#t4p_174{left:525px;bottom:199px;letter-spacing:-0.11px;}
#t4q_174{left:81px;bottom:174px;letter-spacing:-0.15px;}
#t4r_174{left:138px;bottom:174px;letter-spacing:-0.15px;}
#t4s_174{left:189px;bottom:174px;letter-spacing:-0.14px;}
#t4t_174{left:432px;bottom:174px;letter-spacing:-0.13px;}
#t4u_174{left:525px;bottom:174px;letter-spacing:-0.11px;}
#t4v_174{left:81px;bottom:150px;letter-spacing:-0.16px;}
#t4w_174{left:138px;bottom:150px;letter-spacing:-0.17px;}
#t4x_174{left:188px;bottom:150px;letter-spacing:-0.13px;}
#t4y_174{left:432px;bottom:150px;letter-spacing:-0.14px;}
#t4z_174{left:525px;bottom:150px;letter-spacing:-0.11px;}
#t50_174{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t51_174{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t52_174{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t53_174{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t54_174{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t55_174{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t56_174{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t57_174{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t58_174{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_174{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_174{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_174{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_174{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_174{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts174" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg174Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg174" style="-webkit-user-select: none;"><object width="935" height="1210" data="174/174.svg" type="image/svg+xml" id="pdf174" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_174" class="t s1_174">2-158 </span><span id="t2_174" class="t s1_174">Vol. 4 </span>
<span id="t3_174" class="t s2_174">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_174" class="t s3_174">812H </span><span id="t5_174" class="t s3_174">2066 </span><span id="t6_174" class="t s3_174">IA32_X2APIC_ISR2 </span><span id="t7_174" class="t s3_174">Thread </span><span id="t8_174" class="t s3_174">x2APIC In-Service Register Bits [95:64] (R/O) </span>
<span id="t9_174" class="t s3_174">813H </span><span id="ta_174" class="t s3_174">2067 </span><span id="tb_174" class="t s3_174">IA32_X2APIC_ISR3 </span><span id="tc_174" class="t s3_174">Thread </span><span id="td_174" class="t s3_174">x2APIC In-Service Register Bits [127:96] (R/O) </span>
<span id="te_174" class="t s3_174">814H </span><span id="tf_174" class="t s3_174">2068 </span><span id="tg_174" class="t s3_174">IA32_X2APIC_ISR4 </span><span id="th_174" class="t s3_174">Thread </span><span id="ti_174" class="t s3_174">x2APIC In-Service Register Bits [159:128] (R/O) </span>
<span id="tj_174" class="t s3_174">815H </span><span id="tk_174" class="t s3_174">2069 </span><span id="tl_174" class="t s3_174">IA32_X2APIC_ISR5 </span><span id="tm_174" class="t s3_174">Thread </span><span id="tn_174" class="t s3_174">x2APIC In-Service Register Bits [191:160] (R/O) </span>
<span id="to_174" class="t s3_174">816H </span><span id="tp_174" class="t s3_174">2070 </span><span id="tq_174" class="t s3_174">IA32_X2APIC_ISR6 </span><span id="tr_174" class="t s3_174">Thread </span><span id="ts_174" class="t s3_174">x2APIC In-Service Register Bits [223:192] (R/O) </span>
<span id="tt_174" class="t s3_174">817H </span><span id="tu_174" class="t s3_174">2071 </span><span id="tv_174" class="t s3_174">IA32_X2APIC_ISR7 </span><span id="tw_174" class="t s3_174">Thread </span><span id="tx_174" class="t s3_174">x2APIC In-Service Register Bits [255:224] (R/O) </span>
<span id="ty_174" class="t s3_174">818H </span><span id="tz_174" class="t s3_174">2072 </span><span id="t10_174" class="t s3_174">IA32_X2APIC_TMR0 </span><span id="t11_174" class="t s3_174">Thread </span><span id="t12_174" class="t s3_174">x2APIC Trigger Mode Register Bits [31:0] (R/O) </span>
<span id="t13_174" class="t s3_174">819H </span><span id="t14_174" class="t s3_174">2073 </span><span id="t15_174" class="t s3_174">IA32_X2APIC_TMR1 </span><span id="t16_174" class="t s3_174">Thread </span><span id="t17_174" class="t s3_174">x2APIC Trigger Mode Register Bits [63:32] (R/O) </span>
<span id="t18_174" class="t s3_174">81AH </span><span id="t19_174" class="t s3_174">2074 </span><span id="t1a_174" class="t s3_174">IA32_X2APIC_TMR2 </span><span id="t1b_174" class="t s3_174">Thread </span><span id="t1c_174" class="t s3_174">x2APIC Trigger Mode Register Bits [95:64] (R/O) </span>
<span id="t1d_174" class="t s3_174">81BH </span><span id="t1e_174" class="t s3_174">2075 </span><span id="t1f_174" class="t s3_174">IA32_X2APIC_TMR3 </span><span id="t1g_174" class="t s3_174">Thread </span><span id="t1h_174" class="t s3_174">x2APIC Trigger Mode Register Bits [127:96] (R/O) </span>
<span id="t1i_174" class="t s3_174">81CH </span><span id="t1j_174" class="t s3_174">2076 </span><span id="t1k_174" class="t s3_174">IA32_X2APIC_TMR4 </span><span id="t1l_174" class="t s3_174">Thread </span><span id="t1m_174" class="t s3_174">x2APIC Trigger Mode Register Bits [159:128] (R/O) </span>
<span id="t1n_174" class="t s3_174">81DH </span><span id="t1o_174" class="t s3_174">2077 </span><span id="t1p_174" class="t s3_174">IA32_X2APIC_TMR5 </span><span id="t1q_174" class="t s3_174">Thread </span><span id="t1r_174" class="t s3_174">x2APIC Trigger Mode Register Bits [191:160] (R/O) </span>
<span id="t1s_174" class="t s3_174">81EH </span><span id="t1t_174" class="t s3_174">2078 </span><span id="t1u_174" class="t s3_174">IA32_X2APIC_TMR6 </span><span id="t1v_174" class="t s3_174">Thread </span><span id="t1w_174" class="t s3_174">x2APIC Trigger Mode Register Bits [223:192] (R/O) </span>
<span id="t1x_174" class="t s3_174">81FH </span><span id="t1y_174" class="t s3_174">2079 </span><span id="t1z_174" class="t s3_174">IA32_X2APIC_TMR7 </span><span id="t20_174" class="t s3_174">Thread </span><span id="t21_174" class="t s3_174">x2APIC Trigger Mode Register Bits [255:224] (R/O) </span>
<span id="t22_174" class="t s3_174">820H </span><span id="t23_174" class="t s3_174">2080 </span><span id="t24_174" class="t s3_174">IA32_X2APIC_IRR0 </span><span id="t25_174" class="t s3_174">Thread </span><span id="t26_174" class="t s3_174">x2APIC Interrupt Request Register Bits [31:0] (R/O) </span>
<span id="t27_174" class="t s3_174">821H </span><span id="t28_174" class="t s3_174">2081 </span><span id="t29_174" class="t s3_174">IA32_X2APIC_IRR1 </span><span id="t2a_174" class="t s3_174">Thread </span><span id="t2b_174" class="t s3_174">x2APIC Interrupt Request Register Bits [63:32] (R/O) </span>
<span id="t2c_174" class="t s3_174">822H </span><span id="t2d_174" class="t s3_174">2082 </span><span id="t2e_174" class="t s3_174">IA32_X2APIC_IRR2 </span><span id="t2f_174" class="t s3_174">Thread </span><span id="t2g_174" class="t s3_174">x2APIC Interrupt Request Register Bits [95:64] (R/O) </span>
<span id="t2h_174" class="t s3_174">823H </span><span id="t2i_174" class="t s3_174">2083 </span><span id="t2j_174" class="t s3_174">IA32_X2APIC_IRR3 </span><span id="t2k_174" class="t s3_174">Thread </span><span id="t2l_174" class="t s3_174">x2APIC Interrupt Request Register Bits [127:96] (R/O) </span>
<span id="t2m_174" class="t s3_174">824H </span><span id="t2n_174" class="t s3_174">2084 </span><span id="t2o_174" class="t s3_174">IA32_X2APIC_IRR4 </span><span id="t2p_174" class="t s3_174">Thread </span><span id="t2q_174" class="t s3_174">x2APIC Interrupt Request Register Bits [159:128] (R/O) </span>
<span id="t2r_174" class="t s3_174">825H </span><span id="t2s_174" class="t s3_174">2085 </span><span id="t2t_174" class="t s3_174">IA32_X2APIC_IRR5 </span><span id="t2u_174" class="t s3_174">Thread </span><span id="t2v_174" class="t s3_174">x2APIC Interrupt Request Register Bits [191:160] (R/O) </span>
<span id="t2w_174" class="t s3_174">826H </span><span id="t2x_174" class="t s3_174">2086 </span><span id="t2y_174" class="t s3_174">IA32_X2APIC_IRR6 </span><span id="t2z_174" class="t s3_174">Thread </span><span id="t30_174" class="t s3_174">x2APIC Interrupt Request Register Bits [223:192] (R/O) </span>
<span id="t31_174" class="t s3_174">827H </span><span id="t32_174" class="t s3_174">2087 </span><span id="t33_174" class="t s3_174">IA32_X2APIC_IRR7 </span><span id="t34_174" class="t s3_174">Thread </span><span id="t35_174" class="t s3_174">x2APIC Interrupt Request Register Bits [255:224] (R/O) </span>
<span id="t36_174" class="t s3_174">828H </span><span id="t37_174" class="t s3_174">2088 </span><span id="t38_174" class="t s3_174">IA32_X2APIC_ESR </span><span id="t39_174" class="t s3_174">Thread </span><span id="t3a_174" class="t s3_174">x2APIC Error Status Register (R/W) </span>
<span id="t3b_174" class="t s3_174">82FH </span><span id="t3c_174" class="t s3_174">2095 </span><span id="t3d_174" class="t s3_174">IA32_X2APIC_LVT_CMCI </span><span id="t3e_174" class="t s3_174">Thread </span><span id="t3f_174" class="t s3_174">x2APIC LVT Corrected Machine Check Interrupt Register </span>
<span id="t3g_174" class="t s3_174">(R/W) </span>
<span id="t3h_174" class="t s3_174">830H </span><span id="t3i_174" class="t s3_174">2096 </span><span id="t3j_174" class="t s3_174">IA32_X2APIC_ICR </span><span id="t3k_174" class="t s3_174">Thread </span><span id="t3l_174" class="t s3_174">x2APIC Interrupt Command Register (R/W) </span>
<span id="t3m_174" class="t s3_174">832H </span><span id="t3n_174" class="t s3_174">2098 </span><span id="t3o_174" class="t s3_174">IA32_X2APIC_LVT_TIMER </span><span id="t3p_174" class="t s3_174">Thread </span><span id="t3q_174" class="t s3_174">x2APIC LVT Timer Interrupt Register (R/W) </span>
<span id="t3r_174" class="t s3_174">833H </span><span id="t3s_174" class="t s3_174">2099 </span><span id="t3t_174" class="t s3_174">IA32_X2APIC_LVT_THERMAL </span><span id="t3u_174" class="t s3_174">Thread </span><span id="t3v_174" class="t s3_174">x2APIC LVT Thermal Sensor Interrupt Register (R/W) </span>
<span id="t3w_174" class="t s3_174">834H </span><span id="t3x_174" class="t s3_174">2100 </span><span id="t3y_174" class="t s3_174">IA32_X2APIC_LVT_PMI </span><span id="t3z_174" class="t s3_174">Thread </span><span id="t40_174" class="t s3_174">x2APIC LVT Performance Monitor Register (R/W) </span>
<span id="t41_174" class="t s3_174">835H </span><span id="t42_174" class="t s3_174">2101 </span><span id="t43_174" class="t s3_174">IA32_X2APIC_LVT_LINT0 </span><span id="t44_174" class="t s3_174">Thread </span><span id="t45_174" class="t s3_174">x2APIC LVT LINT0 Register (R/W) </span>
<span id="t46_174" class="t s3_174">836H </span><span id="t47_174" class="t s3_174">2102 </span><span id="t48_174" class="t s3_174">IA32_X2APIC_LVT_LINT1 </span><span id="t49_174" class="t s3_174">Thread </span><span id="t4a_174" class="t s3_174">x2APIC LVT LINT1 Register (R/W) </span>
<span id="t4b_174" class="t s3_174">837H </span><span id="t4c_174" class="t s3_174">2103 </span><span id="t4d_174" class="t s3_174">IA32_X2APIC_LVT_ERROR </span><span id="t4e_174" class="t s3_174">Thread </span><span id="t4f_174" class="t s3_174">x2APIC LVT Error Register (R/W) </span>
<span id="t4g_174" class="t s3_174">838H </span><span id="t4h_174" class="t s3_174">2104 </span><span id="t4i_174" class="t s3_174">IA32_X2APIC_INIT_COUNT </span><span id="t4j_174" class="t s3_174">Thread </span><span id="t4k_174" class="t s3_174">x2APIC Initial Count Register (R/W) </span>
<span id="t4l_174" class="t s3_174">839H </span><span id="t4m_174" class="t s3_174">2105 </span><span id="t4n_174" class="t s3_174">IA32_X2APIC_CUR_COUNT </span><span id="t4o_174" class="t s3_174">Thread </span><span id="t4p_174" class="t s3_174">x2APIC Current Count Register (R/O) </span>
<span id="t4q_174" class="t s3_174">83EH </span><span id="t4r_174" class="t s3_174">2110 </span><span id="t4s_174" class="t s3_174">IA32_X2APIC_DIV_CONF </span><span id="t4t_174" class="t s3_174">Thread </span><span id="t4u_174" class="t s3_174">x2APIC Divide Configuration Register (R/W) </span>
<span id="t4v_174" class="t s3_174">83FH </span><span id="t4w_174" class="t s3_174">2111 </span><span id="t4x_174" class="t s3_174">IA32_X2APIC_SELF_IPI </span><span id="t4y_174" class="t s3_174">Thread </span><span id="t4z_174" class="t s3_174">x2APIC Self IPI Register (W/O) </span>
<span id="t50_174" class="t s4_174">Table 2-15. </span><span id="t51_174" class="t s4_174">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t52_174" class="t s5_174">Register </span>
<span id="t53_174" class="t s5_174">Address </span><span id="t54_174" class="t s5_174">Register Name / Bit Fields </span><span id="t55_174" class="t s5_174">Scope </span><span id="t56_174" class="t s5_174">Bit Description </span>
<span id="t57_174" class="t s5_174">Hex </span><span id="t58_174" class="t s5_174">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
