Info: Generated by version: 19.3 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /data/Martin/EthernetX_copy/my_eth.qsys --block-symbol-file --output-directory=/data/Martin/EthernetX_copy/my_eth --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading EthernetX_copy/my_eth.qsys
Progress: Reading input file
Progress: Adding eth_tse_0 [altera_generic_component 1.0]
Progress: Parameterizing module eth_tse_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: my_eth.eth_tse_0: Warnings found in IP parameterization.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /data/Martin/EthernetX_copy/my_eth.qsys --synthesis=VERILOG --output-directory=/data/Martin/EthernetX_copy/my_eth --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading EthernetX_copy/my_eth.qsys
Progress: Reading input file
Progress: Adding eth_tse_0 [altera_generic_component 1.0]
Progress: Parameterizing module eth_tse_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: my_eth.eth_tse_0: Warnings found in IP parameterization.
Info: my_eth: "Transforming system: my_eth"
Info: my_eth: "Naming system components in system: my_eth"
Info: my_eth: "Processing generation queue"
Info: my_eth: "Generating: my_eth"
Info: my_eth: "Generating: my_eth_eth_tse_0"
Info: my_eth: Done "my_eth" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
