# compile vhdl design source files
vhdl xil_defaultlib  \
"processor_TB_func_synth.vhd" \
"../../../../../ece449_processor.srcs/sim_1/imports/new/processor_TB.vhd" \

# Do not sort compile order
nosort
