$comment
	File created using the following command:
		vcd file fourbitwiseAnd.msim.vcd -direction
$end
$date
	Sat Oct 16 15:48:35 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fourbitwiseAnd_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var wire 1 # out [3] $end
$var wire 1 $ out [2] $end
$var wire 1 % out [1] $end
$var wire 1 & out [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . a[3]~input_o $end
$var wire 1 / b[3]~input_o $end
$var wire 1 0 inst~combout $end
$var wire 1 1 a[2]~input_o $end
$var wire 1 2 b[2]~input_o $end
$var wire 1 3 inst1~combout $end
$var wire 1 4 b[1]~input_o $end
$var wire 1 5 a[1]~input_o $end
$var wire 1 6 inst2~combout $end
$var wire 1 7 a[0]~input_o $end
$var wire 1 8 b[0]~input_o $end
$var wire 1 9 inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
$end
#10000
b1000 !
b1100 !
b1110 !
b1111 !
b1000 "
b1100 "
b1110 "
b1111 "
18
14
12
1/
17
15
11
1.
10
13
16
19
1&
1%
1$
1#
#20000
b1101 !
b1100 !
b111 "
b11 "
02
0/
07
05
06
09
00
03
0$
0#
0&
0%
#30000
b1000 !
b1 "
b1010 !
b101 "
04
12
15
01
#40000
b100 "
b1100 "
b1110 "
b1010 "
08
14
02
1/
10
16
1%
1#
#50000
b1110 !
b1100 !
b1000 "
b1100 "
04
12
05
11
13
06
0%
1$
#60000
b100 !
b101 !
b1101 "
b101 "
b1 !
b11 !
b111 "
b11 "
18
14
02
0/
17
15
01
0.
00
03
16
19
1&
1%
0$
0#
#70000
b111 !
b101 !
b1 "
b101 "
04
12
05
11
13
06
0%
1$
#80000
b1101 !
b1100 !
b100 "
b1100 "
b1110 !
b1110 "
08
14
1/
07
15
1.
10
16
09
0&
1%
1#
#90000
b1111 "
b111 "
18
0/
00
0#
#100000
b1010 !
b11 "
b10 !
b0 !
b1 "
b0 "
08
04
02
05
01
0.
03
06
0%
0$
#200000
