read_verilog ../top.v
proc
 sat -dump_vcd dir/out.vcd middle
