Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Apr 26 18:29:11 2016
| Host         : codesigns45 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   110 |
| Minimum Number of register sites lost to control set restrictions |   381 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             281 |          105 |
| No           | No                    | Yes                    |              95 |           45 |
| No           | Yes                   | No                     |             372 |          114 |
| Yes          | No                    | No                     |             577 |          162 |
| Yes          | No                    | Yes                    |             160 |           38 |
| Yes          | Yes                   | No                     |             342 |          107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                   |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                                                     Set/Reset Signal                                                                                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                          |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                          |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                               |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                               |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2                                                                                                                 |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2                                                                                                                 |                1 |              1 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                      |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                             |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/wr_last_gen_fifo/store_reg_0_1_0_0_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/rd_last_gen_fifo/store_reg_0_1_0_0_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d2                                                                                                                      |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0         |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0         |                2 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0              |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0              |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                  |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                     |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                        |                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/axis_rst                                                                                                                                                                        |                1 |              3 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0                                                                                             | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_register_slice_0/inst/areset_r                                                                                                                                                                                                          |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                            |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                         | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                               | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                 |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                              |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                          |                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]                                                                                               |                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i            |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                   |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                        |                2 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        |                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                1 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                 |                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                       | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                3 |              5 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                        |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_depth_reg[0][0]                                                                                            | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[0]_0[0]                                                                          | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | template_design_wrapper_i/template_design_i/rst_processing_system7_0_102M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                1 |              6 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                          |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                              |                1 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/inverted_reset                                                                                                              |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/wcnt_fifo/E[0]                                                                                                                                                                                | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/wcnt_fifo/axi_arlen[0]                                                                                                                                                                          |                4 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                         | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                3 |              9 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                  |                4 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                     |                4 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0] | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]           | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                             |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]      | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/cntr_en                                                                                       | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                        |                3 |             12 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                     |                                                                                                                                                                                                                                                                                          |                4 |             13 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |             14 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                                                          |                3 |             14 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/wcnt_fifo/store_reg_0_1_0_5_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                2 |             16 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                9 |             17 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/wcnt_fifo/axi_arlen[0]                                                                                                                                                                          |               10 |             17 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                                             |                                                                                                                                                                                                                                                                                          |                4 |             20 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/IF_GEN_LAST.last_cnt_reg[0]_0                                                                                                                                                 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/IF_GEN_LAST.last_cnt_reg[0]_1                                                                                                                                                   |                5 |             20 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[10][0]                                                                       | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                        |                5 |             22 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                          | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                       |                5 |             22 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                          | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/AR[0]                                                                                                                       |                5 |             22 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[10][0]                                                                       | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/Q[1]                                                                                                                        |                4 |             22 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                         |                                                                                                                                                                                                                                                                                          |                6 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                        |                                                                                                                                                                                                                                                                                          |                7 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                          |                                                                                                                                                                                                                                                                                          |                6 |             28 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                         | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                9 |             31 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                           | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                9 |             31 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                          |                                                                                                                                                                                                                                                                                          |                6 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/axi_awaddr_next[31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               12 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/slv_reg_rden                                                                                                                                                                  | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/rst0                                                                                                                                                                            |               25 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/axi_araddr_next[31]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |               16 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/MINIMAL_DMA_0/U0/MINIMAL_DMA_v1_0_M_AXI_inst/axi_araddr[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             32 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[32]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                          |                9 |             33 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_register_slice_0/inst/axisc_register_slice_0/payload_b_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                9 |             33 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                          |                                                                                                                                                                                                                                                                                          |               12 |             33 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                        |                                                                                                                                                                                                                                                                                          |                9 |             34 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                                                                          |                9 |             47 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                                                          |               10 |             47 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               17 |             69 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                          | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |               22 |             79 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]_0                                                                                                                    | template_design_wrapper_i/template_design_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |               15 |             79 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        | template_design_wrapper_i/template_design_i/MINIMAL_DMA_CONTROL_0/U0/MINIMAL_DMA_CONTROL_v1_0_S_AXI_inst/rst0                                                                                                                                                                            |               78 |            265 |
|  template_design_wrapper_i/template_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |              106 |            282 |
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


