# 2022/06/22 Xilinx FPGA LUT/FDRE/FDCE/FDSE/FDPE

[ref](https://blog.csdn.net/chenzhjlf/article/details/124358805)

[串列和並行接口SRAM](https://www.sramsun.com/wap-show-23-237-1.html)
[Register File](https://zh.wikipedia.org/zh-tw/%E5%AF%84%E5%AD%98%E5%99%A8%E5%A0%86)
[GPIF interface](https://www.infineon.com/dgdl/Infineon-AN57322_Interfacing_SRAM_with_FX2LP_over_GPIF-ApplicationNotes-v01_00-CN.pdf?fileId=8ac78c8c7f2a768a017f6dc392cf3a76)
[TRNG circuti](https://www.researchgate.net/figure/TRNG-circuit-showing-digital-mixing-parity-filter-and-output-buffer_fig4_4033263)
[TRNG patent](https://patentimages.storage.googleapis.com/27/e2/58/91eab066b9943a/CN1534454A.pdf)
[Counter Circuit](https://www.geeksforgeeks.org/counters-in-digital-logic/)
[Dual-ported RAM](https://zh.m.wikipedia.org/zh-tw/%E9%9B%99%E5%9F%A0%E9%9A%A8%E6%A9%9F%E5%AD%98%E5%8F%96%E8%A8%98%E6%86%B6%E9%AB%94)
[SRAM](https://en.wikichip.org/wiki/static_random-access_memory)
[Flip-Flop](https://en.wikipedia.org/wiki/Flip-flop_(electronics))
[Flip-FLop 2nd ref](http://www.cmm.gov.mo/eng/exhibition/secondfloor/MoreInfo/FlipFlop.html)
[latch(2 flip-flop)](https://www.researchgate.net/post/What_is_the_difference_between_latch_flip-flop_and_SRAM)
[高速低電流SRAM](https://www.ctimes.com.tw/DispArt/tw/SRAM/%E9%9D%9C%E6%85%8B%E9%9A%A8%E6%A9%9F%E5%AD%98%E5%8F%96%E8%A8%98%E6%86%B6%E9%AB%94/0510011347WK.shtml)