<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml FPGB.twx FPGB.ncd -o FPGB.twr FPGB.pcf -ucf FPGB.ucf

</twCmdLine><twDesign>FPGB.ncd</twDesign><twDesignPath>FPGB.ncd</twDesignPath><twPCF>FPGB.pcf</twPCF><twPcfPath>FPGB.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="4"><twSigConn><twSig>v_blank_int_req</twSig><twDriver>SLICE_X29Y24.B</twDriver><twLoad>SLICE_X15Y38.D1</twLoad></twSigConn><twSigConn><twSig>lcd_stat_int_req</twSig><twDriver>SLICE_X28Y24.A</twDriver><twLoad>SLICE_X26Y33.B1</twLoad></twSigConn><twSigConn><twSig>timer_int_req</twSig><twDriver>SLICE_X30Y24.B</twDriver><twLoad>SLICE_X29Y24.A4</twLoad></twSigConn><twSigConn><twSig>serial_int_req</twSig><twDriver>SLICE_X29Y27.B</twDriver><twLoad>SLICE_X29Y27.C3</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y81.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.963</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.901</twDel><twSUTime>0.027</twSUTime><twTotPathDel>2.928</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y85.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y83.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>2.015</twRouteDel><twTotDel>2.928</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X32Y85.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.868</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.838</twDel><twSUTime>-0.005</twSUTime><twTotPathDel>1.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y85.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y85.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.787</twLogDel><twRouteDel>1.046</twRouteDel><twTotDel>1.833</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y85.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.742</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.718</twDel><twSUTime>-0.011</twSUTime><twTotPathDel>1.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y85.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y85.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.781</twLogDel><twRouteDel>0.926</twRouteDel><twTotDel>1.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X33Y85.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>1.315</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.581</twDel><twSUTime>0.231</twSUTime><twTotPathDel>1.350</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y85.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.852</twRouteDel><twTotDel>1.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X32Y85.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.427</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.692</twDel><twSUTime>0.230</twSUTime><twTotPathDel>1.462</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y85.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>0.963</twRouteDel><twTotDel>1.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y81.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.439</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.670</twDel><twSUTime>0.196</twSUTime><twTotPathDel>2.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y85.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y85.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y85.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y83.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>1.854</twRouteDel><twTotDel>2.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X34Y85.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.117</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.117</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y82.B3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>3.479</twRouteDel><twTotDel>4.117</twTotDel><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.981</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.981</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X31Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X31Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y68.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y82.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.946</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>3.343</twRouteDel><twTotDel>3.981</twTotDel><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.744</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.744</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y68.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.575</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y82.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y82.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>3.106</twRouteDel><twTotDel>3.744</twTotDel><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2140</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>347</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.178</twMinPer></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X24Y99.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.822</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.143</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.963</twLogDel><twRouteDel>5.180</twRouteDel><twTotDel>6.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.035</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.946</twRouteDel><twTotDel>5.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.335</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.630</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y99.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.352</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y99.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.646</twRouteDel><twTotDel>5.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X24Y96.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.931</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.034</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.963</twLogDel><twRouteDel>5.071</twRouteDel><twTotDel>6.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.144</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.821</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.837</twRouteDel><twTotDel>5.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.444</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.521</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y96.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y96.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;10&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.537</twRouteDel><twTotDel>5.521</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X24Y95.CE), 11 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.935</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>6.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y64.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.941</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.239</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y95.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.963</twLogDel><twRouteDel>5.067</twRouteDel><twTotDel>6.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.148</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.817</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y68.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y68.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.239</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y95.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.833</twRouteDel><twTotDel>5.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.448</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>5.517</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y68.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y82.D1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y95.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.239</twDelInfo><twComp>icon_control0&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y95.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/and_out&lt;11&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twLogDel>0.984</twLogDel><twRouteDel>4.533</twRouteDel><twTotDel>5.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X27Y64.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y64.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (SLICE_X27Y74.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twDest><twTotPathDel>0.475</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.292</twRouteDel><twTotDel>0.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X24Y76.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twTotPathDel>0.476</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X24Y76.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y76.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y76.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKAU" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAU" locationPin="RAMB36_X1Y13.CLKARDCLKU" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/REGCLKAU" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAU" locationPin="RAMB36_X1Y13.REGCLKARDRCLKU" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="55" type="MINLOWPULSE" name="Twpl" slack="28.300" period="30.000" constraintValue="15.000" deviceLimit="0.850" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;2&gt;/CLK" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A/CLK" locationPin="SLICE_X24Y77.CLK" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.272</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X30Y68.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>11.728</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>3.237</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>3.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X30Y68.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>11.728</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>3.237</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>3.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X30Y68.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>11.728</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>3.237</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.621</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y68.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y68.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>2.464</twRouteDel><twTotDel>3.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X27Y64.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="63"><twSlack>1.616</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y64.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>0.943</twRouteDel><twTotDel>1.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X27Y64.SR), 1 path
</twPathRptBanner><twRacePath anchorID="64"><twSlack>1.617</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y64.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.943</twRouteDel><twTotDel>1.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X27Y64.SR), 1 path
</twPathRptBanner><twRacePath anchorID="65"><twSlack>1.617</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y64.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y64.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.943</twRouteDel><twTotDel>1.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="66" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.890</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y55.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>14.110</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.855</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y55.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.855</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y55.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.566</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y55.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y55.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.566</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="70" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>111</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X26Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.643</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>3.061</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.608</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>3.608</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="73"><twUnconstPath anchorID="74" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.642</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>3.060</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.607</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>3.607</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X26Y79.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.641</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twDel>3.061</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.606</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>2.528</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>3.606</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.640</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twDel>3.060</twDel><twSUTime>0.545</twSUTime><twTotPathDel>3.605</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y79.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>2.527</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>3.605</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>70.1</twPctLog><twPctRoute>29.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X26Y78.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.639</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twDel>3.057</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twBEL></twPathDel><twLogDel>2.530</twLogDel><twRouteDel>1.074</twRouteDel><twTotDel>3.604</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.638</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twDel>3.056</twDel><twSUTime>0.547</twSUTime><twTotPathDel>3.603</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y77.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y78.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y78.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE</twBEL></twPathDel><twLogDel>2.529</twLogDel><twRouteDel>1.074</twRouteDel><twTotDel>3.603</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X27Y73.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMinDelay" ><twTotDel>0.525</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.756</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y73.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y73.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X27Y75.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMinDelay" ><twTotDel>0.525</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twDel>0.756</twDel><twSUTime>0.196</twSUTime><twTotPathDel>0.560</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y75.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.218</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X26Y74.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.545</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>0.777</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X27Y74.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising">clk4_2_OBUF</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="89" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>223</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>206</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y81.B2), 9 paths
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.615</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.553</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X26Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y83.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y84.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y84.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>3.580</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.523</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.461</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.488</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.204</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y84.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.942</twLogDel><twRouteDel>2.546</twRouteDel><twTotDel>3.488</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.207</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.145</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.172</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X28Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y84.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y84.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y83.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y81.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y81.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>2.206</twRouteDel><twTotDel>3.172</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X28Y103.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.160</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.160</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X31Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.710</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>2.710</twRouteDel><twTotDel>3.160</twTotDel><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X28Y102.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.034</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twTotPathDel>3.034</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG/I_YESLUT6.U_SRLC16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X31Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>2.584</twRouteDel><twTotDel>3.034</twTotDel><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="100" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_ext_clk_p = PERIOD &quot;ext_clk_p&quot; 5 ns HIGH 50 %;" ScopeName="">TS_ext_clk_p = PERIOD TIMEGRP &quot;ext_clk_p&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="101"><twPinLimitBanner>Component Switching Limit Checks: TS_ext_clk_p = PERIOD TIMEGRP &quot;ext_clk_p&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="102" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="systemPLL_inst/PLL_ADV_INST/CLKIN1" logResource="systemPLL_inst/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="systemPLL_inst/CLKIN1_IBUFGDS"/><twPinLimit anchorID="103" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="systemPLL_inst/PLL_ADV_INST/CLKIN1" logResource="systemPLL_inst/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="systemPLL_inst/CLKIN1_IBUFGDS"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tpllper_CLKIN" slack="3.451" period="5.000" constraintValue="5.000" deviceLimit="1.549" freqLimit="645.578" physResource="systemPLL_inst/PLL_ADV_INST/CLKIN1" logResource="systemPLL_inst/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y5.CLKIN1" clockNet="systemPLL_inst/CLKIN1_IBUFGDS"/></twPinLimitRpt></twConst><twConst anchorID="105" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_ext_clk_p = PERIOD &quot;ext_clk_p&quot; 5 ns HIGH 50 %;" ScopeName="">TS_systemPLL_inst_CLKOUT0_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT0_BUF&quot;         TS_ext_clk_p / 0.021 HIGH 50%;</twConstName><twItemCnt>7707772</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1952</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>44.909</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dma_engine_inst/GDMA_address_bus_rd_count_0 (SLICE_X45Y17.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.198</twSlack><twSrc BELType="FF">chrontel_serial_bus_driver_inst/complete</twSrc><twDest BELType="FF">dma_engine_inst/GDMA_address_bus_rd_count_0</twDest><twTotPathDel>6.910</twTotPathDel><twClkSkew dest = "3.360" src = "3.544">0.184</twClkSkew><twDelConst>39.683</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chrontel_serial_bus_driver_inst/complete</twSrc><twDest BELType='FF'>dma_engine_inst/GDMA_address_bus_rd_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="198.412">clk25_2</twSrcClk><twPathDel><twSite>SLICE_X20Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chrontel_serial_bus_driver_inst/complete</twComp><twBEL>chrontel_serial_bus_driver_inst/complete</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">5.287</twDelInfo><twComp>chrontel_serial_bus_driver_inst/complete</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>reset_n</twComp><twBEL>reset_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>reset_n</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dma_engine_inst/GDMA_address_bus_rd_count&lt;1&gt;</twComp><twBEL>dma_engine_inst/GDMA_address_bus_rd_count_0</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>6.116</twRouteDel><twTotDel>6.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dma_engine_inst/GDMA_address_bus_rd_count_1 (SLICE_X45Y17.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.198</twSlack><twSrc BELType="FF">chrontel_serial_bus_driver_inst/complete</twSrc><twDest BELType="FF">dma_engine_inst/GDMA_address_bus_rd_count_1</twDest><twTotPathDel>6.910</twTotPathDel><twClkSkew dest = "3.360" src = "3.544">0.184</twClkSkew><twDelConst>39.683</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chrontel_serial_bus_driver_inst/complete</twSrc><twDest BELType='FF'>dma_engine_inst/GDMA_address_bus_rd_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="198.412">clk25_2</twSrcClk><twPathDel><twSite>SLICE_X20Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chrontel_serial_bus_driver_inst/complete</twComp><twBEL>chrontel_serial_bus_driver_inst/complete</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">5.287</twDelInfo><twComp>chrontel_serial_bus_driver_inst/complete</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>reset_n</twComp><twBEL>reset_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>reset_n</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dma_engine_inst/GDMA_address_bus_rd_count&lt;1&gt;</twComp><twBEL>dma_engine_inst/GDMA_address_bus_rd_count_1</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>6.116</twRouteDel><twTotDel>6.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dma_engine_inst/GDMA_address_bus_rd_count_2 (SLICE_X47Y18.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>32.199</twSlack><twSrc BELType="FF">chrontel_serial_bus_driver_inst/complete</twSrc><twDest BELType="FF">dma_engine_inst/GDMA_address_bus_rd_count_2</twDest><twTotPathDel>6.918</twTotPathDel><twClkSkew dest = "3.369" src = "3.544">0.175</twClkSkew><twDelConst>39.683</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chrontel_serial_bus_driver_inst/complete</twSrc><twDest BELType='FF'>dma_engine_inst/GDMA_address_bus_rd_count_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="198.412">clk25_2</twSrcClk><twPathDel><twSite>SLICE_X20Y89.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chrontel_serial_bus_driver_inst/complete</twComp><twBEL>chrontel_serial_bus_driver_inst/complete</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y23.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">5.287</twDelInfo><twComp>chrontel_serial_bus_driver_inst/complete</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y23.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>reset_n</twComp><twBEL>reset_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>reset_n</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y18.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dma_engine_inst/GDMA_address_bus_rd_count&lt;6&gt;</twComp><twBEL>dma_engine_inst/GDMA_address_bus_rd_count_2</twBEL></twPathDel><twLogDel>0.794</twLogDel><twRouteDel>6.124</twRouteDel><twTotDel>6.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_systemPLL_inst_CLKOUT0_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT0_BUF&quot;
        TS_ext_clk_p / 0.021 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT (SLICE_X24Y87.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twDest><twTotPathDel>0.334</twTotPathDel><twClkSkew dest = "0.135" src = "0.125">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X25Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y87.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>0.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (SLICE_X27Y84.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twDest><twTotPathDel>0.340</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y84.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y84.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (SLICE_X29Y85.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.340</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twDest><twTotPathDel>0.340</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X29Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.155</twRouteDel><twTotDel>0.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="238.095">clk4_2_OBUF</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="118"><twPinLimitBanner>Component Switching Limit Checks: TS_systemPLL_inst_CLKOUT0_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT0_BUF&quot;
        TS_ext_clk_p / 0.021 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKA" slack="235.873" period="238.095" constraintValue="238.095" deviceLimit="2.222" freqLimit="450.045" physResource="memory_inst/boot_ROM/Mrom_data_out1/CLKAL" logResource="memory_inst/boot_ROM/Mrom_data_out1/CLKAL" locationPin="RAMB36_X0Y8.CLKARDCLKL" clockNet="clk4_2_OBUF"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKA" slack="235.873" period="238.095" constraintValue="238.095" deviceLimit="2.222" freqLimit="450.045" physResource="memory_inst/boot_ROM/Mrom_data_out1/REGCLKAL" logResource="memory_inst/boot_ROM/Mrom_data_out1/REGCLKAL" locationPin="RAMB36_X0Y8.REGCLKARDRCLKL" clockNet="clk4_2_OBUF"/><twPinLimit anchorID="121" type="MINPERIOD" name="Trper_CLKA" slack="235.873" period="238.095" constraintValue="238.095" deviceLimit="2.222" freqLimit="450.045" physResource="memory_inst/work_ram_bank7/Mram_ram/CLKAL" logResource="memory_inst/work_ram_bank7/Mram_ram/CLKAL" locationPin="RAMB36_X0Y0.CLKARDCLKL" clockNet="clk4_2_OBUF"/></twPinLimitRpt></twConst><twConst anchorID="122" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_ext_clk_p = PERIOD &quot;ext_clk_p&quot; 5 ns HIGH 50 %;" ScopeName="">TS_systemPLL_inst_CLKOUT1_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT1_BUF&quot;         TS_ext_clk_p / 0.126 HIGH 50%;</twConstName><twItemCnt>827510</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2332</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>17.111</twMinPer></twConstHead><twPathRptBanner iPaths="643" iCriticalPaths="0" sType="EndPoint">Paths for end point ppu_inst/VRAM_bank0/Mram_ram2 (RAMB36_X2Y1.ENAU), 643 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.571</twSlack><twSrc BELType="FF">ppu_inst/counterX_0</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram2</twDest><twTotPathDel>16.605</twTotPathDel><twClkSkew dest = "3.527" src = "3.642">0.115</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterX_0</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ppu_inst/counterX&lt;3&gt;</twComp><twBEL>ppu_inst/counterX_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>ppu_inst/counterX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp><twBEL>ppu_inst/v_blank_int_sig69</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y1.ENAU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y1.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram2</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram2</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>14.331</twRouteDel><twTotDel>16.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.824</twSlack><twSrc BELType="FF">ppu_inst/counterY_3</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram2</twDest><twTotPathDel>16.351</twTotPathDel><twClkSkew dest = "3.527" src = "3.643">0.116</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterY_3</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X52Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X52Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ppu_inst/counterY&lt;3&gt;</twComp><twBEL>ppu_inst/counterY_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ppu_inst/counterY&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp><twBEL>ppu_inst/v_blank_int_sig69</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y1.ENAU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y1.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram2</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram2</twBEL></twPathDel><twLogDel>2.295</twLogDel><twRouteDel>14.056</twRouteDel><twTotDel>16.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.854</twSlack><twSrc BELType="FF">ppu_inst/counterX_4</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram2</twDest><twTotPathDel>16.328</twTotPathDel><twClkSkew dest = "3.527" src = "3.636">0.109</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterX_4</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X57Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ppu_inst/counterX&lt;7&gt;</twComp><twBEL>ppu_inst/counterX_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>ppu_inst/counterX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig24</twComp><twBEL>ppu_inst/v_blank_int_sig24</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>ppu_inst/v_blank_int_sig24</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y1.ENAU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y1.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram2</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram2</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>14.054</twRouteDel><twTotDel>16.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="643" iCriticalPaths="0" sType="EndPoint">Paths for end point ppu_inst/VRAM_bank0/Mram_ram2 (RAMB36_X2Y1.ENARDENL), 643 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.581</twSlack><twSrc BELType="FF">ppu_inst/counterX_0</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram2</twDest><twTotPathDel>16.605</twTotPathDel><twClkSkew dest = "3.537" src = "3.642">0.105</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterX_0</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ppu_inst/counterX&lt;3&gt;</twComp><twBEL>ppu_inst/counterX_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>ppu_inst/counterX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp><twBEL>ppu_inst/v_blank_int_sig69</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y1.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y1.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram2</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram2</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>14.331</twRouteDel><twTotDel>16.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.834</twSlack><twSrc BELType="FF">ppu_inst/counterY_3</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram2</twDest><twTotPathDel>16.351</twTotPathDel><twClkSkew dest = "3.537" src = "3.643">0.106</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterY_3</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X52Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X52Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ppu_inst/counterY&lt;3&gt;</twComp><twBEL>ppu_inst/counterY_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ppu_inst/counterY&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp><twBEL>ppu_inst/v_blank_int_sig69</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y1.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y1.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram2</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram2</twBEL></twPathDel><twLogDel>2.295</twLogDel><twRouteDel>14.056</twRouteDel><twTotDel>16.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.864</twSlack><twSrc BELType="FF">ppu_inst/counterX_4</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram2</twDest><twTotPathDel>16.328</twTotPathDel><twClkSkew dest = "3.537" src = "3.636">0.099</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterX_4</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram2</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X57Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ppu_inst/counterX&lt;7&gt;</twComp><twBEL>ppu_inst/counterX_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>ppu_inst/counterX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig24</twComp><twBEL>ppu_inst/v_blank_int_sig24</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>ppu_inst/v_blank_int_sig24</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y1.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y1.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram2</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram2</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>14.054</twRouteDel><twTotDel>16.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="643" iCriticalPaths="0" sType="EndPoint">Paths for end point ppu_inst/VRAM_bank0/Mram_ram1 (RAMB36_X2Y0.ENAU), 643 paths
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.766</twSlack><twSrc BELType="FF">ppu_inst/counterX_0</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram1</twDest><twTotPathDel>16.430</twTotPathDel><twClkSkew dest = "3.547" src = "3.642">0.095</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterX_0</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram1</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X57Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y8.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ppu_inst/counterX&lt;3&gt;</twComp><twBEL>ppu_inst/counterX_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y10.A1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.239</twDelInfo><twComp>ppu_inst/counterX&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp><twBEL>ppu_inst/v_blank_int_sig69</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y0.ENAU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y0.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram1</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram1</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>14.156</twRouteDel><twTotDel>16.430</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.019</twSlack><twSrc BELType="FF">ppu_inst/counterY_3</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram1</twDest><twTotPathDel>16.176</twTotPathDel><twClkSkew dest = "3.547" src = "3.643">0.096</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterY_3</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram1</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X52Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X52Y12.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>ppu_inst/counterY&lt;3&gt;</twComp><twBEL>ppu_inst/counterY_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y10.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>ppu_inst/counterY&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp><twBEL>ppu_inst/v_blank_int_sig69</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ppu_inst/v_blank_int_sig69</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y0.ENAU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y0.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram1</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram1</twBEL></twPathDel><twLogDel>2.295</twLogDel><twRouteDel>13.881</twRouteDel><twTotDel>16.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.049</twSlack><twSrc BELType="FF">ppu_inst/counterX_4</twSrc><twDest BELType="RAM">ppu_inst/VRAM_bank0/Mram_ram1</twDest><twTotPathDel>16.153</twTotPathDel><twClkSkew dest = "3.547" src = "3.636">0.089</twClkSkew><twDelConst>39.682</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>ppu_inst/counterX_4</twSrc><twDest BELType='RAM'>ppu_inst/VRAM_bank0/Mram_ram1</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X57Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X57Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>ppu_inst/counterX&lt;7&gt;</twComp><twBEL>ppu_inst/counterX_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y9.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>ppu_inst/counterX&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y9.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/v_blank_int_sig24</twComp><twBEL>ppu_inst/v_blank_int_sig24</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y13.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>ppu_inst/v_blank_int_sig24</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/ppu_vblank_pulse&lt;1&gt;</twComp><twBEL>ppu_inst/v_blank_int_sig71</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y15.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>v_blank_int_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;0&gt;</twComp><twBEL>special_registers_inst/IF_0_or00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>IF&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>special_registers_inst/v_blank_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.B3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.741</twDelInfo><twComp>v_blank_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>cpu_top_inst/cpu_control_inst/control_word&lt;74&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_lcd_stat_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>cpu_lcd_stat_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>IF&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/serial_int_set</twComp><twBEL>special_registers_inst/lcd_stat_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>lcd_stat_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_inst/mem_enable_work_ram_bank4</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_timer_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu_timer_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/IF_2_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>IF&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;1&gt;</twComp><twBEL>special_registers_inst/timer_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.C5</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>timer_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/cpu_serial_int_clear1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>cpu_serial_int_clear</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/IF_3_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y27.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>IF&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y27.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>special_registers_inst/IF_reg&lt;3&gt;</twComp><twBEL>special_registers_inst/serial_int_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y23.B4</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.740</twDelInfo><twComp>serial_int_req</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>memory_router_inst/address_bus_reg&lt;9&gt;</twComp><twBEL>cpu_top_inst/cpu_control_inst/control_word_9_mux0000238</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y10.A5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>address_bus_we</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y10.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp><twBEL>ppu_inst/mem_enable_VRAM_bank01</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y0.ENAU</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.990</twDelInfo><twComp>ppu_inst/mem_enable_VRAM_bank0</twComp></twPathDel><twPathDel><twSite>RAMB36_X2Y0.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ppu_inst/VRAM_bank0/Mram_ram1</twComp><twBEL>ppu_inst/VRAM_bank0/Mram_ram1</twBEL></twPathDel><twLogDel>2.274</twLogDel><twRouteDel>13.879</twRouteDel><twTotDel>16.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="39.682">clk25_2</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_systemPLL_inst_CLKOUT1_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT1_BUF&quot;
        TS_ext_clk_p / 0.126 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ppu_inst/ppu_mem_en (SLICE_X53Y12.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.155</twSlack><twSrc BELType="FF">ppu_inst/counterY_7</twSrc><twDest BELType="FF">ppu_inst/ppu_mem_en</twDest><twTotPathDel>0.801</twTotPathDel><twClkSkew dest = "3.647" src = "3.392">-0.255</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ppu_inst/counterY_7</twSrc><twDest BELType='FF'>ppu_inst/ppu_mem_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X52Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>ppu_inst/counterY&lt;7&gt;</twComp><twBEL>ppu_inst/counterY_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y12.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.563</twDelInfo><twComp>ppu_inst/counterY&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>ppu_inst/ppu_mem_en</twComp><twBEL>ppu_inst/ppu_mem_en_and00001</twBEL><twBEL>ppu_inst/ppu_mem_en</twBEL></twPathDel><twLogDel>0.238</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>0.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point ppu_inst/ppu_mem_en (SLICE_X53Y12.C6), 3 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="FF">ppu_inst/counterY_4</twSrc><twDest BELType="FF">ppu_inst/ppu_mem_en</twDest><twTotPathDel>0.824</twTotPathDel><twClkSkew dest = "3.647" src = "3.392">-0.255</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ppu_inst/counterY_4</twSrc><twDest BELType='FF'>ppu_inst/ppu_mem_en</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X52Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ppu_inst/counterY&lt;7&gt;</twComp><twBEL>ppu_inst/counterY_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y12.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>ppu_inst/counterY&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>ppu_inst/ppu_mem_en</twComp><twBEL>ppu_inst/STAT_mode_cmp_ge000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>ppu_inst/N28</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>ppu_inst/ppu_mem_en</twComp><twBEL>ppu_inst/ppu_mem_en_and00001</twBEL><twBEL>ppu_inst/ppu_mem_en</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.499</twRouteDel><twTotDel>0.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">ppu_inst/counterY_6</twSrc><twDest BELType="FF">ppu_inst/ppu_mem_en</twDest><twTotPathDel>0.960</twTotPathDel><twClkSkew dest = "3.647" src = "3.392">-0.255</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ppu_inst/counterY_6</twSrc><twDest BELType='FF'>ppu_inst/ppu_mem_en</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X52Y13.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ppu_inst/counterY&lt;7&gt;</twComp><twBEL>ppu_inst/counterY_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y12.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>ppu_inst/counterY&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>ppu_inst/ppu_mem_en</twComp><twBEL>ppu_inst/STAT_mode_cmp_ge000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>ppu_inst/N28</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>ppu_inst/ppu_mem_en</twComp><twBEL>ppu_inst/ppu_mem_en_and00001</twBEL><twBEL>ppu_inst/ppu_mem_en</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.635</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.529</twSlack><twSrc BELType="FF">ppu_inst/counterY_5</twSrc><twDest BELType="FF">ppu_inst/ppu_mem_en</twDest><twTotPathDel>1.175</twTotPathDel><twClkSkew dest = "3.647" src = "3.392">-0.255</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ppu_inst/counterY_5</twSrc><twDest BELType='FF'>ppu_inst/ppu_mem_en</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X52Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X52Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>ppu_inst/counterY&lt;7&gt;</twComp><twBEL>ppu_inst/counterY_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y12.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>ppu_inst/counterY&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y12.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>ppu_inst/ppu_mem_en</twComp><twBEL>ppu_inst/STAT_mode_cmp_ge000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y12.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>ppu_inst/N28</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.195</twDelInfo><twComp>ppu_inst/ppu_mem_en</twComp><twBEL>ppu_inst/ppu_mem_en_and00001</twBEL><twBEL>ppu_inst/ppu_mem_en</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.850</twRouteDel><twTotDel>1.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ppu_inst/ppu_address_10 (SLICE_X50Y7.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">special_registers_inst/LCDC_3</twSrc><twDest BELType="FF">ppu_inst/ppu_address_10</twDest><twTotPathDel>0.858</twTotPathDel><twClkSkew dest = "3.637" src = "3.354">-0.283</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.536" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.391</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>special_registers_inst/LCDC_3</twSrc><twDest BELType='FF'>ppu_inst/ppu_address_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk4_2_OBUF</twSrcClk><twPathDel><twSite>SLICE_X48Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>special_registers_inst/LCDC&lt;3&gt;</twComp><twBEL>special_registers_inst/LCDC_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y7.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.458</twDelInfo><twComp>special_registers_inst/LCDC&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y7.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>ppu_inst/ppu_address&lt;11&gt;</twComp><twBEL>ppu_inst/ppu_address_mux0002&lt;5&gt;</twBEL><twBEL>ppu_inst/Madd_ppu_address_share0000_cy&lt;11&gt;</twBEL><twBEL>ppu_inst/ppu_address_10</twBEL></twPathDel><twLogDel>0.400</twLogDel><twRouteDel>0.458</twRouteDel><twTotDel>0.858</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="151"><twPinLimitBanner>Component Switching Limit Checks: TS_systemPLL_inst_CLKOUT1_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT1_BUF&quot;
        TS_ext_clk_p / 0.126 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="152" type="MINPERIOD" name="Trper_CLKA" slack="37.460" period="39.682" constraintValue="39.682" deviceLimit="2.222" freqLimit="450.045" physResource="frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKAL" logResource="frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKAL" locationPin="RAMB36_X2Y14.CLKARDCLKL" clockNet="clk25_2"/><twPinLimit anchorID="153" type="MINPERIOD" name="Trper_CLKB" slack="37.460" period="39.682" constraintValue="39.682" deviceLimit="2.222" freqLimit="450.045" physResource="frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKBL" logResource="frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/CLKBL" locationPin="RAMB36_X2Y14.CLKBWRCLKL" clockNet="clk25_2"/><twPinLimit anchorID="154" type="MINPERIOD" name="Trper_CLKA" slack="37.460" period="39.682" constraintValue="39.682" deviceLimit="2.222" freqLimit="450.045" physResource="frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/REGCLKAL" logResource="frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP/REGCLKAL" locationPin="RAMB36_X2Y14.REGCLKARDRCLKL" clockNet="clk25_2"/></twPinLimitRpt></twConst><twConst anchorID="155" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_ext_clk_p = PERIOD &quot;ext_clk_p&quot; 5 ns HIGH 50 %;" ScopeName="">TS_systemPLL_inst_CLKOUT2_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT2_BUF&quot;         TS_ext_clk_p / 0.126 PHASE 29.7619048 ns HIGH 50%;</twConstName><twItemCnt>326</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>17</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.189</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst7 (OLOGIC_X2Y35.D2), 15 paths
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.369</twSlack><twSrc BELType="FF">chrontel_CH7301C_driver_inst/counterX_8</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst7</twDest><twTotPathDel>7.987</twTotPathDel><twClkSkew dest = "3.427" src = "3.500">0.073</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chrontel_CH7301C_driver_inst/counterX_8</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>SLICE_X51Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chrontel_CH7301C_driver_inst/counterX&lt;9&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/counterX_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y35.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.663</twDelInfo><twComp>chrontel_CH7301C_driver_inst/counterX&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N355</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data_and0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>N355</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;5&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>read_pixel_data</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y35.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_7_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst7</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>6.821</twRouteDel><twTotDel>7.987</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.714</twSlack><twSrc BELType="FF">chrontel_CH7301C_driver_inst/counterX_9</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst7</twDest><twTotPathDel>7.642</twTotPathDel><twClkSkew dest = "3.427" src = "3.500">0.073</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chrontel_CH7301C_driver_inst/counterX_9</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>SLICE_X51Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>chrontel_CH7301C_driver_inst/counterX&lt;9&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/counterX_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y35.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>chrontel_CH7301C_driver_inst/counterX&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N355</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data_and0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>N355</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;5&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.B2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>read_pixel_data</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y35.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_7_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst7</twBEL></twPathDel><twLogDel>1.166</twLogDel><twRouteDel>6.476</twRouteDel><twTotDel>7.642</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.910</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst7</twDest><twTotPathDel>7.279</twTotPathDel><twClkSkew dest = "3.427" src = "3.667">0.240</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst7</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y14.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X2Y14.DOBDOL1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM18.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.430</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y35.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y35.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_7_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst7</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>4.571</twRouteDel><twTotDel>7.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst8 (OLOGIC_X2Y36.D1), 28 paths
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.050</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst8</twDest><twTotPathDel>7.194</twTotPathDel><twClkSkew dest = "3.428" src = "3.613">0.185</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst8</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y12.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y12.DOPBDOPL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux3</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux6</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;13&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux62</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>pix_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;13&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y36.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_8_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst8</twBEL></twPathDel><twLogDel>2.906</twLogDel><twRouteDel>4.288</twRouteDel><twTotDel>7.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.055</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst8</twDest><twTotPathDel>7.184</twTotPathDel><twClkSkew dest = "3.428" src = "3.618">0.190</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst8</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y12.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y12.DOPBDOPL0</twSite><twDelType>Trcko_DOPBR</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux3</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux6</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;13&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux62</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>pix_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;13&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y36.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_8_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst8</twBEL></twPathDel><twLogDel>2.896</twLogDel><twRouteDel>4.288</twRouteDel><twTotDel>7.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.219</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst8</twDest><twTotPathDel>7.021</twTotPathDel><twClkSkew dest = "3.428" src = "3.617">0.189</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst8</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y11.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y11.DOPBDOPL0</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">2.190</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.217</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux3</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux61</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.923</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux6</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;13&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux62</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y25.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>pix_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;13&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;14&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y36.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y36.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_8_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst8</twBEL></twPathDel><twLogDel>2.906</twLogDel><twRouteDel>4.115</twRouteDel><twTotDel>7.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst5 (OLOGIC_X2Y33.D2), 22 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.099</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst5</twDest><twTotPathDel>7.142</twTotPathDel><twClkSkew dest = "3.425" src = "3.613">0.188</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y12.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y12.DOBDOU1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y51.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.504</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux151</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;6&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux152</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>pix_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;6&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y33.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_5_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst5</twBEL></twPathDel><twLogDel>2.896</twLogDel><twRouteDel>4.246</twRouteDel><twTotDel>7.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.240</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst5</twDest><twTotPathDel>6.997</twTotPathDel><twClkSkew dest = "3.425" src = "3.617">0.192</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y11.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y11.DOBDOU1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y51.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.359</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux151</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;6&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux152</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>pix_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;6&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y33.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_5_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst5</twBEL></twPathDel><twLogDel>2.896</twLogDel><twRouteDel>4.101</twRouteDel><twTotDel>6.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.615</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst5</twDest><twTotPathDel>6.638</twTotPathDel><twClkSkew dest = "3.425" src = "3.601">0.176</twClkSkew><twDelConst>29.761</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOBDOU1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y51.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux151</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y22.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.972</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux15</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;6&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux152</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>pix_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;6&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y33.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>DVI_D_5_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst5</twBEL></twPathDel><twLogDel>2.896</twLogDel><twRouteDel>3.742</twRouteDel><twTotDel>6.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="29.761">clk25_2_270deg</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_systemPLL_inst_CLKOUT2_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT2_BUF&quot;
        TS_ext_clk_p / 0.126 PHASE 29.7619048 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst11 (OLOGIC_X2Y39.D1), 22 paths
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>11.366</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst11</twDest><twTotPathDel>2.046</twTotPathDel><twClkSkew dest = "3.687" src = "3.418">-0.269</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst11</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOU0</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux132</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>pix_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.533</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y39.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_11_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst11</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.280</twRouteDel><twTotDel>2.046</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>12.201</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst11</twDest><twTotPathDel>2.902</twTotPathDel><twClkSkew dest = "3.687" src = "3.397">-0.290</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst11</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOU0</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux132</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>pix_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.533</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y39.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_11_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst11</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>2.136</twRouteDel><twTotDel>2.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>12.387</twSlack><twSrc BELType="FF">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst11</twDest><twTotPathDel>3.128</twTotPathDel><twClkSkew dest = "3.687" src = "3.357">-0.330</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>SLICE_X54Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux132</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>pix_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y39.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.533</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y39.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_11_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst11</twBEL></twPathDel><twLogDel>0.800</twLogDel><twRouteDel>2.328</twRouteDel><twTotDel>3.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst9 (OLOGIC_X2Y37.D2), 15 paths
</twPathRptBanner><twPathRpt anchorID="180"><twConstPath anchorID="181" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>11.376</twSlack><twSrc BELType="FF">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst9</twDest><twTotPathDel>2.116</twTotPathDel><twClkSkew dest = "3.686" src = "3.357">-0.329</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>SLICE_X54Y29.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y26.C6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.990</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y37.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_9_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst9</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>1.403</twRouteDel><twTotDel>2.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="182"><twConstPath anchorID="183" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>11.843</twSlack><twSrc BELType="FF">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst9</twDest><twTotPathDel>2.583</twTotPathDel><twClkSkew dest = "3.686" src = "3.357">-0.329</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>SLICE_X54Y29.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;2&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.990</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y37.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_9_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst9</twBEL></twPathDel><twLogDel>0.713</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>2.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>27.6</twPctLog><twPctRoute>72.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="184"><twConstPath anchorID="185" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>12.054</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst9</twDest><twTotPathDel>2.612</twTotPathDel><twClkSkew dest = "3.686" src = "3.539">-0.147</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst9</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X2Y2.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X2Y2.DOBDOU0</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y37.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.990</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y37.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_9_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst9</twBEL></twPathDel><twLogDel>0.679</twLogDel><twRouteDel>1.933</twRouteDel><twTotDel>2.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point chrontel_CH7301C_driver_inst/ODDR_inst4 (OLOGIC_X2Y32.D2), 28 paths
</twPathRptBanner><twPathRpt anchorID="186"><twConstPath anchorID="187" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>11.392</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst4</twDest><twTotPathDel>2.089</twTotPathDel><twClkSkew dest = "3.683" src = "3.397">-0.286</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOL1</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux142</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>pix_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.603</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y32.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_4_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst4</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.323</twRouteDel><twTotDel>2.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="188"><twConstPath anchorID="189" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>11.402</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst4</twDest><twTotPathDel>2.089</twTotPathDel><twClkSkew dest = "3.683" src = "3.407">-0.276</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y5.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y5.DOBDOL1</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux142</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>pix_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.603</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y32.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_4_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst4</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.323</twRouteDel><twTotDel>2.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>11.939</twSlack><twSrc BELType="RAM">frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType="FF">chrontel_CH7301C_driver_inst/ODDR_inst4</twDest><twTotPathDel>2.615</twTotPathDel><twClkSkew dest = "3.683" src = "3.418">-0.265</twClkSkew><twDelConst>9.921</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.417" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.332</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twSrc><twDest BELType='FF'>chrontel_CH7301C_driver_inst/ODDR_inst4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X1Y4.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25_2</twSrcClk><twPathDel><twSite>RAMB36_X1Y4.DOBDOL1</twSite><twDelType>Trcko_DOPB</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.122</twDelInfo><twComp>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp><twBEL>frame_buffer_inst/RAM_dual_port_15b_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux142</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>pix_data&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.087</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp><twBEL>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y32.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.603</twDelInfo><twComp>chrontel_CH7301C_driver_inst/pix_data&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y32.CLK</twSite><twDelType>Tockd</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>DVI_D_4_OBUF</twComp><twBEL>chrontel_CH7301C_driver_inst/ODDR_inst4</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.849</twRouteDel><twTotDel>2.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-9.921">clk25_2_270deg</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="192"><twPinLimitBanner>Component Switching Limit Checks: TS_systemPLL_inst_CLKOUT2_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT2_BUF&quot;
        TS_ext_clk_p / 0.126 PHASE 29.7619048 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="193" type="MINHIGHPULSE" name="Tospwh" slack="37.282" period="39.682" constraintValue="19.841" deviceLimit="1.200" physResource="DVI_D_10_OBUF/SR" logResource="chrontel_CH7301C_driver_inst/ODDR_inst10/SR" locationPin="OLOGIC_X2Y38.SR" clockNet="chrontel_CH7301C_driver_inst/reset_n_inv"/><twPinLimit anchorID="194" type="MINHIGHPULSE" name="Tospwh" slack="37.282" period="39.682" constraintValue="19.841" deviceLimit="1.200" physResource="DVI_D_11_OBUF/SR" logResource="chrontel_CH7301C_driver_inst/ODDR_inst11/SR" locationPin="OLOGIC_X2Y39.SR" clockNet="chrontel_CH7301C_driver_inst/reset_n_inv"/><twPinLimit anchorID="195" type="MINHIGHPULSE" name="Tospwh" slack="37.282" period="39.682" constraintValue="19.841" deviceLimit="1.200" physResource="DVI_D_4_OBUF/SR" logResource="chrontel_CH7301C_driver_inst/ODDR_inst4/SR" locationPin="OLOGIC_X2Y32.SR" clockNet="chrontel_CH7301C_driver_inst/reset_n_inv"/></twPinLimitRpt></twConst><twConstRollupTable uID="10" anchorID="196"><twConstRollup name="TS_ext_clk_p" fullName="TS_ext_clk_p = PERIOD TIMEGRP &quot;ext_clk_p&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="2.156" errors="0" errorRollup="0" items="0" itemsRollup="8535608"/><twConstRollup name="TS_systemPLL_inst_CLKOUT0_BUF" fullName="TS_systemPLL_inst_CLKOUT0_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT0_BUF&quot;         TS_ext_clk_p / 0.021 HIGH 50%;" type="child" depth="1" requirement="238.095" prefType="period" actual="44.909" actualRollup="N/A" errors="0" errorRollup="0" items="7707772" itemsRollup="0"/><twConstRollup name="TS_systemPLL_inst_CLKOUT1_BUF" fullName="TS_systemPLL_inst_CLKOUT1_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT1_BUF&quot;         TS_ext_clk_p / 0.126 HIGH 50%;" type="child" depth="1" requirement="39.683" prefType="period" actual="17.111" actualRollup="N/A" errors="0" errorRollup="0" items="827510" itemsRollup="0"/><twConstRollup name="TS_systemPLL_inst_CLKOUT2_BUF" fullName="TS_systemPLL_inst_CLKOUT2_BUF = PERIOD TIMEGRP &quot;systemPLL_inst_CLKOUT2_BUF&quot;         TS_ext_clk_p / 0.126 PHASE 29.7619048 ns HIGH 50%;" type="child" depth="1" requirement="39.683" prefType="period" actual="11.189" actualRollup="N/A" errors="0" errorRollup="0" items="326" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="197">0</twUnmetConstCnt><twDataSheet anchorID="198" twNameLen="15"><twClk2SUList anchorID="199" twDestWidth="9"><twDest>ext_clk_n</twDest><twClk2SU><twSrc>ext_clk_n</twSrc><twRiseRise>17.111</twRiseRise></twClk2SU><twClk2SU><twSrc>ext_clk_p</twSrc><twRiseRise>17.111</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="200" twDestWidth="9"><twDest>ext_clk_p</twDest><twClk2SU><twSrc>ext_clk_n</twSrc><twRiseRise>17.111</twRiseRise></twClk2SU><twClk2SU><twSrc>ext_clk_p</twSrc><twRiseRise>17.111</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="201"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>8538115</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>9543</twConnCnt></twConstCov><twStats anchorID="202"><twMinPer>44.909</twMinPer><twFootnote number="1" /><twMaxFreq>22.267</twMaxFreq><twMaxFromToDel>3.272</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jun 16 13:03:46 2018 </twTimestamp></twFoot><twClientInfo anchorID="203"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 397 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
