// Seed: 2261712168
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_3 = {1, 1, 1, id_2};
  assign module_1.id_1 = 0;
  specify
    (id_5 => id_6) = 1;
    if (1) (negedge id_7 => (id_8 +: 1)) = (id_2, id_7);
    $width(negedge id_9, (1));
    (id_10 => id_11) = 1;
  endspecify
endmodule
module module_1 (
    output wand  id_0,
    input  tri1  id_1
    , id_4,
    input  uwire id_2
);
  tri1 id_5;
  supply1 id_6;
  assign id_5 = 1;
  assign id_5 = id_6;
  buf primCall (id_0, id_2);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4
  );
  assign id_4 = 1;
endmodule
