
*** Running vivado
    with args -log top_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_wrapper.tcl


****** Vivado v2019.2_AR72614 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicola/Documents/vivado/DESD/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.699 ; gain = 130.965 ; free physical = 4499 ; free virtual = 27459
Command: synth_design -top top_bd_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17558 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1993.445 ; gain = 201.688 ; free physical = 3960 ; free virtual = 26919
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bd_wrapper' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'top_bd' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:14' bound to instance 'top_bd_i' of component 'top_bd' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'top_bd' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:33]
INFO: [Synth 8-3491] module 'top_bd_AXI4Stream_UART_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_AXI4Stream_UART_0_0_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'top_bd_AXI4Stream_UART_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:230]
INFO: [Synth 8-638] synthesizing module 'top_bd_AXI4Stream_UART_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_AXI4Stream_UART_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'top_bd_clk_wiz_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'top_bd_clk_wiz_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:247]
INFO: [Synth 8-638] synthesizing module 'top_bd_clk_wiz_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'top_bd_debouncer_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_debouncer_0_0_stub.vhdl:5' bound to instance 'debouncer_0' of component 'top_bd_debouncer_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:254]
INFO: [Synth 8-638] synthesizing module 'top_bd_debouncer_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'top_bd_debouncer_1_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_debouncer_1_0_stub.vhdl:5' bound to instance 'debouncer_1' of component 'top_bd_debouncer_1_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:261]
INFO: [Synth 8-638] synthesizing module 'top_bd_debouncer_1_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_debouncer_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'top_bd_depacketizer_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_depacketizer_0_0_stub.vhdl:5' bound to instance 'depacketizer_0' of component 'top_bd_depacketizer_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:268]
INFO: [Synth 8-638] synthesizing module 'top_bd_depacketizer_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_depacketizer_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'top_bd_edge_detector_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_edge_detector_0_0_stub.vhdl:5' bound to instance 'edge_detector_0' of component 'top_bd_edge_detector_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:280]
INFO: [Synth 8-638] synthesizing module 'top_bd_edge_detector_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_edge_detector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'top_bd_edge_detector_1_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_edge_detector_1_0_stub.vhdl:5' bound to instance 'edge_detector_1' of component 'top_bd_edge_detector_1_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:287]
INFO: [Synth 8-638] synthesizing module 'top_bd_edge_detector_1_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_edge_detector_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'top_bd_moving_average_filte_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_moving_average_filte_0_0_stub.vhdl:5' bound to instance 'moving_average_filte_0' of component 'top_bd_moving_average_filte_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:294]
INFO: [Synth 8-638] synthesizing module 'top_bd_moving_average_filte_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_moving_average_filte_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'top_bd_mute_controller_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_mute_controller_0_0_stub.vhdl:5' bound to instance 'mute_controller_0' of component 'top_bd_mute_controller_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:308]
INFO: [Synth 8-638] synthesizing module 'top_bd_mute_controller_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_mute_controller_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'top_bd_packetizer_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_packetizer_0_0_stub.vhdl:5' bound to instance 'packetizer_0' of component 'top_bd_packetizer_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:323]
INFO: [Synth 8-638] synthesizing module 'top_bd_packetizer_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_packetizer_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'top_bd_util_vector_logic_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'top_bd_util_vector_logic_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:335]
INFO: [Synth 8-638] synthesizing module 'top_bd_util_vector_logic_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'top_bd_volume_controller_0_0' declared at '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_volume_controller_0_0_stub.vhdl:5' bound to instance 'volume_controller_0' of component 'top_bd_volume_controller_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:340]
INFO: [Synth 8-638] synthesizing module 'top_bd_volume_controller_0_0' [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/.Xil/Vivado-17451-debianDesktop/realtime/top_bd_volume_controller_0_0_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'top_bd' (1#1) [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/synth/top_bd.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'top_bd_wrapper' (2#1) [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/hdl/top_bd_wrapper.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2059.164 ; gain = 267.406 ; free physical = 3978 ; free virtual = 26938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.133 ; gain = 270.375 ; free physical = 3974 ; free virtual = 26934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.133 ; gain = 270.375 ; free physical = 3974 ; free virtual = 26934
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2062.133 ; gain = 0.000 ; free physical = 3967 ; free virtual = 26927
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_AXI4Stream_UART_0_0/top_bd_AXI4Stream_UART_0_0/top_bd_AXI4Stream_UART_0_0_in_context.xdc] for cell 'top_bd_i/AXI4Stream_UART_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_AXI4Stream_UART_0_0/top_bd_AXI4Stream_UART_0_0/top_bd_AXI4Stream_UART_0_0_in_context.xdc] for cell 'top_bd_i/AXI4Stream_UART_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc] for cell 'top_bd_i/clk_wiz_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc] for cell 'top_bd_i/clk_wiz_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0_in_context.xdc] for cell 'top_bd_i/util_vector_logic_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0_in_context.xdc] for cell 'top_bd_i/util_vector_logic_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_packetizer_0_0/top_bd_packetizer_0_0/top_bd_packetizer_0_0_in_context.xdc] for cell 'top_bd_i/packetizer_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_packetizer_0_0/top_bd_packetizer_0_0/top_bd_packetizer_0_0_in_context.xdc] for cell 'top_bd_i/packetizer_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_depacketizer_0_0/top_bd_depacketizer_0_0/top_bd_depacketizer_0_0_in_context.xdc] for cell 'top_bd_i/depacketizer_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_depacketizer_0_0/top_bd_depacketizer_0_0/top_bd_depacketizer_0_0_in_context.xdc] for cell 'top_bd_i/depacketizer_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_mute_controller_0_0/top_bd_mute_controller_0_0/top_bd_mute_controller_0_0_in_context.xdc] for cell 'top_bd_i/mute_controller_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_mute_controller_0_0/top_bd_mute_controller_0_0/top_bd_mute_controller_0_0_in_context.xdc] for cell 'top_bd_i/mute_controller_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_edge_detector_0_0/top_bd_edge_detector_0_0/top_bd_edge_detector_0_0_in_context.xdc] for cell 'top_bd_i/edge_detector_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_edge_detector_0_0/top_bd_edge_detector_0_0/top_bd_edge_detector_0_0_in_context.xdc] for cell 'top_bd_i/edge_detector_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_edge_detector_1_0/top_bd_edge_detector_1_0/top_bd_edge_detector_1_0_in_context.xdc] for cell 'top_bd_i/edge_detector_1'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_edge_detector_1_0/top_bd_edge_detector_1_0/top_bd_edge_detector_1_0_in_context.xdc] for cell 'top_bd_i/edge_detector_1'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_debouncer_0_0/top_bd_debouncer_0_0/top_bd_debouncer_0_0_in_context.xdc] for cell 'top_bd_i/debouncer_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_debouncer_0_0/top_bd_debouncer_0_0/top_bd_debouncer_0_0_in_context.xdc] for cell 'top_bd_i/debouncer_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_debouncer_1_0/top_bd_debouncer_1_0/top_bd_debouncer_1_0_in_context.xdc] for cell 'top_bd_i/debouncer_1'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_debouncer_1_0/top_bd_debouncer_1_0/top_bd_debouncer_1_0_in_context.xdc] for cell 'top_bd_i/debouncer_1'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_volume_controller_0_0/top_bd_volume_controller_0_0/top_bd_volume_controller_0_0_in_context.xdc] for cell 'top_bd_i/volume_controller_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_volume_controller_0_0/top_bd_volume_controller_0_0/top_bd_volume_controller_0_0_in_context.xdc] for cell 'top_bd_i/volume_controller_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_moving_average_filte_0_0/top_bd_moving_average_filte_0_0/top_bd_moving_average_filte_0_0_in_context.xdc] for cell 'top_bd_i/moving_average_filte_0'
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_moving_average_filte_0_0/top_bd_moving_average_filte_0_0/top_bd_moving_average_filte_0_0_in_context.xdc] for cell 'top_bd_i/moving_average_filte_0'
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/constrs_1/imports/Downloads/basys3_master_xdc.xdc]
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/constrs_1/imports/Downloads/basys3_master_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/constrs_1/imports/Downloads/basys3_master_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.898 ; gain = 0.000 ; free physical = 3871 ; free virtual = 26832
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2141.898 ; gain = 0.000 ; free physical = 3871 ; free virtual = 26832
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3944 ; free virtual = 26905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3944 ; free virtual = 26905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.srcs/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for top_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/AXI4Stream_UART_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/packetizer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/depacketizer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/mute_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/edge_detector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/edge_detector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/debouncer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/debouncer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/volume_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for top_bd_i/moving_average_filte_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3944 ; free virtual = 26905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3943 ; free virtual = 26904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3941 ; free virtual = 26905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3822 ; free virtual = 26786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3822 ; free virtual = 26786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3821 ; free virtual = 26785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3815 ; free virtual = 26779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3815 ; free virtual = 26779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3815 ; free virtual = 26779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3815 ; free virtual = 26779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3815 ; free virtual = 26779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3815 ; free virtual = 26779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |top_bd_AXI4Stream_UART_0_0      |         1|
|2     |top_bd_clk_wiz_0_0              |         1|
|3     |top_bd_debouncer_0_0            |         1|
|4     |top_bd_debouncer_1_0            |         1|
|5     |top_bd_depacketizer_0_0         |         1|
|6     |top_bd_edge_detector_0_0        |         1|
|7     |top_bd_edge_detector_1_0        |         1|
|8     |top_bd_moving_average_filte_0_0 |         1|
|9     |top_bd_mute_controller_0_0      |         1|
|10    |top_bd_packetizer_0_0           |         1|
|11    |top_bd_util_vector_logic_0_0    |         1|
|12    |top_bd_volume_controller_0_0    |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |top_bd_AXI4Stream_UART_0_0_bbox_0      |     1|
|2     |top_bd_clk_wiz_0_0_bbox_1              |     1|
|3     |top_bd_debouncer_0_0_bbox_2            |     1|
|4     |top_bd_debouncer_1_0_bbox_3            |     1|
|5     |top_bd_depacketizer_0_0_bbox_4         |     1|
|6     |top_bd_edge_detector_0_0_bbox_5        |     1|
|7     |top_bd_edge_detector_1_0_bbox_6        |     1|
|8     |top_bd_moving_average_filte_0_0_bbox_7 |     1|
|9     |top_bd_mute_controller_0_0_bbox_8      |     1|
|10    |top_bd_packetizer_0_0_bbox_9           |     1|
|11    |top_bd_util_vector_logic_0_0_bbox_10   |     1|
|12    |top_bd_volume_controller_0_0_bbox_11   |     1|
|13    |IBUF                                   |     7|
|14    |OBUF                                   |    17|
+------+---------------------------------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   144|
|2     |  top_bd_i |top_bd |   120|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3815 ; free virtual = 26779
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2141.898 ; gain = 270.375 ; free physical = 3867 ; free virtual = 26831
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2141.898 ; gain = 350.141 ; free physical = 3867 ; free virtual = 26831
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.898 ; gain = 0.000 ; free physical = 3949 ; free virtual = 26913
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.898 ; gain = 0.000 ; free physical = 3897 ; free virtual = 26861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 2141.898 ; gain = 490.199 ; free physical = 4021 ; free virtual = 26985
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.898 ; gain = 0.000 ; free physical = 4021 ; free virtual = 26985
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nicola/Documents/vivado/DESD/LAB3_solution/LAB3.runs/synth_1/top_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_synth.rpt -pb top_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 09:37:07 2020...
