

================================================================
== Vitis HLS Report for 'KalmanFilterKernel'
================================================================
* Date:           Thu Nov 24 12:24:06 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        KF_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      112|    11458|  1.120 us|  0.115 ms|  113|  11459|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       35|       35|         1|          1|          1|    35|       yes|
        |- VITIS_LOOP_115_1   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_126_2   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_131_3   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_154_4   |        3|        3|         2|          1|          1|     3|       yes|
        |- VITIS_LOOP_155_5   |        3|        3|         2|          1|          1|     3|       yes|
        |- VITIS_LOOP_156_6   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_157_7   |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_81_1    |       84|       84|        14|          -|          -|     6|        no|
        | + VITIS_LOOP_84_2   |       12|       12|         2|          -|          -|     6|        no|
        |- VITIS_LOOP_41_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_171_8   |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_172_9   |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_61_1    |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       69|       69|        23|          -|          -|     3|        no|
        | + VITIS_LOOP_44_2   |       21|       21|         7|          -|          -|     3|        no|
        |- VITIS_LOOP_100_1   |       48|       48|        16|          -|          -|     3|        no|
        | + VITIS_LOOP_103_2  |        3|        3|         1|          -|          -|     3|        no|
        |- VITIS_LOOP_41_1    |       54|       54|         9|          -|          -|     6|        no|
        | + VITIS_LOOP_44_2   |        7|        7|         7|          -|          -|     1|        no|
        |- VITIS_LOOP_61_1    |      300|      300|        50|          -|          -|     6|        no|
        | + VITIS_LOOP_64_2   |       48|       48|         8|          -|          -|     6|        no|
        |- VITIS_LOOP_198_10  |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_199_11  |       36|       36|         2|          1|          1|    36|       yes|
        |- VITIS_LOOP_200_12  |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_202_13  |        6|        6|         2|          1|          1|     6|       yes|
        |- VITIS_LOOP_206_14  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 2
  * Pipeline-8: initiation interval (II) = 1, depth = 2
  * Pipeline-9: initiation interval (II) = 1, depth = 2
  * Pipeline-10: initiation interval (II) = 1, depth = 2
  * Pipeline-11: initiation interval (II) = 1, depth = 2
  * Pipeline-12: initiation interval (II) = 1, depth = 2
  * Pipeline-13: initiation interval (II) = 1, depth = 2
  * Pipeline-14: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 174
* Pipeline : 15
  Pipeline-0 : II = 1, D = 1, States = { 33 }
  Pipeline-1 : II = 1, D = 2, States = { 52 53 }
  Pipeline-2 : II = 1, D = 2, States = { 55 56 }
  Pipeline-3 : II = 1, D = 2, States = { 58 59 }
  Pipeline-4 : II = 1, D = 2, States = { 61 62 }
  Pipeline-5 : II = 1, D = 2, States = { 64 65 }
  Pipeline-6 : II = 1, D = 2, States = { 90 91 }
  Pipeline-7 : II = 1, D = 2, States = { 93 94 }
  Pipeline-8 : II = 1, D = 2, States = { 152 153 }
  Pipeline-9 : II = 1, D = 2, States = { 155 156 }
  Pipeline-10 : II = 1, D = 2, States = { 158 159 }
  Pipeline-11 : II = 1, D = 2, States = { 161 162 }
  Pipeline-12 : II = 1, D = 2, States = { 164 165 }
  Pipeline-13 : II = 1, D = 2, States = { 169 170 }
  Pipeline-14 : II = 1, D = 2, States = { 172 173 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 33 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 164 
52 --> 54 53 
53 --> 52 
54 --> 55 
55 --> 57 56 
56 --> 55 
57 --> 58 
58 --> 60 59 
59 --> 58 
60 --> 61 
61 --> 63 62 
62 --> 61 
63 --> 64 
64 --> 66 65 
65 --> 64 
66 --> 67 
67 --> 68 
68 --> 76 69 
69 --> 70 68 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 69 
76 --> 77 
77 --> 80 78 
78 --> 79 77 
79 --> 78 
80 --> 81 
81 --> 82 90 
82 --> 83 81 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 82 
90 --> 92 91 
91 --> 90 
92 --> 93 
93 --> 95 94 
94 --> 93 
95 --> 96 
96 --> 97 
97 --> 98 104 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 97 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 115 
108 --> 109 107 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 108 
115 --> 116 128 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 127 115 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 141 134 
134 --> 135 133 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 134 
141 --> 142 
142 --> 151 143 
143 --> 144 142 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 143 
151 --> 152 
152 --> 154 153 
153 --> 152 
154 --> 155 
155 --> 157 156 
156 --> 155 
157 --> 158 
158 --> 160 159 
159 --> 158 
160 --> 161 
161 --> 163 162 
162 --> 161 
163 --> 172 
164 --> 166 165 
165 --> 164 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 171 170 
170 --> 169 
171 --> 163 
172 --> 174 173 
173 --> 172 
174 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%counter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %counter"   --->   Operation 175 'read' 'counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%din_new = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:19]   --->   Operation 176 'alloca' 'din_new' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%dout_s = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:20]   --->   Operation 177 'alloca' 'dout_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%A = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 178 'alloca' 'A' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%B = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 179 'alloca' 'B' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%Q = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 180 'alloca' 'Q' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%R = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 181 'alloca' 'R' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%x = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:137]   --->   Operation 182 'alloca' 'x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%P = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:138]   --->   Operation 183 'alloca' 'P' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%x_minus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:140]   --->   Operation 184 'alloca' 'x_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%P_minus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:141]   --->   Operation 185 'alloca' 'P_minus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%x_plus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:142]   --->   Operation 186 'alloca' 'x_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%P_plus = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:143]   --->   Operation 187 'alloca' 'P_plus' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_mat_1 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:145]   --->   Operation 188 'alloca' 'tmp_mat_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_mat_2 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:146]   --->   Operation 189 'alloca' 'tmp_mat_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_mat_3 = alloca i64 1" [../../src/hls_src/KF_kernel.cpp:147]   --->   Operation 190 'alloca' 'tmp_mat_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%first_run_load = load i1 %first_run" [../../src/hls_src/KF_kernel.cpp:24]   --->   Operation 191 'load' 'first_run_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%counter_sig_old_load = load i32 %counter_sig_old" [../../src/hls_src/KF_kernel.cpp:30]   --->   Operation 192 'load' 'counter_sig_old_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node counter_diff)   --->   "%select_ln24 = select i1 %first_run_load, i32 %counter_read, i32 %counter_sig_old_load" [../../src/hls_src/KF_kernel.cpp:24]   --->   Operation 193 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (1.20ns) (out node of the LUT)   --->   "%counter_diff = sub i32 %counter_read, i32 %select_ln24" [../../src/hls_src/KF_kernel.cpp:30]   --->   Operation 194 'sub' 'counter_diff' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%A_addr_36 = getelementptr i32 %A, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 195 'getelementptr' 'A_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 1, i6 %A_addr_36" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 196 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 197 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_1" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 198 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 199 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_1" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 200 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 201 'getelementptr' 'B_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_2" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 202 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %counter_read, i32 %counter_sig_old" [../../src/hls_src/KF_kernel.cpp:25]   --->   Operation 203 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.67>
ST_2 : Operation 204 [4/4] (6.67ns)   --->   "%DT = uitofp i32 %counter_diff" [../../src/hls_src/KF_kernel.cpp:36]   --->   Operation 204 'uitofp' 'DT' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 205 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_2" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 206 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 207 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_4" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 208 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 209 'getelementptr' 'B_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_3" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 210 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 211 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_5" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 212 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 213 [3/4] (6.67ns)   --->   "%DT = uitofp i32 %counter_diff" [../../src/hls_src/KF_kernel.cpp:36]   --->   Operation 213 'uitofp' 'DT' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 214 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_5" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 215 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 216 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_6" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 217 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 218 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_6" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 219 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 220 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_7" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 221 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 222 [2/4] (6.67ns)   --->   "%DT = uitofp i32 %counter_diff" [../../src/hls_src/KF_kernel.cpp:36]   --->   Operation 222 'uitofp' 'DT' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 223 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 1, i6 %A_addr_7" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 224 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 225 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_8" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 226 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%B_addr_10 = getelementptr i32 %B, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 227 'getelementptr' 'B_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_10" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 228 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%B_addr_11 = getelementptr i32 %B, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 229 'getelementptr' 'B_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_11" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 230 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 231 [1/4] (6.67ns)   --->   "%DT = uitofp i32 %counter_diff" [../../src/hls_src/KF_kernel.cpp:36]   --->   Operation 231 'uitofp' 'DT' <Predicate = true> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 232 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_9" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 233 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 234 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_11" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 235 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%B_addr_12 = getelementptr i32 %B, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 236 'getelementptr' 'B_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_12" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 237 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%B_addr_14 = getelementptr i32 %B, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 238 'getelementptr' 'B_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_14" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 239 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 6 <SV = 5> <Delay = 6.70>
ST_6 : Operation 240 [10/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 240 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 241 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_12" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 242 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 243 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_13" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 244 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%B_addr_15 = getelementptr i32 %B, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 245 'getelementptr' 'B_addr_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_15" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 246 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%B_addr_16 = getelementptr i32 %B, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 247 'getelementptr' 'B_addr_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 0, i5 %B_addr_16" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 248 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 7 <SV = 6> <Delay = 6.70>
ST_7 : Operation 249 [9/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 249 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 250 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 1, i6 %A_addr_14" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 251 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 252 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_15" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 253 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 8 <SV = 7> <Delay = 6.70>
ST_8 : Operation 254 [8/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 254 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 255 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_16" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 256 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 257 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_18" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 258 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 9 <SV = 8> <Delay = 6.70>
ST_9 : Operation 259 [7/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 259 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 260 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_19" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 261 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 262 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_20" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 263 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 10 <SV = 9> <Delay = 6.70>
ST_10 : Operation 264 [6/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 264 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 265 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 1, i6 %A_addr_21" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 266 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 267 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_22" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 268 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 11 <SV = 10> <Delay = 6.70>
ST_11 : Operation 269 [5/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 269 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 270 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_23" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 271 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 272 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_24" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 273 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 12 <SV = 11> <Delay = 6.70>
ST_12 : Operation 274 [4/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 274 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 275 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_25" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 276 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 277 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_26" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 278 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 13 <SV = 12> <Delay = 6.70>
ST_13 : Operation 279 [3/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 279 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 280 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 281 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_27" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 281 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 282 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 1, i6 %A_addr_28" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 283 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 14 <SV = 13> <Delay = 6.70>
ST_14 : Operation 284 [2/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 284 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 285 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_29" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 286 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr i32 %A, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 287 'getelementptr' 'A_addr_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_30" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 288 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 15 <SV = 14> <Delay = 6.70>
ST_15 : Operation 289 [1/10] (6.70ns)   --->   "%DT_1 = fdiv i32 %DT, i32 1e+08" [../../src/hls_src/KF_kernel.cpp:41]   --->   Operation 289 'fdiv' 'DT_1' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%A_addr_31 = getelementptr i32 %A, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 290 'getelementptr' 'A_addr_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_31" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 291 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%A_addr_32 = getelementptr i32 %A, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 292 'getelementptr' 'A_addr_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_32" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 293 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 16 <SV = 15> <Delay = 2.78>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%A_addr_33 = getelementptr i32 %A, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 294 'getelementptr' 'A_addr_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_33" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 295 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%A_addr_34 = getelementptr i32 %A, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 296 'getelementptr' 'A_addr_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 0, i6 %A_addr_34" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 297 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_16 : Operation 298 [2/2] (2.78ns)   --->   "%conv = fpext i32 %DT_1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 298 'fpext' 'conv' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 299 'getelementptr' 'B_addr_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 %DT_1, i5 %B_addr_9" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 300 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%B_addr_13 = getelementptr i32 %B, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 301 'getelementptr' 'B_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 %DT_1, i5 %B_addr_13" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 302 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 17 <SV = 16> <Delay = 2.78>
ST_17 : Operation 303 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 303 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 304 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %DT_1, i6 %A_addr_3" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 304 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%A_addr_35 = getelementptr i32 %A, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 305 'getelementptr' 'A_addr_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 1, i6 %A_addr_35" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 306 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_17 : Operation 307 [1/2] (2.78ns)   --->   "%conv = fpext i32 %DT_1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 307 'fpext' 'conv' <Predicate = true> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%B_addr_17 = getelementptr i32 %B, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 308 'getelementptr' 'B_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 %DT_1, i5 %B_addr_17" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 309 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 18 <SV = 17> <Delay = 6.60>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 310 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 311 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %DT_1, i6 %A_addr_10" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 311 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 312 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %DT_1, i6 %A_addr_17" [../../src/hls_src/KF_kernel.cpp:49]   --->   Operation 313 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_18 : Operation 314 [6/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 314 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.60>
ST_19 : Operation 315 [5/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 315 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.60>
ST_20 : Operation 316 [4/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 316 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.60>
ST_21 : Operation 317 [3/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 317 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.60>
ST_22 : Operation 318 [2/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 318 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.60>
ST_23 : Operation 319 [1/6] (6.60ns)   --->   "%mul = dmul i64 %conv, i64 0.5" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 319 'dmul' 'mul' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.60>
ST_24 : Operation 320 [6/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 320 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.60>
ST_25 : Operation 321 [5/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 321 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.60>
ST_26 : Operation 322 [4/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 322 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.60>
ST_27 : Operation 323 [3/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 323 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.60>
ST_28 : Operation 324 [2/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 324 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.60>
ST_29 : Operation 325 [1/6] (6.60ns)   --->   "%mul1 = dmul i64 %mul, i64 %conv" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 325 'dmul' 'mul1' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.32>
ST_30 : Operation 326 [2/2] (3.32ns)   --->   "%conv1 = fptrunc i64 %mul1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 326 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.11>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 327 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 328 [1/2] (3.32ns)   --->   "%conv1 = fptrunc i64 %mul1" [../../src/hls_src/KF_kernel.cpp:58]   --->   Operation 328 'fptrunc' 'conv1' <Predicate = true> <Delay = 3.32> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 %conv1, i5 %B_addr" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 329 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_31 : Operation 330 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 330 'getelementptr' 'B_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 331 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 %conv1, i5 %B_addr_4" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 331 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>

State 32 <SV = 31> <Delay = 1.00>
ST_32 : Operation 332 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 332 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %din, void @empty_28, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 334 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %din, i64 666, i64 207, i64 4294967295"   --->   Operation 334 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 335 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %din"   --->   Operation 335 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 336 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dout, void @empty_28, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29"   --->   Operation 336 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %dout, i64 666, i64 207, i64 4294967295"   --->   Operation 337 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 338 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dout"   --->   Operation 338 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %counter"   --->   Operation 339 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %counter, void @empty_30, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29"   --->   Operation 340 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %q"   --->   Operation 341 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_22, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_2, void @empty_19, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29"   --->   Operation 342 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty_30, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29"   --->   Operation 343 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 344 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 344 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 345 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_22, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29"   --->   Operation 345 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 346 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty_30, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29"   --->   Operation 346 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_2, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29"   --->   Operation 347 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (1.00ns)   --->   "%r_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %r"   --->   Operation 348 'read' 'r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_32 : Operation 349 [1/1] (1.00ns)   --->   "%q_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %q"   --->   Operation 349 'read' 'q_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_32 : Operation 350 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 350 'getelementptr' 'B_addr_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.79ns)   --->   "%store_ln57 = store i32 %conv1, i5 %B_addr_8" [../../src/hls_src/KF_kernel.cpp:57]   --->   Operation 351 'store' 'store_ln57' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18> <RAM>
ST_32 : Operation 352 [1/1] (0.48ns)   --->   "%br_ln70 = br void %memset.loop" [../../src/hls_src/KF_kernel.cpp:70]   --->   Operation 352 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 33 <SV = 32> <Delay = 0.88>
ST_33 : Operation 353 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void %._crit_edge, i6 %empty_55, void %memset.loop.split"   --->   Operation 353 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 354 [1/1] (0.88ns)   --->   "%empty_55 = add i6 %empty, i6 1"   --->   Operation 354 'add' 'empty_55' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 355 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 355 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 356 [1/1] (0.87ns)   --->   "%exitcond22843 = icmp_eq  i6 %empty, i6 35"   --->   Operation 356 'icmp' 'exitcond22843' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 357 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35"   --->   Operation 357 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond22843, void %memset.loop.split, void %split"   --->   Operation 358 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 359 'br' 'br_ln0' <Predicate = (!exitcond22843)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 1.35>
ST_34 : Operation 360 [1/1] (0.00ns)   --->   "%Q_addr = getelementptr i32 %Q, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 360 'getelementptr' 'Q_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 361 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 %q_read, i6 %Q_addr" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 361 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 362 [1/1] (0.00ns)   --->   "%Q_addr_1 = getelementptr i32 %Q, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 362 'getelementptr' 'Q_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 363 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_1" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 363 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_34 : Operation 364 [1/1] (0.00ns)   --->   "%R_addr = getelementptr i32 %R, i64 0, i64 0" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 364 'getelementptr' 'R_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 365 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 %r_read, i4 %R_addr" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 365 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_34 : Operation 366 [1/1] (0.00ns)   --->   "%R_addr_1 = getelementptr i32 %R, i64 0, i64 1" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 366 'getelementptr' 'R_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 367 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 0, i4 %R_addr_1" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 367 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 35 <SV = 34> <Delay = 1.35>
ST_35 : Operation 368 [1/1] (0.00ns)   --->   "%Q_addr_2 = getelementptr i32 %Q, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 368 'getelementptr' 'Q_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 369 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_2" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 369 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 370 [1/1] (0.00ns)   --->   "%Q_addr_3 = getelementptr i32 %Q, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 370 'getelementptr' 'Q_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 371 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_3" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 371 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_35 : Operation 372 [1/1] (0.00ns)   --->   "%R_addr_2 = getelementptr i32 %R, i64 0, i64 2" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 372 'getelementptr' 'R_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 373 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 0, i4 %R_addr_2" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 373 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_35 : Operation 374 [1/1] (0.00ns)   --->   "%R_addr_3 = getelementptr i32 %R, i64 0, i64 3" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 374 'getelementptr' 'R_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 375 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 0, i4 %R_addr_3" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 375 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 36 <SV = 35> <Delay = 1.35>
ST_36 : Operation 376 [1/1] (0.00ns)   --->   "%Q_addr_4 = getelementptr i32 %Q, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 376 'getelementptr' 'Q_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 377 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_4" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 377 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 378 [1/1] (0.00ns)   --->   "%Q_addr_5 = getelementptr i32 %Q, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 378 'getelementptr' 'Q_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 379 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_5" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 379 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_36 : Operation 380 [1/1] (0.00ns)   --->   "%R_addr_4 = getelementptr i32 %R, i64 0, i64 4" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 380 'getelementptr' 'R_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 381 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 %r_read, i4 %R_addr_4" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 381 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_36 : Operation 382 [1/1] (0.00ns)   --->   "%R_addr_5 = getelementptr i32 %R, i64 0, i64 5" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 382 'getelementptr' 'R_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 383 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 0, i4 %R_addr_5" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 383 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 37 <SV = 36> <Delay = 1.35>
ST_37 : Operation 384 [1/1] (0.00ns)   --->   "%Q_addr_6 = getelementptr i32 %Q, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 384 'getelementptr' 'Q_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 385 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_6" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 385 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 386 [1/1] (0.00ns)   --->   "%Q_addr_7 = getelementptr i32 %Q, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 386 'getelementptr' 'Q_addr_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 387 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 %q_read, i6 %Q_addr_7" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 387 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_37 : Operation 388 [1/1] (0.00ns)   --->   "%R_addr_6 = getelementptr i32 %R, i64 0, i64 6" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 388 'getelementptr' 'R_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 389 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 0, i4 %R_addr_6" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 389 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_37 : Operation 390 [1/1] (0.00ns)   --->   "%R_addr_7 = getelementptr i32 %R, i64 0, i64 7" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 390 'getelementptr' 'R_addr_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 391 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 0, i4 %R_addr_7" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 391 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 38 <SV = 37> <Delay = 1.35>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "%Q_addr_8 = getelementptr i32 %Q, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 392 'getelementptr' 'Q_addr_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 393 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_8" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 393 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%Q_addr_9 = getelementptr i32 %Q, i64 0, i64 9" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 394 'getelementptr' 'Q_addr_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_9" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 395 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_38 : Operation 396 [1/1] (0.00ns)   --->   "%R_addr_8 = getelementptr i32 %R, i64 0, i64 8" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 396 'getelementptr' 'R_addr_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (0.79ns)   --->   "%store_ln90 = store i32 %r_read, i4 %R_addr_8" [../../src/hls_src/KF_kernel.cpp:90]   --->   Operation 397 'store' 'store_ln90' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 39 <SV = 38> <Delay = 1.35>
ST_39 : Operation 398 [1/1] (0.00ns)   --->   "%Q_addr_10 = getelementptr i32 %Q, i64 0, i64 10" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 398 'getelementptr' 'Q_addr_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 399 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_10" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 399 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_39 : Operation 400 [1/1] (0.00ns)   --->   "%Q_addr_11 = getelementptr i32 %Q, i64 0, i64 11" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 400 'getelementptr' 'Q_addr_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 401 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_11" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 401 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 40 <SV = 39> <Delay = 1.35>
ST_40 : Operation 402 [1/1] (0.00ns)   --->   "%Q_addr_12 = getelementptr i32 %Q, i64 0, i64 12" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 402 'getelementptr' 'Q_addr_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 403 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_12" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 403 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_40 : Operation 404 [1/1] (0.00ns)   --->   "%Q_addr_13 = getelementptr i32 %Q, i64 0, i64 13" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 404 'getelementptr' 'Q_addr_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 405 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_13" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 405 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 41 <SV = 40> <Delay = 1.35>
ST_41 : Operation 406 [1/1] (0.00ns)   --->   "%Q_addr_14 = getelementptr i32 %Q, i64 0, i64 14" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 406 'getelementptr' 'Q_addr_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 407 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 %q_read, i6 %Q_addr_14" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 407 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_41 : Operation 408 [1/1] (0.00ns)   --->   "%Q_addr_15 = getelementptr i32 %Q, i64 0, i64 15" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 408 'getelementptr' 'Q_addr_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 409 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_15" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 409 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 42 <SV = 41> <Delay = 1.35>
ST_42 : Operation 410 [1/1] (0.00ns)   --->   "%Q_addr_16 = getelementptr i32 %Q, i64 0, i64 16" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 410 'getelementptr' 'Q_addr_16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 411 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_16" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 411 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_42 : Operation 412 [1/1] (0.00ns)   --->   "%Q_addr_17 = getelementptr i32 %Q, i64 0, i64 17" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 412 'getelementptr' 'Q_addr_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 413 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_17" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 413 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 43 <SV = 42> <Delay = 1.35>
ST_43 : Operation 414 [1/1] (0.00ns)   --->   "%Q_addr_18 = getelementptr i32 %Q, i64 0, i64 18" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 414 'getelementptr' 'Q_addr_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 415 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_18" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 415 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_43 : Operation 416 [1/1] (0.00ns)   --->   "%Q_addr_19 = getelementptr i32 %Q, i64 0, i64 19" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 416 'getelementptr' 'Q_addr_19' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 417 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_19" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 417 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 44 <SV = 43> <Delay = 1.35>
ST_44 : Operation 418 [1/1] (0.00ns)   --->   "%Q_addr_20 = getelementptr i32 %Q, i64 0, i64 20" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 418 'getelementptr' 'Q_addr_20' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 419 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_20" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 419 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_44 : Operation 420 [1/1] (0.00ns)   --->   "%Q_addr_21 = getelementptr i32 %Q, i64 0, i64 21" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 420 'getelementptr' 'Q_addr_21' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 421 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 %q_read, i6 %Q_addr_21" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 421 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 45 <SV = 44> <Delay = 1.35>
ST_45 : Operation 422 [1/1] (0.00ns)   --->   "%Q_addr_22 = getelementptr i32 %Q, i64 0, i64 22" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 422 'getelementptr' 'Q_addr_22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 423 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_22" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 423 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_45 : Operation 424 [1/1] (0.00ns)   --->   "%Q_addr_23 = getelementptr i32 %Q, i64 0, i64 23" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 424 'getelementptr' 'Q_addr_23' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 425 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_23" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 425 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 46 <SV = 45> <Delay = 1.35>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "%Q_addr_24 = getelementptr i32 %Q, i64 0, i64 24" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 426 'getelementptr' 'Q_addr_24' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 427 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_24" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 427 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_46 : Operation 428 [1/1] (0.00ns)   --->   "%Q_addr_25 = getelementptr i32 %Q, i64 0, i64 25" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 428 'getelementptr' 'Q_addr_25' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 429 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_25" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 429 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 47 <SV = 46> <Delay = 1.35>
ST_47 : Operation 430 [1/1] (0.00ns)   --->   "%Q_addr_26 = getelementptr i32 %Q, i64 0, i64 26" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 430 'getelementptr' 'Q_addr_26' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 431 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_26" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 431 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_47 : Operation 432 [1/1] (0.00ns)   --->   "%Q_addr_27 = getelementptr i32 %Q, i64 0, i64 27" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 432 'getelementptr' 'Q_addr_27' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 433 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_27" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 433 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 48 <SV = 47> <Delay = 1.35>
ST_48 : Operation 434 [1/1] (0.00ns)   --->   "%Q_addr_28 = getelementptr i32 %Q, i64 0, i64 28" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 434 'getelementptr' 'Q_addr_28' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 435 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 %q_read, i6 %Q_addr_28" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 435 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_48 : Operation 436 [1/1] (0.00ns)   --->   "%Q_addr_29 = getelementptr i32 %Q, i64 0, i64 29" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 436 'getelementptr' 'Q_addr_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 437 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_29" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 437 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 49 <SV = 48> <Delay = 1.35>
ST_49 : Operation 438 [1/1] (0.00ns)   --->   "%Q_addr_30 = getelementptr i32 %Q, i64 0, i64 30" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 438 'getelementptr' 'Q_addr_30' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 439 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_30" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 439 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_49 : Operation 440 [1/1] (0.00ns)   --->   "%Q_addr_31 = getelementptr i32 %Q, i64 0, i64 31" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 440 'getelementptr' 'Q_addr_31' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 441 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_31" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 441 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 50 <SV = 49> <Delay = 1.35>
ST_50 : Operation 442 [1/1] (0.00ns)   --->   "%Q_addr_32 = getelementptr i32 %Q, i64 0, i64 32" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 442 'getelementptr' 'Q_addr_32' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 443 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_32" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 443 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_50 : Operation 444 [1/1] (0.00ns)   --->   "%Q_addr_33 = getelementptr i32 %Q, i64 0, i64 33" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 444 'getelementptr' 'Q_addr_33' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 445 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_33" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 445 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 51 <SV = 50> <Delay = 1.35>
ST_51 : Operation 446 [1/1] (0.00ns)   --->   "%Q_addr_34 = getelementptr i32 %Q, i64 0, i64 34" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 446 'getelementptr' 'Q_addr_34' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 447 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 0, i6 %Q_addr_34" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 447 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_51 : Operation 448 [1/1] (0.00ns)   --->   "%Q_addr_35 = getelementptr i32 %Q, i64 0, i64 35" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 448 'getelementptr' 'Q_addr_35' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 449 [1/1] (1.35ns)   --->   "%store_ln81 = store i32 %q_read, i6 %Q_addr_35" [../../src/hls_src/KF_kernel.cpp:81]   --->   Operation 449 'store' 'store_ln81' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_51 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %first_run_load, void %.preheader8.preheader, void %.preheader10.preheader" [../../src/hls_src/KF_kernel.cpp:114]   --->   Operation 450 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 451 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 451 'br' 'br_ln0' <Predicate = (!first_run_load)> <Delay = 0.48>
ST_51 : Operation 452 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 452 'br' 'br_ln0' <Predicate = (first_run_load)> <Delay = 0.48>

State 52 <SV = 51> <Delay = 1.35>
ST_52 : Operation 453 [1/1] (0.00ns)   --->   "%i_1 = phi i3 %add_ln131, void %.split41, i3 0, void %.preheader8.preheader" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 453 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 454 [1/1] (0.74ns)   --->   "%add_ln131 = add i3 %i_1, i3 1" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 454 'add' 'add_ln131' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 455 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 455 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 456 [1/1] (0.69ns)   --->   "%icmp_ln131 = icmp_eq  i3 %i_1, i3 6" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 456 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 457 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 457 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %.split41, void %.preheader7.preheader" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 458 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 459 [1/1] (0.00ns)   --->   "%i_1_cast = zext i3 %i_1" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 459 'zext' 'i_1_cast' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_52 : Operation 460 [1/1] (0.00ns)   --->   "%din_addr_1 = getelementptr i32 %din, i64 0, i64 %i_1_cast" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 460 'getelementptr' 'din_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_52 : Operation 461 [2/2] (1.35ns)   --->   "%din_load_1 = load i11 %din_addr_1" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 461 'load' 'din_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 53 <SV = 52> <Delay = 2.14>
ST_53 : Operation 462 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../src/hls_src/KF_kernel.cpp:131]   --->   Operation 462 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_53 : Operation 463 [1/2] (1.35ns)   --->   "%din_load_1 = load i11 %din_addr_1" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 463 'load' 'din_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_53 : Operation 464 [1/1] (0.00ns)   --->   "%bitcast_ln132 = bitcast i32 %din_load_1" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 464 'bitcast' 'bitcast_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_53 : Operation 465 [1/1] (0.00ns)   --->   "%din_new_addr = getelementptr i32 %din_new, i64 0, i64 %i_1_cast" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 465 'getelementptr' 'din_new_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_53 : Operation 466 [1/1] (0.79ns)   --->   "%store_ln132 = store i32 %bitcast_ln132, i3 %din_new_addr" [../../src/hls_src/KF_kernel.cpp:132]   --->   Operation 466 'store' 'store_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_53 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 467 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 54 <SV = 52> <Delay = 0.48>
ST_54 : Operation 468 [1/1] (0.00ns)   --->   "%u_2 = alloca i32 1"   --->   Operation 468 'alloca' 'u_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 469 [1/1] (0.00ns)   --->   "%u_2_1 = alloca i32 1"   --->   Operation 469 'alloca' 'u_2_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 470 [1/1] (0.00ns)   --->   "%u_2_2 = alloca i32 1"   --->   Operation 470 'alloca' 'u_2_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 471 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 471 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 55 <SV = 53> <Delay = 1.53>
ST_55 : Operation 472 [1/1] (0.00ns)   --->   "%j = phi i2 %add_ln154_1, void %.split3917, i2 0, void %.preheader7.preheader" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 472 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 473 [1/1] (0.62ns)   --->   "%add_ln154_1 = add i2 %j, i2 1" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 473 'add' 'add_ln154_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 474 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 474 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 475 [1/1] (0.51ns)   --->   "%icmp_ln154 = icmp_eq  i2 %j, i2 3" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 475 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 476 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 476 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %.split39, void %.preheader6.preheader" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 477 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 478 [1/1] (0.00ns)   --->   "%j_cast = zext i2 %j" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 478 'zext' 'j_cast' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_55 : Operation 479 [1/1] (0.74ns)   --->   "%add_ln154 = add i3 %j_cast, i3 3" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 479 'add' 'add_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i3 %add_ln154" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 480 'zext' 'zext_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_55 : Operation 481 [1/1] (0.00ns)   --->   "%din_old_addr_1 = getelementptr i32 %din_old, i64 0, i64 %zext_ln154" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 481 'getelementptr' 'din_old_addr_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_55 : Operation 482 [2/2] (0.79ns)   --->   "%u_0 = load i3 %din_old_addr_1" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 482 'load' 'u_0' <Predicate = (!icmp_ln154)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_55 : Operation 483 [1/1] (0.69ns)   --->   "%switch_ln154 = switch i2 %j, void %branch5, i2 0, void %.split39..split3917_crit_edge, i2 1, void %branch4" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 483 'switch' 'switch_ln154' <Predicate = (!icmp_ln154)> <Delay = 0.69>
ST_55 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 484 'br' 'br_ln0' <Predicate = (!icmp_ln154)> <Delay = 0.00>

State 56 <SV = 54> <Delay = 0.79>
ST_56 : Operation 485 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 485 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 486 [1/2] (0.79ns)   --->   "%u_0 = load i3 %din_old_addr_1" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 486 'load' 'u_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_56 : Operation 487 [1/1] (0.00ns)   --->   "%store_ln154 = store i32 %u_0, i32 %u_2_1" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 487 'store' 'store_ln154' <Predicate = (j == 1)> <Delay = 0.00>
ST_56 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split3917" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 488 'br' 'br_ln154' <Predicate = (j == 1)> <Delay = 0.00>
ST_56 : Operation 489 [1/1] (0.00ns)   --->   "%store_ln154 = store i32 %u_0, i32 %u_2" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 489 'store' 'store_ln154' <Predicate = (j == 0)> <Delay = 0.00>
ST_56 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split3917" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 490 'br' 'br_ln154' <Predicate = (j == 0)> <Delay = 0.00>
ST_56 : Operation 491 [1/1] (0.00ns)   --->   "%store_ln154 = store i32 %u_0, i32 %u_2_2" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 491 'store' 'store_ln154' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>
ST_56 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln154 = br void %.split3917" [../../src/hls_src/KF_kernel.cpp:154]   --->   Operation 492 'br' 'br_ln154' <Predicate = (j != 0 & j != 1)> <Delay = 0.00>

State 57 <SV = 54> <Delay = 0.48>
ST_57 : Operation 493 [1/1] (0.00ns)   --->   "%z_2 = alloca i32 1"   --->   Operation 493 'alloca' 'z_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 494 [1/1] (0.00ns)   --->   "%z_2_1 = alloca i32 1"   --->   Operation 494 'alloca' 'z_2_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 495 [1/1] (0.00ns)   --->   "%z_2_2 = alloca i32 1"   --->   Operation 495 'alloca' 'z_2_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 496 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 496 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 58 <SV = 55> <Delay = 0.79>
ST_58 : Operation 497 [1/1] (0.00ns)   --->   "%j_1 = phi i2 %add_ln155, void %.split3725, i2 0, void %.preheader6.preheader" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 497 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 498 [1/1] (0.62ns)   --->   "%add_ln155 = add i2 %j_1, i2 1" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 498 'add' 'add_ln155' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 499 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 499 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 500 [1/1] (0.51ns)   --->   "%icmp_ln155 = icmp_eq  i2 %j_1, i2 3" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 500 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 501 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 501 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %.split37, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 502 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln155_cast = zext i2 %j_1" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 503 'zext' 'trunc_ln155_cast' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_58 : Operation 504 [1/1] (0.00ns)   --->   "%din_new_addr_1 = getelementptr i32 %din_new, i64 0, i64 %trunc_ln155_cast" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 504 'getelementptr' 'din_new_addr_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_58 : Operation 505 [2/2] (0.79ns)   --->   "%z_0 = load i3 %din_new_addr_1" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 505 'load' 'z_0' <Predicate = (!icmp_ln155)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_58 : Operation 506 [1/1] (0.69ns)   --->   "%switch_ln155 = switch i2 %j_1, void %branch8, i2 0, void %.split37..split3725_crit_edge, i2 1, void %branch7" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 506 'switch' 'switch_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.69>
ST_58 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 507 'br' 'br_ln0' <Predicate = (!icmp_ln155)> <Delay = 0.00>

State 59 <SV = 56> <Delay = 0.79>
ST_59 : Operation 508 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 508 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 509 [1/2] (0.79ns)   --->   "%z_0 = load i3 %din_new_addr_1" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 509 'load' 'z_0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_59 : Operation 510 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %z_0, i32 %z_2_1" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 510 'store' 'store_ln155' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_59 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln155 = br void %.split3725" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 511 'br' 'br_ln155' <Predicate = (j_1 == 1)> <Delay = 0.00>
ST_59 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %z_0, i32 %z_2" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 512 'store' 'store_ln155' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_59 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln155 = br void %.split3725" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 513 'br' 'br_ln155' <Predicate = (j_1 == 0)> <Delay = 0.00>
ST_59 : Operation 514 [1/1] (0.00ns)   --->   "%store_ln155 = store i32 %z_0, i32 %z_2_2" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 514 'store' 'store_ln155' <Predicate = (j_1 != 0 & j_1 != 1)> <Delay = 0.00>
ST_59 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln155 = br void %.split3725" [../../src/hls_src/KF_kernel.cpp:155]   --->   Operation 515 'br' 'br_ln155' <Predicate = (j_1 != 0 & j_1 != 1)> <Delay = 0.00>

State 60 <SV = 56> <Delay = 0.48>
ST_60 : Operation 516 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 516 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 61 <SV = 57> <Delay = 0.79>
ST_61 : Operation 517 [1/1] (0.00ns)   --->   "%j_2 = phi i3 %add_ln156, void %.split35, i3 0, void %.preheader5.preheader" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 517 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 518 [1/1] (0.74ns)   --->   "%add_ln156 = add i3 %j_2, i3 1" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 518 'add' 'add_ln156' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 519 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 519 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 520 [1/1] (0.69ns)   --->   "%icmp_ln156 = icmp_eq  i3 %j_2, i3 6" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 520 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 521 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 521 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %.split35, void %.preheader4.preheader" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 522 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 523 [1/1] (0.00ns)   --->   "%j_2_cast = zext i3 %j_2" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 523 'zext' 'j_2_cast' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_61 : Operation 524 [1/1] (0.00ns)   --->   "%x_hat_addr_1 = getelementptr i32 %x_hat, i64 0, i64 %j_2_cast" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 524 'getelementptr' 'x_hat_addr_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_61 : Operation 525 [2/2] (0.79ns)   --->   "%x_hat_load_1 = load i3 %x_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 525 'load' 'x_hat_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 62 <SV = 58> <Delay = 1.58>
ST_62 : Operation 526 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 526 'specloopname' 'specloopname_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_62 : Operation 527 [1/2] (0.79ns)   --->   "%x_hat_load_1 = load i3 %x_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 527 'load' 'x_hat_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_62 : Operation 528 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %j_2_cast" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 528 'getelementptr' 'x_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_62 : Operation 529 [1/1] (0.79ns)   --->   "%store_ln156 = store i32 %x_hat_load_1, i3 %x_addr" [../../src/hls_src/KF_kernel.cpp:156]   --->   Operation 529 'store' 'store_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_62 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 530 'br' 'br_ln0' <Predicate = (!icmp_ln156)> <Delay = 0.00>

State 63 <SV = 58> <Delay = 0.48>
ST_63 : Operation 531 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 531 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 64 <SV = 59> <Delay = 1.35>
ST_64 : Operation 532 [1/1] (0.00ns)   --->   "%j_3 = phi i6 %add_ln157, void %.split33, i6 0, void %.preheader4.preheader" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 532 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 533 [1/1] (0.88ns)   --->   "%add_ln157 = add i6 %j_3, i6 1" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 533 'add' 'add_ln157' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 534 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 534 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 535 [1/1] (0.87ns)   --->   "%icmp_ln157 = icmp_eq  i6 %j_3, i6 36" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 535 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 536 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 536 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %.split33, void" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 537 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 538 [1/1] (0.00ns)   --->   "%j_3_cast = zext i6 %j_3" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 538 'zext' 'j_3_cast' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_64 : Operation 539 [1/1] (0.00ns)   --->   "%P_hat_addr = getelementptr i32 %P_hat, i64 0, i64 %j_3_cast" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 539 'getelementptr' 'P_hat_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_64 : Operation 540 [2/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 540 'load' 'P_hat_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 65 <SV = 60> <Delay = 2.70>
ST_65 : Operation 541 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 541 'specloopname' 'specloopname_ln157' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_65 : Operation 542 [1/2] (1.35ns)   --->   "%P_hat_load = load i6 %P_hat_addr" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 542 'load' 'P_hat_load' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_65 : Operation 543 [1/1] (0.00ns)   --->   "%P_addr = getelementptr i32 %P, i64 0, i64 %j_3_cast" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 543 'getelementptr' 'P_addr' <Predicate = (!icmp_ln157)> <Delay = 0.00>
ST_65 : Operation 544 [1/1] (1.35ns)   --->   "%store_ln157 = store i32 %P_hat_load, i6 %P_addr" [../../src/hls_src/KF_kernel.cpp:157]   --->   Operation 544 'store' 'store_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_65 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 545 'br' 'br_ln0' <Predicate = (!icmp_ln157)> <Delay = 0.00>

State 66 <SV = 60> <Delay = 0.48>
ST_66 : Operation 546 [1/1] (0.00ns)   --->   "%u_2_load = load i32 %u_2" [../../src/hls_src/KF_kernel.cpp:163]   --->   Operation 546 'load' 'u_2_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 547 [1/1] (0.00ns)   --->   "%u_2_1_load = load i32 %u_2_1" [../../src/hls_src/KF_kernel.cpp:163]   --->   Operation 547 'load' 'u_2_1_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 548 [1/1] (0.00ns)   --->   "%u_2_2_load = load i32 %u_2_2" [../../src/hls_src/KF_kernel.cpp:163]   --->   Operation 548 'load' 'u_2_2_load' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 549 [2/2] (0.00ns)   --->   "%call_ln162 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:162]   --->   Operation 549 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 550 [2/2] (0.48ns)   --->   "%call_ln163 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_2_load, i32 %u_2_1_load, i32 %u_2_2_load, i32 %tmp_mat_2" [../../src/hls_src/KF_kernel.cpp:163]   --->   Operation 550 'call' 'call_ln163' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 61> <Delay = 0.48>
ST_67 : Operation 551 [1/2] (0.00ns)   --->   "%call_ln162 = call void @matMultiply<float, 6, 6, 6>.7, i32 %A, i32 %x, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:162]   --->   Operation 551 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 552 [1/2] (0.00ns)   --->   "%call_ln163 = call void @matMultiply<float, 6, 6, 6>.2, i32 %B, i32 %u_2_load, i32 %u_2_1_load, i32 %u_2_2_load, i32 %tmp_mat_2" [../../src/hls_src/KF_kernel.cpp:163]   --->   Operation 552 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 553 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 553 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 68 <SV = 62> <Delay = 1.24>
ST_68 : Operation 554 [1/1] (0.00ns)   --->   "%i_4 = phi i3 %add_ln41, void %._crit_edge.loopexit.i26, i3 0, void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 554 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 555 [1/1] (0.74ns)   --->   "%add_ln41 = add i3 %i_4, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 555 'add' 'add_ln41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 556 [1/1] (0.69ns)   --->   "%icmp_ln41 = icmp_eq  i3 %i_4, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 556 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 557 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 557 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split2.i, void %matAdd<float, 6, 6>.3.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 558 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 559 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 559 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_68 : Operation 560 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 560 'br' 'br_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.48>
ST_68 : Operation 561 [2/2] (0.54ns)   --->   "%call_ln166 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 561 'call' 'call_ln166' <Predicate = (icmp_ln41)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 63> <Delay = 2.09>
ST_69 : Operation 562 [1/1] (0.00ns)   --->   "%j_12 = phi i1 1, void %.split.i, i1 0, void %.split2.i"   --->   Operation 562 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i1 %j_12" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 563 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 564 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 564 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_12, void %.split.i, void %._crit_edge.loopexit.i26" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 565 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 566 [1/1] (0.74ns)   --->   "%add_ln48 = add i3 %zext_ln44, i3 %i_4" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 566 'add' 'add_ln48' <Predicate = (!j_12)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %add_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 567 'zext' 'zext_ln48' <Predicate = (!j_12)> <Delay = 0.00>
ST_69 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 568 'getelementptr' 'tmp_mat_1_addr' <Predicate = (!j_12)> <Delay = 0.00>
ST_69 : Operation 569 [2/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 569 'load' 'tmp_mat_1_load' <Predicate = (!j_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_69 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 570 'getelementptr' 'tmp_mat_2_addr' <Predicate = (!j_12)> <Delay = 0.00>
ST_69 : Operation 571 [2/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 571 'load' 'tmp_mat_2_load' <Predicate = (!j_12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_69 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 572 'br' 'br_ln0' <Predicate = (j_12)> <Delay = 0.00>

State 70 <SV = 64> <Delay = 1.35>
ST_70 : Operation 573 [1/2] (1.35ns)   --->   "%tmp_mat_1_load = load i6 %tmp_mat_1_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 573 'load' 'tmp_mat_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_70 : Operation 574 [1/2] (1.35ns)   --->   "%tmp_mat_2_load = load i6 %tmp_mat_2_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 574 'load' 'tmp_mat_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 71 <SV = 65> <Delay = 6.01>
ST_71 : Operation 575 [5/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 575 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 66> <Delay = 6.01>
ST_72 : Operation 576 [4/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 576 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 67> <Delay = 6.01>
ST_73 : Operation 577 [3/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 577 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 68> <Delay = 6.01>
ST_74 : Operation 578 [2/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 578 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 69> <Delay = 6.80>
ST_75 : Operation 579 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 579 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 580 [1/5] (6.01ns)   --->   "%add8_i = fadd i32 %tmp_mat_1_load, i32 %tmp_mat_2_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 580 'fadd' 'add8_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 581 [1/1] (0.00ns)   --->   "%x_minus_addr = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 581 'getelementptr' 'x_minus_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 582 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i, i3 %x_minus_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164]   --->   Operation 582 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_75 : Operation 583 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 583 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 76 <SV = 63> <Delay = 0.48>
ST_76 : Operation 584 [1/2] (0.00ns)   --->   "%call_ln166 = call void @matMultiply<float, 6, 6, 6>, i32 %A, i32 %P, i32 %tmp_mat_1" [../../src/hls_src/KF_kernel.cpp:166]   --->   Operation 584 'call' 'call_ln166' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 585 [1/1] (0.48ns)   --->   "%br_ln81 = br void" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 585 'br' 'br_ln81' <Predicate = true> <Delay = 0.48>

State 77 <SV = 64> <Delay = 1.24>
ST_77 : Operation 586 [1/1] (0.00ns)   --->   "%i_3 = phi i3 %add_ln81, void, i3 0, void %matAdd<float, 6, 6>.3.exit" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 586 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 587 [1/1] (0.74ns)   --->   "%add_ln81 = add i3 %i_3, i3 1" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 587 'add' 'add_ln81' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i3 %i_3" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 588 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 589 [1/1] (0.69ns)   --->   "%icmp_ln81 = icmp_eq  i3 %i_3, i3 6" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 589 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 590 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 590 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 591 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split31, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 591 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 592 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 592 'specloopname' 'specloopname_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_77 : Operation 593 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_3, i3 0" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 593 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_77 : Operation 594 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_3, i1 0" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 594 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_77 : Operation 595 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 595 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_77 : Operation 596 [1/1] (0.88ns)   --->   "%empty_56 = sub i6 %p_shl, i6 %p_shl2_cast" [../../src/hls_src/matrix_ops.h:81]   --->   Operation 596 'sub' 'empty_56' <Predicate = (!icmp_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 597 [1/1] (0.48ns)   --->   "%br_ln84 = br void" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 597 'br' 'br_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.48>
ST_77 : Operation 598 [2/2] (0.54ns)   --->   "%call_ln168 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 598 'call' 'call_ln168' <Predicate = (icmp_ln81)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 65> <Delay = 2.23>
ST_78 : Operation 599 [1/1] (0.00ns)   --->   "%j_5 = phi i3 %add_ln84, void %.split29, i3 0, void %.split31" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 599 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 600 [1/1] (0.74ns)   --->   "%add_ln84 = add i3 %j_5, i3 1" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 600 'add' 'add_ln84' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %j_5" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 601 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 602 [1/1] (0.69ns)   --->   "%icmp_ln84 = icmp_eq  i3 %j_5, i3 6" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 602 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 603 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 603 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split29, void" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 604 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 605 [1/1] (0.88ns)   --->   "%add_ln88 = add i6 %zext_ln84, i6 %empty_56" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 605 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %add_ln88" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 606 'zext' 'zext_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_78 : Operation 607 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln88" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 607 'getelementptr' 'A_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_78 : Operation 608 [2/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 608 'load' 'A_load' <Predicate = (!icmp_ln84)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_78 : Operation 609 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_5, i3 0" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 609 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_78 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln88_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_5, i1 0" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 610 'bitconcatenate' 'shl_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_78 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i4 %shl_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 611 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_78 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln88 = sub i6 %shl_ln, i6 %zext_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 612 'sub' 'sub_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 613 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln88_1 = add i6 %sub_ln88, i6 %zext_ln81" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 613 'add' 'add_ln88_1' <Predicate = (!icmp_ln84)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_78 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 614 'br' 'br_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 79 <SV = 66> <Delay = 2.70>
ST_79 : Operation 615 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../../src/hls_src/matrix_ops.h:84]   --->   Operation 615 'specloopname' 'specloopname_ln84' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 616 [1/2] (1.35ns)   --->   "%A_load = load i6 %A_addr" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 616 'load' 'A_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_79 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i6 %add_ln88_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 617 'zext' 'zext_ln88_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_1 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln88_2" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 618 'getelementptr' 'tmp_mat_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 619 [1/1] (1.35ns)   --->   "%store_ln88 = store i32 %A_load, i6 %tmp_mat_2_addr_1" [../../src/hls_src/matrix_ops.h:88]   --->   Operation 619 'store' 'store_ln88' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_79 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 620 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 80 <SV = 65> <Delay = 0.48>
ST_80 : Operation 621 [1/2] (0.00ns)   --->   "%call_ln168 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %tmp_mat_2, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:168]   --->   Operation 621 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 622 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 622 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 81 <SV = 66> <Delay = 0.88>
ST_81 : Operation 623 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %add_ln41_1, void %._crit_edge.loopexit.i42, i3 0, void %_Z12matTransposeIfLi6ELi6EEvPT_S1_ii.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 623 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 624 [1/1] (0.74ns)   --->   "%add_ln41_1 = add i3 %i_9, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 624 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 625 [1/1] (0.69ns)   --->   "%icmp_ln41_1 = icmp_eq  i3 %i_9, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 625 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 626 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 626 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_1, void %.split2.i29, void %matAdd<float, 6, 6>.2.exit.preheader" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 627 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 628 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 628 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_81 : Operation 629 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_9, i3 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 629 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_81 : Operation 630 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_9, i1 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 630 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_81 : Operation 631 [1/1] (0.00ns)   --->   "%p_shl76_cast = zext i4 %p_shl3" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 631 'zext' 'p_shl76_cast' <Predicate = (!icmp_ln41_1)> <Delay = 0.00>
ST_81 : Operation 632 [1/1] (0.88ns)   --->   "%empty_57 = sub i6 %p_shl1, i6 %p_shl76_cast" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 632 'sub' 'empty_57' <Predicate = (!icmp_ln41_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 633 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 633 'br' 'br_ln44' <Predicate = (!icmp_ln41_1)> <Delay = 0.48>
ST_81 : Operation 634 [1/1] (0.48ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.2.exit"   --->   Operation 634 'br' 'br_ln0' <Predicate = (icmp_ln41_1)> <Delay = 0.48>

State 82 <SV = 67> <Delay = 2.23>
ST_82 : Operation 635 [1/1] (0.00ns)   --->   "%j_13 = phi i3 %add_ln44, void %.split.i40, i3 0, void %.split2.i29" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 635 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 636 [1/1] (0.74ns)   --->   "%add_ln44 = add i3 %j_13, i3 1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 636 'add' 'add_ln44' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i3 %j_13" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 637 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 638 [1/1] (0.69ns)   --->   "%icmp_ln44 = icmp_eq  i3 %j_13, i3 6" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 638 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 639 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 639 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split.i40, void %._crit_edge.loopexit.i42" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 640 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 641 [1/1] (0.88ns)   --->   "%add_ln48_1 = add i6 %zext_ln44_1, i6 %empty_57" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 641 'add' 'add_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i6 %add_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 642 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_82 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 643 'getelementptr' 'tmp_mat_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_82 : Operation 644 [2/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 644 'load' 'tmp_mat_3_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_82 : Operation 645 [1/1] (0.00ns)   --->   "%Q_addr_36 = getelementptr i32 %Q, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 645 'getelementptr' 'Q_addr_36' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_82 : Operation 646 [2/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 646 'load' 'Q_load' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_82 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 647 'br' 'br_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 83 <SV = 68> <Delay = 1.35>
ST_83 : Operation 648 [1/2] (1.35ns)   --->   "%tmp_mat_3_load = load i6 %tmp_mat_3_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 648 'load' 'tmp_mat_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_83 : Operation 649 [1/2] (1.35ns)   --->   "%Q_load = load i6 %Q_addr_36" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 649 'load' 'Q_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 84 <SV = 69> <Delay = 6.01>
ST_84 : Operation 650 [5/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 650 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 70> <Delay = 6.01>
ST_85 : Operation 651 [4/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 651 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 71> <Delay = 6.01>
ST_86 : Operation 652 [3/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 652 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 72> <Delay = 6.01>
ST_87 : Operation 653 [2/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 653 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 73> <Delay = 6.01>
ST_88 : Operation 654 [1/5] (6.01ns)   --->   "%add8_i1 = fadd i32 %tmp_mat_3_load, i32 %Q_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 654 'fadd' 'add8_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 74> <Delay = 1.35>
ST_89 : Operation 655 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 655 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 656 [1/1] (0.00ns)   --->   "%P_minus_addr = getelementptr i32 %P_minus, i64 0, i64 %zext_ln48_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 656 'getelementptr' 'P_minus_addr' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 657 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %add8_i1, i6 %P_minus_addr" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169]   --->   Operation 657 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_89 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 658 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 90 <SV = 67> <Delay = 0.79>
ST_90 : Operation 659 [1/1] (0.00ns)   --->   "%j_4 = phi i3 %add_ln171, void %.split27, i3 0, void %matAdd<float, 6, 6>.2.exit.preheader" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 659 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 660 [1/1] (0.74ns)   --->   "%add_ln171 = add i3 %j_4, i3 1" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 660 'add' 'add_ln171' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 661 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 661 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 662 [1/1] (0.69ns)   --->   "%icmp_ln171 = icmp_eq  i3 %j_4, i3 6" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 662 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 663 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 663 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %.split27, void %.preheader3.preheader" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 664 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 665 [1/1] (0.00ns)   --->   "%j_4_cast = zext i3 %j_4" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 665 'zext' 'j_4_cast' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_90 : Operation 666 [1/1] (0.00ns)   --->   "%x_minus_addr_1 = getelementptr i32 %x_minus, i64 0, i64 %j_4_cast" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 666 'getelementptr' 'x_minus_addr_1' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_90 : Operation 667 [2/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 667 'load' 'x_minus_load' <Predicate = (!icmp_ln171)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 91 <SV = 68> <Delay = 1.58>
ST_91 : Operation 668 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 668 'specloopname' 'specloopname_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_91 : Operation 669 [1/2] (0.79ns)   --->   "%x_minus_load = load i3 %x_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 669 'load' 'x_minus_load' <Predicate = (!icmp_ln171)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_91 : Operation 670 [1/1] (0.00ns)   --->   "%x_plus_addr = getelementptr i32 %x_plus, i64 0, i64 %j_4_cast" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 670 'getelementptr' 'x_plus_addr' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_91 : Operation 671 [1/1] (0.79ns)   --->   "%store_ln171 = store i32 %x_minus_load, i3 %x_plus_addr" [../../src/hls_src/KF_kernel.cpp:171]   --->   Operation 671 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_91 : Operation 672 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.2.exit"   --->   Operation 672 'br' 'br_ln0' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 92 <SV = 68> <Delay = 0.48>
ST_92 : Operation 673 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 673 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 93 <SV = 69> <Delay = 1.35>
ST_93 : Operation 674 [1/1] (0.00ns)   --->   "%j_6 = phi i6 %add_ln172, void %.split25, i6 0, void %.preheader3.preheader" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 674 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 675 [1/1] (0.88ns)   --->   "%add_ln172 = add i6 %j_6, i6 1" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 675 'add' 'add_ln172' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 676 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 676 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 677 [1/1] (0.87ns)   --->   "%icmp_ln172 = icmp_eq  i6 %j_6, i6 36" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 677 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 678 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 678 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %.split25, void" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 679 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 680 [1/1] (0.00ns)   --->   "%j_6_cast = zext i6 %j_6" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 680 'zext' 'j_6_cast' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_93 : Operation 681 [1/1] (0.00ns)   --->   "%P_minus_addr_1 = getelementptr i32 %P_minus, i64 0, i64 %j_6_cast" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 681 'getelementptr' 'P_minus_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_93 : Operation 682 [2/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 682 'load' 'P_minus_load' <Predicate = (!icmp_ln172)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 94 <SV = 70> <Delay = 2.70>
ST_94 : Operation 683 [1/1] (0.00ns)   --->   "%specloopname_ln172 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 683 'specloopname' 'specloopname_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_94 : Operation 684 [1/2] (1.35ns)   --->   "%P_minus_load = load i6 %P_minus_addr_1" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 684 'load' 'P_minus_load' <Predicate = (!icmp_ln172)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 685 [1/1] (0.00ns)   --->   "%P_plus_addr = getelementptr i32 %P_plus, i64 0, i64 %j_6_cast" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 685 'getelementptr' 'P_plus_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_94 : Operation 686 [1/1] (1.35ns)   --->   "%store_ln172 = store i32 %P_minus_load, i6 %P_plus_addr" [../../src/hls_src/KF_kernel.cpp:172]   --->   Operation 686 'store' 'store_ln172' <Predicate = (!icmp_ln172)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_94 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 687 'br' 'br_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 95 <SV = 70> <Delay = 0.00>
ST_95 : Operation 688 [2/2] (0.00ns)   --->   "%call_ln179 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:179]   --->   Operation 688 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 71> <Delay = 0.48>
ST_96 : Operation 689 [1/2] (0.00ns)   --->   "%call_ln179 = call void @matMultiply<float, 6, 6, 6>.6, i32 %H, i32 %x_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:179]   --->   Operation 689 'call' 'call_ln179' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_96 : Operation 690 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 690 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 97 <SV = 72> <Delay = 1.35>
ST_97 : Operation 691 [1/1] (0.00ns)   --->   "%i_10 = phi i2 %add_ln61, void %.split2313, i2 0, void" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 691 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 692 [1/1] (0.62ns)   --->   "%add_ln61 = add i2 %i_10, i2 1" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 692 'add' 'add_ln61' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %i_10" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 693 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 694 [1/1] (0.51ns)   --->   "%icmp_ln61 = icmp_eq  i2 %i_10, i2 3" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 694 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 695 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 695 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 696 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.split23, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 696 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_1 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln61" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 697 'getelementptr' 'tmp_mat_3_addr_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_97 : Operation 698 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 698 'load' 'tmp_mat_3_load_1' <Predicate = (!icmp_ln61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_97 : Operation 699 [2/2] (0.00ns)   --->   "%call_ln182 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:182]   --->   Operation 699 'call' 'call_ln182' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 73> <Delay = 1.35>
ST_98 : Operation 700 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_1 = load i6 %tmp_mat_3_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 700 'load' 'tmp_mat_3_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 99 <SV = 74> <Delay = 6.56>
ST_99 : Operation 701 [1/1] (0.00ns)   --->   "%z_2_load = load i32 %z_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 701 'load' 'z_2_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 702 [1/1] (0.00ns)   --->   "%z_2_1_load = load i32 %z_2_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 702 'load' 'z_2_1_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 703 [1/1] (0.00ns)   --->   "%z_2_2_load = load i32 %z_2_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 703 'load' 'z_2_2_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 704 [1/1] (0.54ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %z_2_load, i32 %z_2_1_load, i32 %z_2_2_load, i2 %i_10" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 704 'mux' 'tmp' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 705 [5/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 705 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 75> <Delay = 6.01>
ST_100 : Operation 706 [4/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 706 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 76> <Delay = 6.01>
ST_101 : Operation 707 [3/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 707 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 77> <Delay = 6.01>
ST_102 : Operation 708 [2/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 708 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 78> <Delay = 6.01>
ST_103 : Operation 709 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 709 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 710 [1/5] (6.01ns)   --->   "%sub_i = fsub i32 %tmp, i32 %tmp_mat_3_load_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 710 'fsub' 'sub_i' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 711 [1/1] (0.69ns)   --->   "%switch_ln68 = switch i2 %i_10, void %branch2, i2 0, void %branch0, i2 1, void %branch1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 711 'switch' 'switch_ln68' <Predicate = true> <Delay = 0.69>
ST_103 : Operation 712 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %sub_i, i32 %y_bar_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 712 'store' 'store_ln68' <Predicate = (i_10 == 1)> <Delay = 0.00>
ST_103 : Operation 713 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2313" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 713 'br' 'br_ln68' <Predicate = (i_10 == 1)> <Delay = 0.00>
ST_103 : Operation 714 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %sub_i, i32 %y_bar_0" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 714 'store' 'store_ln68' <Predicate = (i_10 == 0)> <Delay = 0.00>
ST_103 : Operation 715 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2313" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 715 'br' 'br_ln68' <Predicate = (i_10 == 0)> <Delay = 0.00>
ST_103 : Operation 716 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %sub_i, i32 %y_bar_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 716 'store' 'store_ln68' <Predicate = (i_10 != 0 & i_10 != 1)> <Delay = 0.00>
ST_103 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln68 = br void %.split2313" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 717 'br' 'br_ln68' <Predicate = (i_10 != 0 & i_10 != 1)> <Delay = 0.00>
ST_103 : Operation 718 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 718 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 104 <SV = 73> <Delay = 0.00>
ST_104 : Operation 719 [1/2] (0.00ns)   --->   "%call_ln182 = call void @matMultiply<float, 6, 6, 6>.5, i32 %H, i32 %P_minus, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:182]   --->   Operation 719 'call' 'call_ln182' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 74> <Delay = 0.48>
ST_105 : Operation 720 [2/2] (0.48ns)   --->   "%call_ln183 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:183]   --->   Operation 720 'call' 'call_ln183' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 75> <Delay = 0.48>
ST_106 : Operation 721 [1/2] (0.00ns)   --->   "%call_ln183 = call void @matMultiply<float, 6, 6, 6>.4, i32 %tmp_mat_3, i32 %tmp_mat_2, i3 3, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:183]   --->   Operation 721 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_106 : Operation 722 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 722 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 107 <SV = 76> <Delay = 0.86>
ST_107 : Operation 723 [1/1] (0.00ns)   --->   "%i_11 = phi i2 %add_ln41_2, void %._crit_edge.loopexit.i58, i2 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 723 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 724 [1/1] (0.62ns)   --->   "%add_ln41_2 = add i2 %i_11, i2 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 724 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i2 %i_11" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 725 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 726 [1/1] (0.51ns)   --->   "%icmp_ln41_2 = icmp_eq  i2 %i_11, i2 3" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 726 'icmp' 'icmp_ln41_2' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 727 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 727 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_2, void %.split2.i45, void %matAdd<float, 6, 6>.1.exit.preheader" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 728 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 729 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 729 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_107 : Operation 730 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_11, i2 0" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 730 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_107 : Operation 731 [1/1] (0.00ns)   --->   "%p_shl77_cast = zext i4 %p_shl4" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 731 'zext' 'p_shl77_cast' <Predicate = (!icmp_ln41_2)> <Delay = 0.00>
ST_107 : Operation 732 [1/1] (0.86ns)   --->   "%empty_58 = sub i5 %p_shl77_cast, i5 %zext_ln41" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 732 'sub' 'empty_58' <Predicate = (!icmp_ln41_2)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 733 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 733 'br' 'br_ln44' <Predicate = (!icmp_ln41_2)> <Delay = 0.48>
ST_107 : Operation 734 [1/1] (0.48ns)   --->   "%br_ln100 = br void %matAdd<float, 6, 6>.1.exit" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 734 'br' 'br_ln100' <Predicate = (icmp_ln41_2)> <Delay = 0.48>

State 108 <SV = 77> <Delay = 2.22>
ST_108 : Operation 735 [1/1] (0.00ns)   --->   "%j_14 = phi i2 %add_ln44_1, void %.split.i56, i2 0, void %.split2.i45" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 735 'phi' 'j_14' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 736 [1/1] (0.62ns)   --->   "%add_ln44_1 = add i2 %j_14, i2 1" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 736 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i2 %j_14" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 737 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 738 [1/1] (0.51ns)   --->   "%icmp_ln44_1 = icmp_eq  i2 %j_14, i2 3" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 738 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 739 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 739 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44_1, void %.split.i56, void %._crit_edge.loopexit.i58" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 740 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 741 [1/1] (0.87ns)   --->   "%add_ln48_2 = add i5 %zext_ln44_2, i5 %empty_58" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 741 'add' 'add_ln48_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i5 %add_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 742 'sext' 'sext_ln48' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_108 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_2 = getelementptr i32 %tmp_mat_2, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 743 'getelementptr' 'tmp_mat_2_addr_2' <Predicate = (!icmp_ln44_1)> <Delay = 0.00>
ST_108 : Operation 744 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 744 'load' 'tmp_mat_2_load_1' <Predicate = (!icmp_ln44_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_108 : Operation 745 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 745 'br' 'br_ln0' <Predicate = (icmp_ln44_1)> <Delay = 0.00>

State 109 <SV = 78> <Delay = 1.35>
ST_109 : Operation 746 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_1 = load i6 %tmp_mat_2_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 746 'load' 'tmp_mat_2_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_109 : Operation 747 [1/1] (0.00ns)   --->   "%R_addr_9 = getelementptr i32 %R, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 747 'getelementptr' 'R_addr_9' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 748 [2/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 748 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 110 <SV = 79> <Delay = 6.80>
ST_110 : Operation 749 [1/2] (0.79ns)   --->   "%R_load = load i4 %R_addr_9" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 749 'load' 'R_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_110 : Operation 750 [5/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 750 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 80> <Delay = 6.01>
ST_111 : Operation 751 [4/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 751 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 81> <Delay = 6.01>
ST_112 : Operation 752 [3/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 752 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 82> <Delay = 6.01>
ST_113 : Operation 753 [2/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 753 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 83> <Delay = 6.80>
ST_114 : Operation 754 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 754 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 755 [1/5] (6.01ns)   --->   "%add8_i2 = fadd i32 %tmp_mat_2_load_1, i32 %R_load" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 755 'fadd' 'add8_i2' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 756 [1/1] (0.00ns)   --->   "%S_addr_1 = getelementptr i32 %S, i64 0, i64 %sext_ln48" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 756 'getelementptr' 'S_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 757 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i2, i4 %S_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184]   --->   Operation 757 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_114 : Operation 758 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 758 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 115 <SV = 77> <Delay = 1.00>
ST_115 : Operation 759 [1/1] (0.00ns)   --->   "%i_5 = phi i2 %add_ln100, void, i2 0, void %matAdd<float, 6, 6>.1.exit.preheader" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 759 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 760 [1/1] (0.62ns)   --->   "%add_ln100 = add i2 %i_5, i2 1" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 760 'add' 'add_ln100' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i2 %i_5" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 761 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 762 [1/1] (0.51ns)   --->   "%icmp_ln100 = icmp_eq  i2 %i_5, i2 3" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 762 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 763 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 763 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split21, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 764 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 765 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i_5, i2 0" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 765 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_115 : Operation 766 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 766 'zext' 'p_shl5_cast' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_115 : Operation 767 [1/1] (0.86ns)   --->   "%empty_59 = sub i4 %p_shl5, i4 %zext_ln100" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 767 'sub' 'empty_59' <Predicate = (!icmp_ln100)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 768 [1/1] (0.00ns)   --->   "%S_addr = getelementptr i32 %S, i64 0, i64 %p_shl5_cast" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 768 'getelementptr' 'S_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_115 : Operation 769 [1/1] (0.00ns)   --->   "%S_inv_addr = getelementptr i32 %S_inv, i64 0, i64 %p_shl5_cast" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 769 'getelementptr' 'S_inv_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_115 : Operation 770 [2/2] (0.79ns)   --->   "%S_load = load i4 %S_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 770 'load' 'S_load' <Predicate = (!icmp_ln100)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_115 : Operation 771 [2/2] (0.48ns)   --->   "%call_ln187 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 771 'call' 'call_ln187' <Predicate = (icmp_ln100)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 78> <Delay = 0.79>
ST_116 : Operation 772 [1/2] (0.79ns)   --->   "%S_load = load i4 %S_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 772 'load' 'S_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 117 <SV = 79> <Delay = 6.70>
ST_117 : Operation 773 [10/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 773 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 80> <Delay = 6.70>
ST_118 : Operation 774 [9/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 774 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 81> <Delay = 6.70>
ST_119 : Operation 775 [8/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 775 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 82> <Delay = 6.70>
ST_120 : Operation 776 [7/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 776 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 83> <Delay = 6.70>
ST_121 : Operation 777 [6/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 777 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 84> <Delay = 6.70>
ST_122 : Operation 778 [5/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 778 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 85> <Delay = 6.70>
ST_123 : Operation 779 [4/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 779 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 86> <Delay = 6.70>
ST_124 : Operation 780 [3/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 780 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 87> <Delay = 6.70>
ST_125 : Operation 781 [2/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 781 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 88> <Delay = 6.70>
ST_126 : Operation 782 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../../src/hls_src/matrix_ops.h:100]   --->   Operation 782 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 783 [1/10] (6.70ns)   --->   "%div_i = fdiv i32 1, i32 %S_load" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 783 'fdiv' 'div_i' <Predicate = true> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 784 [1/1] (0.48ns)   --->   "%br_ln103 = br void" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 784 'br' 'br_ln103' <Predicate = true> <Delay = 0.48>

State 127 <SV = 89> <Delay = 1.65>
ST_127 : Operation 785 [1/1] (0.00ns)   --->   "%j_7 = phi i2 %add_ln103, void, i2 0, void %.split21" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 785 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 786 [1/1] (0.62ns)   --->   "%add_ln103 = add i2 %j_7, i2 1" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 786 'add' 'add_ln103' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %j_7" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 787 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 788 [1/1] (0.51ns)   --->   "%icmp_ln103 = icmp_eq  i2 %j_7, i2 3" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 788 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 789 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 789 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 790 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split19, void" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 790 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 791 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../../src/hls_src/matrix_ops.h:103]   --->   Operation 791 'specloopname' 'specloopname_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_127 : Operation 792 [1/1] (0.51ns)   --->   "%icmp_ln107 = icmp_eq  i2 %i_5, i2 %j_7" [../../src/hls_src/matrix_ops.h:107]   --->   Operation 792 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 793 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void, void" [../../src/hls_src/matrix_ops.h:107]   --->   Operation 793 'br' 'br_ln107' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_127 : Operation 794 [1/1] (0.86ns)   --->   "%add_ln110 = add i4 %zext_ln103, i4 %empty_59" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 794 'add' 'add_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %add_ln110" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 795 'zext' 'zext_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_127 : Operation 796 [1/1] (0.00ns)   --->   "%S_inv_addr_1 = getelementptr i32 %S_inv, i64 0, i64 %zext_ln110" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 796 'getelementptr' 'S_inv_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_127 : Operation 797 [1/1] (0.79ns)   --->   "%store_ln110 = store i32 0, i4 %S_inv_addr_1" [../../src/hls_src/matrix_ops.h:110]   --->   Operation 797 'store' 'store_ln110' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_127 : Operation 798 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 798 'br' 'br_ln0' <Predicate = (!icmp_ln103 & !icmp_ln107)> <Delay = 0.00>
ST_127 : Operation 799 [1/1] (0.79ns)   --->   "%store_ln108 = store i32 %div_i, i4 %S_inv_addr" [../../src/hls_src/matrix_ops.h:108]   --->   Operation 799 'store' 'store_ln108' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_127 : Operation 800 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [../../src/hls_src/matrix_ops.h:109]   --->   Operation 800 'br' 'br_ln109' <Predicate = (!icmp_ln103 & icmp_ln107)> <Delay = 0.00>
ST_127 : Operation 801 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 801 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_127 : Operation 802 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matAdd<float, 6, 6>.1.exit"   --->   Operation 802 'br' 'br_ln0' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 128 <SV = 78> <Delay = 0.00>
ST_128 : Operation 803 [1/2] (0.00ns)   --->   "%call_ln187 = call void @matMultiply<float, 6, 6, 6>.4, i32 %P_minus, i32 %tmp_mat_3, i3 6, i32 %H_T" [../../src/hls_src/KF_kernel.cpp:187]   --->   Operation 803 'call' 'call_ln187' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 129 <SV = 79> <Delay = 0.00>
ST_129 : Operation 804 [2/2] (0.00ns)   --->   "%call_ln188 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 804 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 130 <SV = 80> <Delay = 0.00>
ST_130 : Operation 805 [1/2] (0.00ns)   --->   "%call_ln188 = call void @matMultiply<float, 6, 6, 6>.3, i32 %tmp_mat_3, i32 %S_inv, i32 %K" [../../src/hls_src/KF_kernel.cpp:188]   --->   Operation 805 'call' 'call_ln188' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 131 <SV = 81> <Delay = 0.48>
ST_131 : Operation 806 [1/1] (0.00ns)   --->   "%y_bar_0_load = load i32 %y_bar_0" [../../src/hls_src/KF_kernel.cpp:190]   --->   Operation 806 'load' 'y_bar_0_load' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 807 [1/1] (0.00ns)   --->   "%y_bar_1_load = load i32 %y_bar_1" [../../src/hls_src/KF_kernel.cpp:190]   --->   Operation 807 'load' 'y_bar_1_load' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 808 [1/1] (0.00ns)   --->   "%y_bar_2_load = load i32 %y_bar_2" [../../src/hls_src/KF_kernel.cpp:190]   --->   Operation 808 'load' 'y_bar_2_load' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 809 [2/2] (0.48ns)   --->   "%call_ln190 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_0_load, i32 %y_bar_1_load, i32 %y_bar_2_load, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:190]   --->   Operation 809 'call' 'call_ln190' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 132 <SV = 82> <Delay = 0.48>
ST_132 : Operation 810 [1/2] (0.00ns)   --->   "%call_ln190 = call void @matMultiply<float, 6, 6, 6>.2, i32 %K, i32 %y_bar_0_load, i32 %y_bar_1_load, i32 %y_bar_2_load, i32 %tmp_mat_3" [../../src/hls_src/KF_kernel.cpp:190]   --->   Operation 810 'call' 'call_ln190' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_132 : Operation 811 [1/1] (0.48ns)   --->   "%br_ln41 = br void" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 811 'br' 'br_ln41' <Predicate = true> <Delay = 0.48>

State 133 <SV = 83> <Delay = 0.74>
ST_133 : Operation 812 [1/1] (0.00ns)   --->   "%i_12 = phi i3 %add_ln41_3, void %._crit_edge.loopexit.i74, i3 0, void %_Z14matDiagInverseIfLi3EEvPT_S1_i.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 812 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 813 [1/1] (0.74ns)   --->   "%add_ln41_3 = add i3 %i_12, i3 1" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 813 'add' 'add_ln41_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 814 [1/1] (0.69ns)   --->   "%icmp_ln41_3 = icmp_eq  i3 %i_12, i3 6" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 814 'icmp' 'icmp_ln41_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 815 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 815 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 816 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41_3, void %.split2.i61, void %matAdd<float, 6, 6>.exit" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 816 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 817 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 817 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln41_3)> <Delay = 0.00>
ST_133 : Operation 818 [1/1] (0.48ns)   --->   "%br_ln44 = br void" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 818 'br' 'br_ln44' <Predicate = (!icmp_ln41_3)> <Delay = 0.48>
ST_133 : Operation 819 [2/2] (0.00ns)   --->   "%call_ln193 = call void @matMultiply<float, 6, 6, 6>.1, i32 %tmp_mat_2, i32 %K, i32 %H" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 819 'call' 'call_ln193' <Predicate = (icmp_ln41_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 84> <Delay = 2.09>
ST_134 : Operation 820 [1/1] (0.00ns)   --->   "%j_15 = phi i1 1, void %.split.i72, i1 0, void %.split2.i61"   --->   Operation 820 'phi' 'j_15' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i1 %j_15" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 821 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 822 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1"   --->   Operation 822 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 823 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %j_15, void %.split.i72, void %._crit_edge.loopexit.i74" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 823 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 824 [1/1] (0.74ns)   --->   "%add_ln48_3 = add i3 %zext_ln44_3, i3 %i_12" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 824 'add' 'add_ln48_3' <Predicate = (!j_15)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i3 %add_ln48_3" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 825 'zext' 'zext_ln48_2' <Predicate = (!j_15)> <Delay = 0.00>
ST_134 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_mat_3_addr_2 = getelementptr i32 %tmp_mat_3, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 826 'getelementptr' 'tmp_mat_3_addr_2' <Predicate = (!j_15)> <Delay = 0.00>
ST_134 : Operation 827 [2/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 827 'load' 'tmp_mat_3_load_2' <Predicate = (!j_15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_134 : Operation 828 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 828 'br' 'br_ln0' <Predicate = (j_15)> <Delay = 0.00>

State 135 <SV = 85> <Delay = 1.35>
ST_135 : Operation 829 [1/1] (0.00ns)   --->   "%x_minus_addr_2 = getelementptr i32 %x_minus, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 829 'getelementptr' 'x_minus_addr_2' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 830 [2/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 830 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_135 : Operation 831 [1/2] (1.35ns)   --->   "%tmp_mat_3_load_2 = load i6 %tmp_mat_3_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 831 'load' 'tmp_mat_3_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 136 <SV = 86> <Delay = 6.80>
ST_136 : Operation 832 [1/2] (0.79ns)   --->   "%x_minus_load_1 = load i3 %x_minus_addr_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 832 'load' 'x_minus_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_136 : Operation 833 [5/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 833 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 87> <Delay = 6.01>
ST_137 : Operation 834 [4/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 834 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 88> <Delay = 6.01>
ST_138 : Operation 835 [3/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 835 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 89> <Delay = 6.01>
ST_139 : Operation 836 [2/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 836 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 90> <Delay = 6.80>
ST_140 : Operation 837 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 837 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 838 [1/5] (6.01ns)   --->   "%add8_i3 = fadd i32 %x_minus_load_1, i32 %tmp_mat_3_load_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 838 'fadd' 'add8_i3' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 839 [1/1] (0.00ns)   --->   "%x_plus_addr_1 = getelementptr i32 %x_plus, i64 0, i64 %zext_ln48_2" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 839 'getelementptr' 'x_plus_addr_1' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 840 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %add8_i3, i3 %x_plus_addr_1" [../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191]   --->   Operation 840 'store' 'store_ln48' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_140 : Operation 841 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 841 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 141 <SV = 84> <Delay = 0.48>
ST_141 : Operation 842 [1/2] (0.00ns)   --->   "%call_ln193 = call void @matMultiply<float, 6, 6, 6>.1, i32 %tmp_mat_2, i32 %K, i32 %H" [../../src/hls_src/KF_kernel.cpp:193]   --->   Operation 842 'call' 'call_ln193' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_141 : Operation 843 [1/1] (0.48ns)   --->   "%br_ln61 = br void" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 843 'br' 'br_ln61' <Predicate = true> <Delay = 0.48>

State 142 <SV = 85> <Delay = 1.24>
ST_142 : Operation 844 [1/1] (0.00ns)   --->   "%i_6 = phi i3 %add_ln61_1, void %._crit_edge.loopexit.i, i3 0, void %matAdd<float, 6, 6>.exit" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 844 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 845 [1/1] (0.74ns)   --->   "%add_ln61_1 = add i3 %i_6, i3 1" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 845 'add' 'add_ln61_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 846 [1/1] (0.69ns)   --->   "%icmp_ln61_1 = icmp_eq  i3 %i_6, i3 6" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 846 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 847 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 847 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 848 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_1, void %.split17, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit146" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 848 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 849 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 849 'specloopname' 'specloopname_ln61' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_142 : Operation 850 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_6, i3 0" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 850 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_142 : Operation 851 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_6, i1 0" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 851 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_142 : Operation 852 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i4 %p_shl7" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 852 'zext' 'p_shl7_cast' <Predicate = (!icmp_ln61_1)> <Delay = 0.00>
ST_142 : Operation 853 [1/1] (0.88ns)   --->   "%empty_60 = sub i6 %p_shl6, i6 %p_shl7_cast" [../../src/hls_src/matrix_ops.h:61]   --->   Operation 853 'sub' 'empty_60' <Predicate = (!icmp_ln61_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 854 [1/1] (0.48ns)   --->   "%br_ln64 = br void" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 854 'br' 'br_ln64' <Predicate = (!icmp_ln61_1)> <Delay = 0.48>
ST_142 : Operation 855 [2/2] (0.54ns)   --->   "%call_ln195 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../../src/hls_src/KF_kernel.cpp:195]   --->   Operation 855 'call' 'call_ln195' <Predicate = (icmp_ln61_1)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 143 <SV = 86> <Delay = 2.23>
ST_143 : Operation 856 [1/1] (0.00ns)   --->   "%j_9 = phi i3 %add_ln64, void %.split15, i3 0, void %.split17" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 856 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 857 [1/1] (0.74ns)   --->   "%add_ln64 = add i3 %j_9, i3 1" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 857 'add' 'add_ln64' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i3 %j_9" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 858 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 859 [1/1] (0.69ns)   --->   "%icmp_ln64 = icmp_eq  i3 %j_9, i3 6" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 859 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 860 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 860 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 861 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split15, void %._crit_edge.loopexit.i" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 861 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 862 [1/1] (0.88ns)   --->   "%add_ln68 = add i6 %zext_ln64, i6 %empty_60" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 862 'add' 'add_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %add_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 863 'zext' 'zext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_143 : Operation 864 [1/1] (0.00ns)   --->   "%I_addr = getelementptr i32 %I, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 864 'getelementptr' 'I_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_143 : Operation 865 [2/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 865 'load' 'I_load' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_143 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_mat_2_addr_3 = getelementptr i32 %tmp_mat_2, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 866 'getelementptr' 'tmp_mat_2_addr_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_143 : Operation 867 [2/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 867 'load' 'tmp_mat_2_load_2' <Predicate = (!icmp_ln64)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_143 : Operation 868 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 868 'br' 'br_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 144 <SV = 87> <Delay = 1.35>
ST_144 : Operation 869 [1/2] (1.35ns)   --->   "%I_load = load i6 %I_addr" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 869 'load' 'I_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 36> <ROM>
ST_144 : Operation 870 [1/2] (1.35ns)   --->   "%tmp_mat_2_load_2 = load i6 %tmp_mat_2_addr_3" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 870 'load' 'tmp_mat_2_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 145 <SV = 88> <Delay = 6.01>
ST_145 : Operation 871 [5/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 871 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 89> <Delay = 6.01>
ST_146 : Operation 872 [4/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 872 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 90> <Delay = 6.01>
ST_147 : Operation 873 [3/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 873 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 91> <Delay = 6.01>
ST_148 : Operation 874 [2/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 874 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 92> <Delay = 6.01>
ST_149 : Operation 875 [1/5] (6.01ns)   --->   "%sub_i1 = fsub i32 %I_load, i32 %tmp_mat_2_load_2" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 875 'fsub' 'sub_i1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 93> <Delay = 1.35>
ST_150 : Operation 876 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../../src/hls_src/matrix_ops.h:64]   --->   Operation 876 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_mat_1_addr_1 = getelementptr i32 %tmp_mat_1, i64 0, i64 %zext_ln68" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 877 'getelementptr' 'tmp_mat_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 878 [1/1] (1.35ns)   --->   "%store_ln68 = store i32 %sub_i1, i6 %tmp_mat_1_addr_1" [../../src/hls_src/matrix_ops.h:68]   --->   Operation 878 'store' 'store_ln68' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_150 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 879 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 151 <SV = 86> <Delay = 0.48>
ST_151 : Operation 880 [1/2] (0.00ns)   --->   "%call_ln195 = call void @matMultiply<float, 6, 6, 6>, i32 %tmp_mat_1, i32 %P_minus, i32 %P_plus" [../../src/hls_src/KF_kernel.cpp:195]   --->   Operation 880 'call' 'call_ln195' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_151 : Operation 881 [1/1] (0.48ns)   --->   "%br_ln198 = br void" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 881 'br' 'br_ln198' <Predicate = true> <Delay = 0.48>

State 152 <SV = 87> <Delay = 0.79>
ST_152 : Operation 882 [1/1] (0.00ns)   --->   "%j_8 = phi i3 %add_ln198, void %.split13, i3 0, void %_Z11matSubtractIfLi6ELi6EEvPT_S1_S1_ii.exit146" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 882 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 883 [1/1] (0.74ns)   --->   "%add_ln198 = add i3 %j_8, i3 1" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 883 'add' 'add_ln198' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 884 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 884 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 885 [1/1] (0.69ns)   --->   "%icmp_ln198 = icmp_eq  i3 %j_8, i3 6" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 885 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 886 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 886 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %.split13, void %.preheader2.preheader" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 887 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 888 [1/1] (0.00ns)   --->   "%j_8_cast = zext i3 %j_8" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 888 'zext' 'j_8_cast' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_152 : Operation 889 [1/1] (0.00ns)   --->   "%x_plus_addr_2 = getelementptr i32 %x_plus, i64 0, i64 %j_8_cast" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 889 'getelementptr' 'x_plus_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_152 : Operation 890 [2/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 890 'load' 'x_plus_load' <Predicate = (!icmp_ln198)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 153 <SV = 88> <Delay = 1.58>
ST_153 : Operation 891 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 891 'specloopname' 'specloopname_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_153 : Operation 892 [1/2] (0.79ns)   --->   "%x_plus_load = load i3 %x_plus_addr_2" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 892 'load' 'x_plus_load' <Predicate = (!icmp_ln198)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 893 [1/1] (0.00ns)   --->   "%x_hat_addr_2 = getelementptr i32 %x_hat, i64 0, i64 %j_8_cast" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 893 'getelementptr' 'x_hat_addr_2' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_153 : Operation 894 [1/1] (0.79ns)   --->   "%store_ln198 = store i32 %x_plus_load, i3 %x_hat_addr_2" [../../src/hls_src/KF_kernel.cpp:198]   --->   Operation 894 'store' 'store_ln198' <Predicate = (!icmp_ln198)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_153 : Operation 895 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 895 'br' 'br_ln0' <Predicate = (!icmp_ln198)> <Delay = 0.00>

State 154 <SV = 88> <Delay = 0.48>
ST_154 : Operation 896 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 896 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 155 <SV = 89> <Delay = 1.35>
ST_155 : Operation 897 [1/1] (0.00ns)   --->   "%j_10 = phi i6 %add_ln199, void %.split11, i6 0, void %.preheader2.preheader" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 897 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 898 [1/1] (0.88ns)   --->   "%add_ln199 = add i6 %j_10, i6 1" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 898 'add' 'add_ln199' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 899 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 899 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 900 [1/1] (0.87ns)   --->   "%icmp_ln199 = icmp_eq  i6 %j_10, i6 36" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 900 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 901 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 901 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 902 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %.split11, void %.preheader1.preheader" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 902 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 903 [1/1] (0.00ns)   --->   "%j_10_cast = zext i6 %j_10" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 903 'zext' 'j_10_cast' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_155 : Operation 904 [1/1] (0.00ns)   --->   "%P_plus_addr_1 = getelementptr i32 %P_plus, i64 0, i64 %j_10_cast" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 904 'getelementptr' 'P_plus_addr_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_155 : Operation 905 [2/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 905 'load' 'P_plus_load' <Predicate = (!icmp_ln199)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 156 <SV = 90> <Delay = 2.70>
ST_156 : Operation 906 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 906 'specloopname' 'specloopname_ln199' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_156 : Operation 907 [1/2] (1.35ns)   --->   "%P_plus_load = load i6 %P_plus_addr_1" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 907 'load' 'P_plus_load' <Predicate = (!icmp_ln199)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_156 : Operation 908 [1/1] (0.00ns)   --->   "%P_hat_addr_1 = getelementptr i32 %P_hat, i64 0, i64 %j_10_cast" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 908 'getelementptr' 'P_hat_addr_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_156 : Operation 909 [1/1] (1.35ns)   --->   "%store_ln199 = store i32 %P_plus_load, i6 %P_hat_addr_1" [../../src/hls_src/KF_kernel.cpp:199]   --->   Operation 909 'store' 'store_ln199' <Predicate = (!icmp_ln199)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_156 : Operation 910 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 910 'br' 'br_ln0' <Predicate = (!icmp_ln199)> <Delay = 0.00>

State 157 <SV = 90> <Delay = 0.48>
ST_157 : Operation 911 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 911 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 158 <SV = 91> <Delay = 0.79>
ST_158 : Operation 912 [1/1] (0.00ns)   --->   "%j_11 = phi i3 %add_ln200, void %.split9, i3 0, void %.preheader1.preheader" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 912 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 913 [1/1] (0.74ns)   --->   "%add_ln200 = add i3 %j_11, i3 1" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 913 'add' 'add_ln200' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 914 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 914 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 915 [1/1] (0.69ns)   --->   "%icmp_ln200 = icmp_eq  i3 %j_11, i3 6" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 915 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 916 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 916 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 917 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %.split9, void %.preheader.preheader" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 917 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 918 [1/1] (0.00ns)   --->   "%j_11_cast = zext i3 %j_11" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 918 'zext' 'j_11_cast' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_158 : Operation 919 [1/1] (0.00ns)   --->   "%x_plus_addr_3 = getelementptr i32 %x_plus, i64 0, i64 %j_11_cast" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 919 'getelementptr' 'x_plus_addr_3' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_158 : Operation 920 [2/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 920 'load' 'x_plus_load_1' <Predicate = (!icmp_ln200)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 159 <SV = 92> <Delay = 1.58>
ST_159 : Operation 921 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 921 'specloopname' 'specloopname_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_159 : Operation 922 [1/2] (0.79ns)   --->   "%x_plus_load_1 = load i3 %x_plus_addr_3" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 922 'load' 'x_plus_load_1' <Predicate = (!icmp_ln200)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_159 : Operation 923 [1/1] (0.00ns)   --->   "%dout_addr_1 = getelementptr i32 %dout_s, i64 0, i64 %j_11_cast" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 923 'getelementptr' 'dout_addr_1' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_159 : Operation 924 [1/1] (0.79ns)   --->   "%store_ln200 = store i32 %x_plus_load_1, i3 %dout_addr_1" [../../src/hls_src/KF_kernel.cpp:200]   --->   Operation 924 'store' 'store_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_159 : Operation 925 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 925 'br' 'br_ln0' <Predicate = (!icmp_ln200)> <Delay = 0.00>

State 160 <SV = 92> <Delay = 0.48>
ST_160 : Operation 926 [1/1] (0.48ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 926 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 161 <SV = 93> <Delay = 0.79>
ST_161 : Operation 927 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln202, void %.split7, i3 0, void %.preheader.preheader" [../../src/hls_src/KF_kernel.cpp:202]   --->   Operation 927 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 928 [1/1] (0.74ns)   --->   "%add_ln202 = add i3 %i_7, i3 1" [../../src/hls_src/KF_kernel.cpp:202]   --->   Operation 928 'add' 'add_ln202' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 929 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 929 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 930 [1/1] (0.69ns)   --->   "%icmp_ln202 = icmp_eq  i3 %i_7, i3 6" [../../src/hls_src/KF_kernel.cpp:202]   --->   Operation 930 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 931 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 931 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 932 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %.split7, void %.loopexit.loopexit" [../../src/hls_src/KF_kernel.cpp:202]   --->   Operation 932 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 933 [1/1] (0.00ns)   --->   "%i_7_cast = zext i3 %i_7" [../../src/hls_src/KF_kernel.cpp:202]   --->   Operation 933 'zext' 'i_7_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_161 : Operation 934 [1/1] (0.00ns)   --->   "%din_new_addr_2 = getelementptr i32 %din_new, i64 0, i64 %i_7_cast" [../../src/hls_src/KF_kernel.cpp:203]   --->   Operation 934 'getelementptr' 'din_new_addr_2' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_161 : Operation 935 [2/2] (0.79ns)   --->   "%din_new_load = load i3 %din_new_addr_2" [../../src/hls_src/KF_kernel.cpp:203]   --->   Operation 935 'load' 'din_new_load' <Predicate = (!icmp_ln202)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 162 <SV = 94> <Delay = 1.58>
ST_162 : Operation 936 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [../../src/hls_src/KF_kernel.cpp:202]   --->   Operation 936 'specloopname' 'specloopname_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_162 : Operation 937 [1/2] (0.79ns)   --->   "%din_new_load = load i3 %din_new_addr_2" [../../src/hls_src/KF_kernel.cpp:203]   --->   Operation 937 'load' 'din_new_load' <Predicate = (!icmp_ln202)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_162 : Operation 938 [1/1] (0.00ns)   --->   "%din_old_addr_2 = getelementptr i32 %din_old, i64 0, i64 %i_7_cast" [../../src/hls_src/KF_kernel.cpp:203]   --->   Operation 938 'getelementptr' 'din_old_addr_2' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_162 : Operation 939 [1/1] (0.79ns)   --->   "%store_ln203 = store i32 %din_new_load, i3 %din_old_addr_2" [../../src/hls_src/KF_kernel.cpp:203]   --->   Operation 939 'store' 'store_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_162 : Operation 940 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 940 'br' 'br_ln0' <Predicate = (!icmp_ln202)> <Delay = 0.00>

State 163 <SV = 94> <Delay = 0.48>
ST_163 : Operation 941 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 941 'br' 'br_ln0' <Predicate = (!first_run_load)> <Delay = 0.00>
ST_163 : Operation 942 [1/1] (0.48ns)   --->   "%br_ln206 = br void" [../../src/hls_src/KF_kernel.cpp:206]   --->   Operation 942 'br' 'br_ln206' <Predicate = true> <Delay = 0.48>

State 164 <SV = 51> <Delay = 1.35>
ST_164 : Operation 943 [1/1] (0.00ns)   --->   "%i = phi i3 %add_ln115, void %.split5, i3 0, void %.preheader10.preheader" [../../src/hls_src/KF_kernel.cpp:115]   --->   Operation 943 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 944 [1/1] (0.74ns)   --->   "%add_ln115 = add i3 %i, i3 1" [../../src/hls_src/KF_kernel.cpp:115]   --->   Operation 944 'add' 'add_ln115' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 945 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 945 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 946 [1/1] (0.69ns)   --->   "%icmp_ln115 = icmp_eq  i3 %i, i3 6" [../../src/hls_src/KF_kernel.cpp:115]   --->   Operation 946 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 947 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 947 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %.split5, void" [../../src/hls_src/KF_kernel.cpp:115]   --->   Operation 948 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_164 : Operation 949 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i" [../../src/hls_src/KF_kernel.cpp:115]   --->   Operation 949 'zext' 'i_cast' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_164 : Operation 950 [1/1] (0.00ns)   --->   "%din_addr = getelementptr i32 %din, i64 0, i64 %i_cast" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 950 'getelementptr' 'din_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_164 : Operation 951 [2/2] (1.35ns)   --->   "%din_load = load i11 %din_addr" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 951 'load' 'din_load' <Predicate = (!icmp_ln115)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>

State 165 <SV = 52> <Delay = 2.14>
ST_165 : Operation 952 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../src/hls_src/KF_kernel.cpp:115]   --->   Operation 952 'specloopname' 'specloopname_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_165 : Operation 953 [1/2] (1.35ns)   --->   "%din_load = load i11 %din_addr" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 953 'load' 'din_load' <Predicate = (!icmp_ln115)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_165 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %din_load" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 954 'bitcast' 'bitcast_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_165 : Operation 955 [1/1] (0.00ns)   --->   "%din_old_addr = getelementptr i32 %din_old, i64 0, i64 %i_cast" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 955 'getelementptr' 'din_old_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_165 : Operation 956 [1/1] (0.79ns)   --->   "%store_ln116 = store i32 %bitcast_ln116, i3 %din_old_addr" [../../src/hls_src/KF_kernel.cpp:116]   --->   Operation 956 'store' 'store_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_165 : Operation 957 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 957 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 166 <SV = 52> <Delay = 0.79>
ST_166 : Operation 958 [2/2] (0.79ns)   --->   "%din_old_load = load i32 0" [../../src/hls_src/KF_kernel.cpp:119]   --->   Operation 958 'load' 'din_old_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_166 : Operation 959 [1/1] (0.79ns)   --->   "%store_ln122 = store i32 0, i32 3" [../../src/hls_src/KF_kernel.cpp:122]   --->   Operation 959 'store' 'store_ln122' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_166 : Operation 960 [1/1] (0.79ns)   --->   "%store_ln123 = store i32 0, i32 4" [../../src/hls_src/KF_kernel.cpp:123]   --->   Operation 960 'store' 'store_ln123' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 167 <SV = 53> <Delay = 1.58>
ST_167 : Operation 961 [1/2] (0.79ns)   --->   "%din_old_load = load i32 0" [../../src/hls_src/KF_kernel.cpp:119]   --->   Operation 961 'load' 'din_old_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_167 : Operation 962 [1/1] (0.79ns)   --->   "%store_ln119 = store i32 %din_old_load, i32 0" [../../src/hls_src/KF_kernel.cpp:119]   --->   Operation 962 'store' 'store_ln119' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_167 : Operation 963 [2/2] (0.79ns)   --->   "%din_old_load_1 = load i32 1" [../../src/hls_src/KF_kernel.cpp:120]   --->   Operation 963 'load' 'din_old_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_167 : Operation 964 [2/2] (0.79ns)   --->   "%din_old_load_2 = load i32 2" [../../src/hls_src/KF_kernel.cpp:121]   --->   Operation 964 'load' 'din_old_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_167 : Operation 965 [1/1] (0.79ns)   --->   "%store_ln124 = store i32 0, i32 5" [../../src/hls_src/KF_kernel.cpp:124]   --->   Operation 965 'store' 'store_ln124' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 168 <SV = 54> <Delay = 1.58>
ST_168 : Operation 966 [1/2] (0.79ns)   --->   "%din_old_load_1 = load i32 1" [../../src/hls_src/KF_kernel.cpp:120]   --->   Operation 966 'load' 'din_old_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_168 : Operation 967 [1/1] (0.79ns)   --->   "%store_ln120 = store i32 %din_old_load_1, i32 1" [../../src/hls_src/KF_kernel.cpp:120]   --->   Operation 967 'store' 'store_ln120' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_168 : Operation 968 [1/2] (0.79ns)   --->   "%din_old_load_2 = load i32 2" [../../src/hls_src/KF_kernel.cpp:121]   --->   Operation 968 'load' 'din_old_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_168 : Operation 969 [1/1] (0.79ns)   --->   "%store_ln121 = store i32 %din_old_load_2, i32 2" [../../src/hls_src/KF_kernel.cpp:121]   --->   Operation 969 'store' 'store_ln121' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_168 : Operation 970 [1/1] (0.48ns)   --->   "%br_ln126 = br void" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 970 'br' 'br_ln126' <Predicate = true> <Delay = 0.48>

State 169 <SV = 55> <Delay = 0.79>
ST_169 : Operation 971 [1/1] (0.00ns)   --->   "%i_2 = phi i3 %add_ln126, void %.split3, i3 0, void" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 971 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 972 [1/1] (0.74ns)   --->   "%add_ln126 = add i3 %i_2, i3 1" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 972 'add' 'add_ln126' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 973 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 973 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 974 [1/1] (0.69ns)   --->   "%icmp_ln126 = icmp_eq  i3 %i_2, i3 6" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 974 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 975 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 975 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %.split3, void %.loopexit.loopexit47" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 976 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_169 : Operation 977 [1/1] (0.00ns)   --->   "%i_2_cast = zext i3 %i_2" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 977 'zext' 'i_2_cast' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_169 : Operation 978 [1/1] (0.00ns)   --->   "%x_hat_addr = getelementptr i32 %x_hat, i64 0, i64 %i_2_cast" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 978 'getelementptr' 'x_hat_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_169 : Operation 979 [2/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 979 'load' 'x_hat_load' <Predicate = (!icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 170 <SV = 56> <Delay = 1.58>
ST_170 : Operation 980 [1/1] (0.00ns)   --->   "%specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 980 'specloopname' 'specloopname_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_170 : Operation 981 [1/2] (0.79ns)   --->   "%x_hat_load = load i3 %x_hat_addr" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 981 'load' 'x_hat_load' <Predicate = (!icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_170 : Operation 982 [1/1] (0.00ns)   --->   "%dout_addr = getelementptr i32 %dout_s, i64 0, i64 %i_2_cast" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 982 'getelementptr' 'dout_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_170 : Operation 983 [1/1] (0.79ns)   --->   "%store_ln126 = store i32 %x_hat_load, i3 %dout_addr" [../../src/hls_src/KF_kernel.cpp:126]   --->   Operation 983 'store' 'store_ln126' <Predicate = (!icmp_ln126)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_170 : Operation 984 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 984 'br' 'br_ln0' <Predicate = (!icmp_ln126)> <Delay = 0.00>

State 171 <SV = 56> <Delay = 0.00>
ST_171 : Operation 985 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 985 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 172 <SV = 95> <Delay = 0.79>
ST_172 : Operation 986 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln206, void %.split, i3 0, void %.loopexit" [../../src/hls_src/KF_kernel.cpp:206]   --->   Operation 986 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 987 [1/1] (0.74ns)   --->   "%add_ln206 = add i3 %i_8, i3 1" [../../src/hls_src/KF_kernel.cpp:206]   --->   Operation 987 'add' 'add_ln206' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 988 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 988 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 989 [1/1] (0.69ns)   --->   "%icmp_ln206 = icmp_eq  i3 %i_8, i3 6" [../../src/hls_src/KF_kernel.cpp:206]   --->   Operation 989 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 990 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 990 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 991 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %.split, void" [../../src/hls_src/KF_kernel.cpp:206]   --->   Operation 991 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 992 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_8" [../../src/hls_src/KF_kernel.cpp:206]   --->   Operation 992 'zext' 'i_8_cast' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_172 : Operation 993 [1/1] (0.00ns)   --->   "%dout_addr_2 = getelementptr i32 %dout_s, i64 0, i64 %i_8_cast" [../../src/hls_src/KF_kernel.cpp:207]   --->   Operation 993 'getelementptr' 'dout_addr_2' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_172 : Operation 994 [2/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_2" [../../src/hls_src/KF_kernel.cpp:207]   --->   Operation 994 'load' 'dout_load' <Predicate = (!icmp_ln206)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 173 <SV = 96> <Delay = 2.14>
ST_173 : Operation 995 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../../src/hls_src/KF_kernel.cpp:206]   --->   Operation 995 'specloopname' 'specloopname_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_173 : Operation 996 [1/2] (0.79ns)   --->   "%dout_load = load i3 %dout_addr_2" [../../src/hls_src/KF_kernel.cpp:207]   --->   Operation 996 'load' 'dout_load' <Predicate = (!icmp_ln206)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_173 : Operation 997 [1/1] (0.00ns)   --->   "%bitcast_ln207 = bitcast i32 %dout_load" [../../src/hls_src/KF_kernel.cpp:207]   --->   Operation 997 'bitcast' 'bitcast_ln207' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_173 : Operation 998 [1/1] (0.00ns)   --->   "%dout_addr_61 = getelementptr i32 %dout, i64 0, i64 %i_8_cast" [../../src/hls_src/KF_kernel.cpp:207]   --->   Operation 998 'getelementptr' 'dout_addr_61' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_173 : Operation 999 [1/1] (1.35ns)   --->   "%store_ln207 = store i32 %bitcast_ln207, i11 %dout_addr_61" [../../src/hls_src/KF_kernel.cpp:207]   --->   Operation 999 'store' 'store_ln207' <Predicate = (!icmp_ln206)> <Delay = 1.35> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2048> <RAM>
ST_173 : Operation 1000 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1000 'br' 'br_ln0' <Predicate = (!icmp_ln206)> <Delay = 0.00>

State 174 <SV = 96> <Delay = 0.00>
ST_174 : Operation 1001 [1/1] (0.00ns)   --->   "%store_ln209 = store i1 0, i1 %first_run" [../../src/hls_src/KF_kernel.cpp:209]   --->   Operation 1001 'store' 'store_ln209' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1002 [1/1] (0.00ns)   --->   "%ret_ln210 = ret" [../../src/hls_src/KF_kernel.cpp:210]   --->   Operation 1002 'ret' 'ret_ln210' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('A', ../../src/hls_src/KF_kernel.cpp:49) [50]  (0 ns)
	'getelementptr' operation ('mat_in', ../../src/hls_src/KF_kernel.cpp:49) [69]  (0 ns)
	'store' operation ('store_ln49', ../../src/hls_src/KF_kernel.cpp:49) of constant 1 on array 'A', ../../src/hls_src/KF_kernel.cpp:49 [70]  (1.35 ns)

 <State 2>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('DT', ../../src/hls_src/KF_kernel.cpp:36) [67]  (6.67 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('DT', ../../src/hls_src/KF_kernel.cpp:36) [67]  (6.67 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('DT', ../../src/hls_src/KF_kernel.cpp:36) [67]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'uitofp' operation ('DT', ../../src/hls_src/KF_kernel.cpp:36) [67]  (6.67 ns)

 <State 6>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 7>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 8>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 9>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 10>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 11>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('DT', ../../src/hls_src/KF_kernel.cpp:41) [68]  (6.71 ns)

 <State 16>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv', ../../src/hls_src/KF_kernel.cpp:58) [142]  (2.79 ns)

 <State 17>: 2.79ns
The critical path consists of the following:
	'fpext' operation ('conv', ../../src/hls_src/KF_kernel.cpp:58) [142]  (2.79 ns)

 <State 18>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:58) [143]  (6.6 ns)

 <State 19>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:58) [143]  (6.6 ns)

 <State 20>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:58) [143]  (6.6 ns)

 <State 21>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:58) [143]  (6.6 ns)

 <State 22>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:58) [143]  (6.6 ns)

 <State 23>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul', ../../src/hls_src/KF_kernel.cpp:58) [143]  (6.6 ns)

 <State 24>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:58) [144]  (6.6 ns)

 <State 25>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:58) [144]  (6.6 ns)

 <State 26>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:58) [144]  (6.6 ns)

 <State 27>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:58) [144]  (6.6 ns)

 <State 28>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:58) [144]  (6.6 ns)

 <State 29>: 6.6ns
The critical path consists of the following:
	'dmul' operation ('mul1', ../../src/hls_src/KF_kernel.cpp:58) [144]  (6.6 ns)

 <State 30>: 3.32ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../../src/hls_src/KF_kernel.cpp:58) [145]  (3.32 ns)

 <State 31>: 4.11ns
The critical path consists of the following:
	'fptrunc' operation ('conv1', ../../src/hls_src/KF_kernel.cpp:58) [145]  (3.32 ns)
	'store' operation ('store_ln57', ../../src/hls_src/KF_kernel.cpp:57) of variable 'conv1', ../../src/hls_src/KF_kernel.cpp:58 on array 'B', ../../src/hls_src/KF_kernel.cpp:57 [146]  (0.79 ns)

 <State 32>: 1ns
The critical path consists of the following:
	s_axi read on port 'r' [45]  (1 ns)

 <State 33>: 0.887ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_55') [184]  (0 ns)
	'add' operation ('empty_55') [185]  (0.887 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr', ../../src/hls_src/KF_kernel.cpp:81) [193]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [194]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_2', ../../src/hls_src/KF_kernel.cpp:81) [197]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [198]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_4', ../../src/hls_src/KF_kernel.cpp:81) [201]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [202]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_6', ../../src/hls_src/KF_kernel.cpp:81) [205]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [206]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_8', ../../src/hls_src/KF_kernel.cpp:81) [209]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [210]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_10', ../../src/hls_src/KF_kernel.cpp:81) [213]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [214]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_12', ../../src/hls_src/KF_kernel.cpp:81) [217]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [218]  (1.35 ns)

 <State 41>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_14', ../../src/hls_src/KF_kernel.cpp:81) [221]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [222]  (1.35 ns)

 <State 42>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_16', ../../src/hls_src/KF_kernel.cpp:81) [225]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [226]  (1.35 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_18', ../../src/hls_src/KF_kernel.cpp:81) [229]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [230]  (1.35 ns)

 <State 44>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_20', ../../src/hls_src/KF_kernel.cpp:81) [233]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [234]  (1.35 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_22', ../../src/hls_src/KF_kernel.cpp:81) [237]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [238]  (1.35 ns)

 <State 46>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_24', ../../src/hls_src/KF_kernel.cpp:81) [241]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [242]  (1.35 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_26', ../../src/hls_src/KF_kernel.cpp:81) [245]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [246]  (1.35 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_28', ../../src/hls_src/KF_kernel.cpp:81) [249]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of variable 'q' on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [250]  (1.35 ns)

 <State 49>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_30', ../../src/hls_src/KF_kernel.cpp:81) [253]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [254]  (1.35 ns)

 <State 50>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_32', ../../src/hls_src/KF_kernel.cpp:81) [257]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [258]  (1.35 ns)

 <State 51>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('Q_addr_34', ../../src/hls_src/KF_kernel.cpp:81) [261]  (0 ns)
	'store' operation ('store_ln81', ../../src/hls_src/KF_kernel.cpp:81) of constant 0 on array 'Q', ../../src/hls_src/KF_kernel.cpp:81 [262]  (1.35 ns)

 <State 52>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:131) with incoming values : ('add_ln131', ../../src/hls_src/KF_kernel.cpp:131) [287]  (0 ns)
	'getelementptr' operation ('din_addr_1', ../../src/hls_src/KF_kernel.cpp:132) [296]  (0 ns)
	'load' operation ('din_load_1', ../../src/hls_src/KF_kernel.cpp:132) on array 'din' [297]  (1.35 ns)

 <State 53>: 2.14ns
The critical path consists of the following:
	'load' operation ('din_load_1', ../../src/hls_src/KF_kernel.cpp:132) on array 'din' [297]  (1.35 ns)
	'store' operation ('store_ln132', ../../src/hls_src/KF_kernel.cpp:132) of variable 'bitcast_ln132', ../../src/hls_src/KF_kernel.cpp:132 on array 'din_new', ../../src/hls_src/KF_kernel.cpp:19 [300]  (0.79 ns)

 <State 54>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:154) with incoming values : ('add_ln154_1', ../../src/hls_src/KF_kernel.cpp:154) [308]  (0.489 ns)

 <State 55>: 1.54ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:154) with incoming values : ('add_ln154_1', ../../src/hls_src/KF_kernel.cpp:154) [308]  (0 ns)
	'add' operation ('add_ln154', ../../src/hls_src/KF_kernel.cpp:154) [317]  (0.746 ns)
	'getelementptr' operation ('din_old_addr_1', ../../src/hls_src/KF_kernel.cpp:154) [319]  (0 ns)
	'load' operation ('u[0]', ../../src/hls_src/KF_kernel.cpp:154) on array 'din_old' [320]  (0.79 ns)

 <State 56>: 0.79ns
The critical path consists of the following:
	'load' operation ('u[0]', ../../src/hls_src/KF_kernel.cpp:154) on array 'din_old' [320]  (0.79 ns)
	'store' operation ('store_ln154', ../../src/hls_src/KF_kernel.cpp:154) of variable 'u[0]', ../../src/hls_src/KF_kernel.cpp:154 on local variable 'u[2]' [323]  (0 ns)

 <State 57>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:155) with incoming values : ('add_ln155', ../../src/hls_src/KF_kernel.cpp:155) [339]  (0.489 ns)

 <State 58>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:155) with incoming values : ('add_ln155', ../../src/hls_src/KF_kernel.cpp:155) [339]  (0 ns)
	'getelementptr' operation ('din_new_addr_1', ../../src/hls_src/KF_kernel.cpp:155) [348]  (0 ns)
	'load' operation ('z[0]', ../../src/hls_src/KF_kernel.cpp:155) on array 'din_new', ../../src/hls_src/KF_kernel.cpp:19 [349]  (0.79 ns)

 <State 59>: 0.79ns
The critical path consists of the following:
	'load' operation ('z[0]', ../../src/hls_src/KF_kernel.cpp:155) on array 'din_new', ../../src/hls_src/KF_kernel.cpp:19 [349]  (0.79 ns)
	'store' operation ('store_ln155', ../../src/hls_src/KF_kernel.cpp:155) of variable 'z[0]', ../../src/hls_src/KF_kernel.cpp:155 on local variable 'z[2]' [352]  (0 ns)

 <State 60>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:156) with incoming values : ('add_ln156', ../../src/hls_src/KF_kernel.cpp:156) [365]  (0.489 ns)

 <State 61>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:156) with incoming values : ('add_ln156', ../../src/hls_src/KF_kernel.cpp:156) [365]  (0 ns)
	'getelementptr' operation ('x_hat_addr_1', ../../src/hls_src/KF_kernel.cpp:156) [374]  (0 ns)
	'load' operation ('x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:156) on array 'x_hat' [375]  (0.79 ns)

 <State 62>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:156) on array 'x_hat' [375]  (0.79 ns)
	'store' operation ('store_ln156', ../../src/hls_src/KF_kernel.cpp:156) of variable 'x_hat_load_1', ../../src/hls_src/KF_kernel.cpp:156 on array 'x', ../../src/hls_src/KF_kernel.cpp:137 [377]  (0.79 ns)

 <State 63>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:157) with incoming values : ('add_ln157', ../../src/hls_src/KF_kernel.cpp:157) [382]  (0.489 ns)

 <State 64>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:157) with incoming values : ('add_ln157', ../../src/hls_src/KF_kernel.cpp:157) [382]  (0 ns)
	'getelementptr' operation ('P_hat_addr', ../../src/hls_src/KF_kernel.cpp:157) [391]  (0 ns)
	'load' operation ('P_hat_load', ../../src/hls_src/KF_kernel.cpp:157) on array 'P_hat' [392]  (1.35 ns)

 <State 65>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_hat_load', ../../src/hls_src/KF_kernel.cpp:157) on array 'P_hat' [392]  (1.35 ns)
	'store' operation ('store_ln157', ../../src/hls_src/KF_kernel.cpp:157) of variable 'P_hat_load', ../../src/hls_src/KF_kernel.cpp:157 on array 'P', ../../src/hls_src/KF_kernel.cpp:138 [394]  (1.35 ns)

 <State 66>: 0.489ns
The critical path consists of the following:
	'load' operation ('u_2_load', ../../src/hls_src/KF_kernel.cpp:163) on local variable 'u[2]' [397]  (0 ns)
	'call' operation ('call_ln163', ../../src/hls_src/KF_kernel.cpp:163) to 'matMultiply<float, 6, 6, 6>.2' [401]  (0.489 ns)

 <State 67>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164) with incoming values : ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164) [404]  (0.489 ns)

 <State 68>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164) with incoming values : ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164) [404]  (0 ns)
	'add' operation ('add_ln41', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:164) [405]  (0.746 ns)
	blocking operation 0.499 ns on control path)

 <State 69>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [413]  (0 ns)
	'add' operation ('add_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) [419]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_1_addr', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) [421]  (0 ns)
	'load' operation ('tmp_mat_1_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:145 [422]  (1.35 ns)

 <State 70>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_1_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:145 [422]  (1.35 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) [425]  (6.02 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) [425]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) [425]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) [425]  (6.02 ns)

 <State 75>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) [425]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164) of variable 'add8_i', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:164 on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:140 [427]  (0.79 ns)

 <State 76>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../../src/hls_src/matrix_ops.h:81) [435]  (0.489 ns)

 <State 77>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:81) with incoming values : ('add_ln81', ../../src/hls_src/matrix_ops.h:81) [435]  (0 ns)
	'sub' operation ('empty_56', ../../src/hls_src/matrix_ops.h:81) [446]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 78>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:84) with incoming values : ('add_ln84', ../../src/hls_src/matrix_ops.h:84) [449]  (0 ns)
	'add' operation ('add_ln88', ../../src/hls_src/matrix_ops.h:88) [457]  (0.887 ns)
	'getelementptr' operation ('A_addr', ../../src/hls_src/matrix_ops.h:88) [459]  (0 ns)
	'load' operation ('A_load', ../../src/hls_src/matrix_ops.h:88) on array 'A', ../../src/hls_src/KF_kernel.cpp:49 [460]  (1.35 ns)

 <State 79>: 2.7ns
The critical path consists of the following:
	'load' operation ('A_load', ../../src/hls_src/matrix_ops.h:88) on array 'A', ../../src/hls_src/KF_kernel.cpp:49 [460]  (1.35 ns)
	'store' operation ('store_ln88', ../../src/hls_src/matrix_ops.h:88) of variable 'A_load', ../../src/hls_src/matrix_ops.h:88 on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:146 [468]  (1.35 ns)

 <State 80>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169) with incoming values : ('add_ln41_1', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169) [476]  (0.489 ns)

 <State 81>: 0.887ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169) with incoming values : ('add_ln41_1', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169) [476]  (0 ns)
	'sub' operation ('empty_57', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:169) [486]  (0.887 ns)

 <State 82>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169) with incoming values : ('add_ln44', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:169) [489]  (0 ns)
	'add' operation ('add_ln48_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) [497]  (0.887 ns)
	'getelementptr' operation ('tmp_mat_3_addr', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) [499]  (0 ns)
	'load' operation ('tmp_mat_3_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:147 [500]  (1.35 ns)

 <State 83>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:147 [500]  (1.35 ns)

 <State 84>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) [503]  (6.02 ns)

 <State 85>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) [503]  (6.02 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) [503]  (6.02 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) [503]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) [503]  (6.02 ns)

 <State 89>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('P_minus_addr', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) [504]  (0 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169) of variable 'add8_i1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:169 on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:141 [505]  (1.35 ns)

 <State 90>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:171) with incoming values : ('add_ln171', ../../src/hls_src/KF_kernel.cpp:171) [512]  (0 ns)
	'getelementptr' operation ('x_minus_addr_1', ../../src/hls_src/KF_kernel.cpp:171) [521]  (0 ns)
	'load' operation ('x_minus_load', ../../src/hls_src/KF_kernel.cpp:171) on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:140 [522]  (0.79 ns)

 <State 91>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_minus_load', ../../src/hls_src/KF_kernel.cpp:171) on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:140 [522]  (0.79 ns)
	'store' operation ('store_ln171', ../../src/hls_src/KF_kernel.cpp:171) of variable 'x_minus_load', ../../src/hls_src/KF_kernel.cpp:171 on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:142 [524]  (0.79 ns)

 <State 92>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:172) with incoming values : ('add_ln172', ../../src/hls_src/KF_kernel.cpp:172) [529]  (0.489 ns)

 <State 93>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:172) with incoming values : ('add_ln172', ../../src/hls_src/KF_kernel.cpp:172) [529]  (0 ns)
	'getelementptr' operation ('P_minus_addr_1', ../../src/hls_src/KF_kernel.cpp:172) [538]  (0 ns)
	'load' operation ('P_minus_load', ../../src/hls_src/KF_kernel.cpp:172) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:141 [539]  (1.35 ns)

 <State 94>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_minus_load', ../../src/hls_src/KF_kernel.cpp:172) on array 'P_minus', ../../src/hls_src/KF_kernel.cpp:141 [539]  (1.35 ns)
	'store' operation ('store_ln172', ../../src/hls_src/KF_kernel.cpp:172) of variable 'P_minus_load', ../../src/hls_src/KF_kernel.cpp:172 on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:143 [541]  (1.35 ns)

 <State 95>: 0ns
The critical path consists of the following:

 <State 96>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../../src/hls_src/matrix_ops.h:61) [547]  (0.489 ns)

 <State 97>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:68) with incoming values : ('add_ln61', ../../src/hls_src/matrix_ops.h:61) [547]  (0 ns)
	'getelementptr' operation ('tmp_mat_3_addr_1', ../../src/hls_src/matrix_ops.h:68) [559]  (0 ns)
	'load' operation ('tmp_mat_3_load_1', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:147 [560]  (1.35 ns)

 <State 98>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_1', ../../src/hls_src/matrix_ops.h:68) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:147 [560]  (1.35 ns)

 <State 99>: 6.56ns
The critical path consists of the following:
	'load' operation ('z_2_load', ../../src/hls_src/matrix_ops.h:68) on local variable 'z[2]' [554]  (0 ns)
	'mux' operation ('tmp', ../../src/hls_src/matrix_ops.h:68) [558]  (0.547 ns)
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [561]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [561]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [561]  (6.02 ns)

 <State 102>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [561]  (6.02 ns)

 <State 103>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i', ../../src/hls_src/matrix_ops.h:68) [561]  (6.02 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'sub_i', ../../src/hls_src/matrix_ops.h:68 on static variable 'y_bar_1' [564]  (0 ns)

 <State 104>: 0ns
The critical path consists of the following:

 <State 105>: 0.489ns
The critical path consists of the following:
	'call' operation ('call_ln183', ../../src/hls_src/KF_kernel.cpp:183) to 'matMultiply<float, 6, 6, 6>.4' [576]  (0.489 ns)

 <State 106>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184) with incoming values : ('add_ln41_2', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184) [579]  (0.489 ns)

 <State 107>: 0.868ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184) with incoming values : ('add_ln41_2', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184) [579]  (0 ns)
	'sub' operation ('empty_58', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:184) [589]  (0.868 ns)

 <State 108>: 2.23ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184) with incoming values : ('add_ln44_1', ../../src/hls_src/matrix_ops.h:44->../../src/hls_src/KF_kernel.cpp:184) [592]  (0 ns)
	'add' operation ('add_ln48_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) [600]  (0.878 ns)
	'getelementptr' operation ('tmp_mat_2_addr_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) [602]  (0 ns)
	'load' operation ('tmp_mat_2_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:146 [603]  (1.35 ns)

 <State 109>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_2_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) on array 'tmp_mat_2', ../../src/hls_src/KF_kernel.cpp:146 [603]  (1.35 ns)

 <State 110>: 6.81ns
The critical path consists of the following:
	'load' operation ('R_load', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) on array 'R', ../../src/hls_src/KF_kernel.cpp:90 [605]  (0.79 ns)
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) [606]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) [606]  (6.02 ns)

 <State 112>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) [606]  (6.02 ns)

 <State 113>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) [606]  (6.02 ns)

 <State 114>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) [606]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184) of variable 'add8_i2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:184 on array 'S' [608]  (0.79 ns)

 <State 115>: 1ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:100) with incoming values : ('add_ln100', ../../src/hls_src/matrix_ops.h:100) [615]  (0 ns)
	'sub' operation ('empty_59', ../../src/hls_src/matrix_ops.h:100) [625]  (0.868 ns)
	blocking operation 0.133 ns on control path)

 <State 116>: 0.79ns
The critical path consists of the following:
	'load' operation ('S_load', ../../src/hls_src/matrix_ops.h:108) on array 'S' [628]  (0.79 ns)

 <State 117>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 118>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 119>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 120>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 121>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 122>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 123>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 124>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 125>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 126>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('div_i', ../../src/hls_src/matrix_ops.h:108) [629]  (6.71 ns)

 <State 127>: 1.66ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:103) with incoming values : ('add_ln103', ../../src/hls_src/matrix_ops.h:103) [632]  (0 ns)
	'add' operation ('add_ln110', ../../src/hls_src/matrix_ops.h:110) [643]  (0.868 ns)
	'getelementptr' operation ('S_inv_addr_1', ../../src/hls_src/matrix_ops.h:110) [645]  (0 ns)
	'store' operation ('store_ln110', ../../src/hls_src/matrix_ops.h:110) of constant 0 on array 'S_inv' [646]  (0.79 ns)

 <State 128>: 0ns
The critical path consists of the following:

 <State 129>: 0ns
The critical path consists of the following:

 <State 130>: 0ns
The critical path consists of the following:

 <State 131>: 0.489ns
The critical path consists of the following:
	'load' operation ('y_bar_0_load', ../../src/hls_src/KF_kernel.cpp:190) on static variable 'y_bar_0' [658]  (0 ns)
	'call' operation ('call_ln190', ../../src/hls_src/KF_kernel.cpp:190) to 'matMultiply<float, 6, 6, 6>.2' [661]  (0.489 ns)

 <State 132>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191) with incoming values : ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191) [664]  (0.489 ns)

 <State 133>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191) with incoming values : ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191) [664]  (0 ns)
	'add' operation ('add_ln41_3', ../../src/hls_src/matrix_ops.h:41->../../src/hls_src/KF_kernel.cpp:191) [665]  (0.746 ns)

 <State 134>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j') [673]  (0 ns)
	'add' operation ('add_ln48_3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) [679]  (0.746 ns)
	'getelementptr' operation ('tmp_mat_3_addr_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) [683]  (0 ns)
	'load' operation ('tmp_mat_3_load_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:147 [684]  (1.35 ns)

 <State 135>: 1.35ns
The critical path consists of the following:
	'load' operation ('tmp_mat_3_load_2', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) on array 'tmp_mat_3', ../../src/hls_src/KF_kernel.cpp:147 [684]  (1.35 ns)

 <State 136>: 6.81ns
The critical path consists of the following:
	'load' operation ('x_minus_load_1', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) on array 'x_minus', ../../src/hls_src/KF_kernel.cpp:140 [682]  (0.79 ns)
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) [685]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) [685]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) [685]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) [685]  (6.02 ns)

 <State 140>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) [685]  (6.02 ns)
	'store' operation ('store_ln48', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191) of variable 'add8_i3', ../../src/hls_src/matrix_ops.h:48->../../src/hls_src/KF_kernel.cpp:191 on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:142 [687]  (0.79 ns)

 <State 141>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../../src/hls_src/matrix_ops.h:61) [695]  (0.489 ns)

 <State 142>: 1.25ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/matrix_ops.h:61) with incoming values : ('add_ln61_1', ../../src/hls_src/matrix_ops.h:61) [695]  (0 ns)
	'sub' operation ('empty_60', ../../src/hls_src/matrix_ops.h:61) [705]  (0.887 ns)
	blocking operation 0.358 ns on control path)

 <State 143>: 2.24ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/matrix_ops.h:64) with incoming values : ('add_ln64', ../../src/hls_src/matrix_ops.h:64) [708]  (0 ns)
	'add' operation ('add_ln68', ../../src/hls_src/matrix_ops.h:68) [716]  (0.887 ns)
	'getelementptr' operation ('I_addr', ../../src/hls_src/matrix_ops.h:68) [718]  (0 ns)
	'load' operation ('I_load', ../../src/hls_src/matrix_ops.h:68) on array 'I' [719]  (1.35 ns)

 <State 144>: 1.35ns
The critical path consists of the following:
	'load' operation ('I_load', ../../src/hls_src/matrix_ops.h:68) on array 'I' [719]  (1.35 ns)

 <State 145>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 146>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 147>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 148>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 149>: 6.02ns
The critical path consists of the following:
	'fsub' operation ('sub_i1', ../../src/hls_src/matrix_ops.h:68) [722]  (6.02 ns)

 <State 150>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_mat_1_addr_1', ../../src/hls_src/matrix_ops.h:68) [723]  (0 ns)
	'store' operation ('store_ln68', ../../src/hls_src/matrix_ops.h:68) of variable 'sub_i1', ../../src/hls_src/matrix_ops.h:68 on array 'tmp_mat_1', ../../src/hls_src/KF_kernel.cpp:145 [724]  (1.35 ns)

 <State 151>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:198) with incoming values : ('add_ln198', ../../src/hls_src/KF_kernel.cpp:198) [732]  (0.489 ns)

 <State 152>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:198) with incoming values : ('add_ln198', ../../src/hls_src/KF_kernel.cpp:198) [732]  (0 ns)
	'getelementptr' operation ('x_plus_addr_2', ../../src/hls_src/KF_kernel.cpp:198) [741]  (0 ns)
	'load' operation ('x_plus_load', ../../src/hls_src/KF_kernel.cpp:198) on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:142 [742]  (0.79 ns)

 <State 153>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_plus_load', ../../src/hls_src/KF_kernel.cpp:198) on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:142 [742]  (0.79 ns)
	'store' operation ('store_ln198', ../../src/hls_src/KF_kernel.cpp:198) of variable 'x_plus_load', ../../src/hls_src/KF_kernel.cpp:198 on array 'x_hat' [744]  (0.79 ns)

 <State 154>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:199) with incoming values : ('add_ln199', ../../src/hls_src/KF_kernel.cpp:199) [749]  (0.489 ns)

 <State 155>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:199) with incoming values : ('add_ln199', ../../src/hls_src/KF_kernel.cpp:199) [749]  (0 ns)
	'getelementptr' operation ('P_plus_addr_1', ../../src/hls_src/KF_kernel.cpp:199) [758]  (0 ns)
	'load' operation ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:199) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:143 [759]  (1.35 ns)

 <State 156>: 2.7ns
The critical path consists of the following:
	'load' operation ('P_plus_load', ../../src/hls_src/KF_kernel.cpp:199) on array 'P_plus', ../../src/hls_src/KF_kernel.cpp:143 [759]  (1.35 ns)
	'store' operation ('store_ln199', ../../src/hls_src/KF_kernel.cpp:199) of variable 'P_plus_load', ../../src/hls_src/KF_kernel.cpp:199 on array 'P_hat' [761]  (1.35 ns)

 <State 157>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:200) with incoming values : ('add_ln200', ../../src/hls_src/KF_kernel.cpp:200) [766]  (0.489 ns)

 <State 158>: 0.79ns
The critical path consists of the following:
	'phi' operation ('j', ../../src/hls_src/KF_kernel.cpp:200) with incoming values : ('add_ln200', ../../src/hls_src/KF_kernel.cpp:200) [766]  (0 ns)
	'getelementptr' operation ('x_plus_addr_3', ../../src/hls_src/KF_kernel.cpp:200) [775]  (0 ns)
	'load' operation ('x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:200) on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:142 [776]  (0.79 ns)

 <State 159>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:200) on array 'x_plus', ../../src/hls_src/KF_kernel.cpp:142 [776]  (0.79 ns)
	'store' operation ('store_ln200', ../../src/hls_src/KF_kernel.cpp:200) of variable 'x_plus_load_1', ../../src/hls_src/KF_kernel.cpp:200 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:20 [778]  (0.79 ns)

 <State 160>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:202) with incoming values : ('add_ln202', ../../src/hls_src/KF_kernel.cpp:202) [783]  (0.489 ns)

 <State 161>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:202) with incoming values : ('add_ln202', ../../src/hls_src/KF_kernel.cpp:202) [783]  (0 ns)
	'getelementptr' operation ('din_new_addr_2', ../../src/hls_src/KF_kernel.cpp:203) [792]  (0 ns)
	'load' operation ('din_new_load', ../../src/hls_src/KF_kernel.cpp:203) on array 'din_new', ../../src/hls_src/KF_kernel.cpp:19 [793]  (0.79 ns)

 <State 162>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_new_load', ../../src/hls_src/KF_kernel.cpp:203) on array 'din_new', ../../src/hls_src/KF_kernel.cpp:19 [793]  (0.79 ns)
	'store' operation ('store_ln203', ../../src/hls_src/KF_kernel.cpp:203) of variable 'din_new_load', ../../src/hls_src/KF_kernel.cpp:203 on array 'din_old' [795]  (0.79 ns)

 <State 163>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:206) with incoming values : ('add_ln206', ../../src/hls_src/KF_kernel.cpp:206) [848]  (0.489 ns)

 <State 164>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:115) with incoming values : ('add_ln115', ../../src/hls_src/KF_kernel.cpp:115) [802]  (0 ns)
	'getelementptr' operation ('din_addr', ../../src/hls_src/KF_kernel.cpp:116) [811]  (0 ns)
	'load' operation ('din_load', ../../src/hls_src/KF_kernel.cpp:116) on array 'din' [812]  (1.35 ns)

 <State 165>: 2.14ns
The critical path consists of the following:
	'load' operation ('din_load', ../../src/hls_src/KF_kernel.cpp:116) on array 'din' [812]  (1.35 ns)
	'store' operation ('store_ln116', ../../src/hls_src/KF_kernel.cpp:116) of variable 'bitcast_ln116', ../../src/hls_src/KF_kernel.cpp:116 on array 'din_old' [815]  (0.79 ns)

 <State 166>: 0.79ns
The critical path consists of the following:
	'load' operation ('din_old_load', ../../src/hls_src/KF_kernel.cpp:119) on array 'din_old' [818]  (0.79 ns)

 <State 167>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_old_load', ../../src/hls_src/KF_kernel.cpp:119) on array 'din_old' [818]  (0.79 ns)
	'store' operation ('store_ln119', ../../src/hls_src/KF_kernel.cpp:119) of variable 'din_old_load', ../../src/hls_src/KF_kernel.cpp:119 on array 'x_hat' [819]  (0.79 ns)

 <State 168>: 1.58ns
The critical path consists of the following:
	'load' operation ('din_old_load_1', ../../src/hls_src/KF_kernel.cpp:120) on array 'din_old' [820]  (0.79 ns)
	'store' operation ('store_ln120', ../../src/hls_src/KF_kernel.cpp:120) of variable 'din_old_load_1', ../../src/hls_src/KF_kernel.cpp:120 on array 'x_hat' [821]  (0.79 ns)

 <State 169>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:126) with incoming values : ('add_ln126', ../../src/hls_src/KF_kernel.cpp:126) [829]  (0 ns)
	'getelementptr' operation ('x_hat_addr', ../../src/hls_src/KF_kernel.cpp:126) [838]  (0 ns)
	'load' operation ('x_hat_load', ../../src/hls_src/KF_kernel.cpp:126) on array 'x_hat' [839]  (0.79 ns)

 <State 170>: 1.58ns
The critical path consists of the following:
	'load' operation ('x_hat_load', ../../src/hls_src/KF_kernel.cpp:126) on array 'x_hat' [839]  (0.79 ns)
	'store' operation ('store_ln126', ../../src/hls_src/KF_kernel.cpp:126) of variable 'x_hat_load', ../../src/hls_src/KF_kernel.cpp:126 on array 'dout_', ../../src/hls_src/KF_kernel.cpp:20 [841]  (0.79 ns)

 <State 171>: 0ns
The critical path consists of the following:

 <State 172>: 0.79ns
The critical path consists of the following:
	'phi' operation ('i', ../../src/hls_src/KF_kernel.cpp:206) with incoming values : ('add_ln206', ../../src/hls_src/KF_kernel.cpp:206) [848]  (0 ns)
	'getelementptr' operation ('dout_addr_2', ../../src/hls_src/KF_kernel.cpp:207) [857]  (0 ns)
	'load' operation ('dout_load', ../../src/hls_src/KF_kernel.cpp:207) on array 'dout_', ../../src/hls_src/KF_kernel.cpp:20 [858]  (0.79 ns)

 <State 173>: 2.14ns
The critical path consists of the following:
	'load' operation ('dout_load', ../../src/hls_src/KF_kernel.cpp:207) on array 'dout_', ../../src/hls_src/KF_kernel.cpp:20 [858]  (0.79 ns)
	'store' operation ('store_ln207', ../../src/hls_src/KF_kernel.cpp:207) of variable 'bitcast_ln207', ../../src/hls_src/KF_kernel.cpp:207 on array 'dout' [861]  (1.35 ns)

 <State 174>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
