$date
	Wed Sep 10 16:18:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec3to8_tb $end
$var wire 8 ! y [7:0] $end
$var reg 3 " a [2:0] $end
$var reg 1 # en $end
$scope module uut $end
$var wire 3 $ a [2:0] $end
$var wire 1 # en $end
$var wire 4 % y_low [3:0] $end
$var wire 4 & y_high [3:0] $end
$var wire 8 ' y [7:0] $end
$scope module d0 $end
$var wire 2 ( a [1:0] $end
$var wire 1 ) en $end
$var reg 4 * y [3:0] $end
$upscope $end
$scope module d1 $end
$var wire 2 + a [1:0] $end
$var wire 1 , en $end
$var reg 4 - y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
0,
b0 +
b0 *
0)
b0 (
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#10
b1 !
b1 '
b1 %
b1 *
1)
1#
#20
b10 !
b10 '
b10 %
b10 *
b1 (
b1 +
b1 "
b1 $
#30
b100 !
b100 '
b100 %
b100 *
b10 (
b10 +
b10 "
b10 $
#40
b1000 !
b1000 '
b1000 %
b1000 *
b11 (
b11 +
b11 "
b11 $
#50
0)
b1 &
b1 -
b10000 !
b10000 '
b0 %
b0 *
1,
b0 (
b0 +
b100 "
b100 $
#60
b100000 !
b100000 '
b10 &
b10 -
b1 (
b1 +
b101 "
b101 $
#70
b1000000 !
b1000000 '
b100 &
b100 -
b10 (
b10 +
b110 "
b110 $
#80
b10000000 !
b10000000 '
b1000 &
b1000 -
b11 (
b11 +
b111 "
b111 $
#90
b0 !
b0 '
b0 &
b0 -
b1 (
b1 +
0,
b101 "
b101 $
0#
#100
