$date
	Mon Oct 23 11:50:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 64 # data_out [63:0] $end
$var reg 1 $ clk $end
$var reg 64 % data_in [63:0] $end
$var reg 1 & read_en $end
$var reg 1 ' reset $end
$var reg 1 ( write_en $end
$scope module my_fifo $end
$var wire 1 $ clk $end
$var wire 64 ) data_in [63:0] $end
$var wire 1 & read_en $end
$var wire 1 ' reset $end
$var wire 1 ( write_en $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 5 * count [4:0] $end
$var reg 64 + data_out [63:0] $end
$var reg 5 , rd_ptr [4:0] $end
$var reg 5 - wr_ptr [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
bx *
b0 )
0(
0'
0&
b0 %
0$
bx #
x"
x!
$end
#5000
1$
#10000
0$
b1010010110100101101001011010010110100101101001011010010110100101 %
b1010010110100101101001011010010110100101101001011010010110100101 )
1(
#15000
1$
#20000
0$
#25000
1$
#30000
0$
b1010010110100101101001011010010110100101101001011010000110100101 %
b1010010110100101101001011010010110100101101001011010000110100101 )
#35000
1$
#40000
0$
b1010010110100101101001011010010110100101101001011010010010100101 %
b1010010110100101101001011010010110100101101001011010010010100101 )
#45000
1$
#50000
0$
b11010110100101101001011010010110100101101001011010010110100101 %
b11010110100101101001011010010110100101101001011010010110100101 )
#55000
1$
#60000
0$
1&
0(
#65000
1$
#70000
0$
