;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 153
	MOV -1, <-20
	SLT 710, @-10
	SLT 12, @-10
	SLT 12, @-10
	ADD #187, 9
	SUB @121, 101
	SUB @121, 101
	SPL 7, -12
	SPL 7, -12
	SUB #172, @200
	ADD #187, 9
	SPL 0, #2
	SPL 7, -12
	SUB @121, 101
	SUB @121, 101
	SUB <0, @2
	SUB @127, @106
	SUB #0, @1
	SUB @121, 101
	DAT #0, #-33
	SUB @-127, 100
	SPL 0, <336
	MOV -17, <-20
	SLT -0, <-20
	SUB @21, 3
	SUB @21, 3
	SUB @21, 3
	SLT -1, <-20
	SUB @21, 3
	SUB @21, 3
	SPL 7, -12
	SUB @21, 3
	DJN 1, @20
	ADD 210, 30
	SPL 0, <336
	DJN 1, @20
	SUB @781, 103
	CMP -207, <-120
	CMP -207, <-120
	SUB #72, @200
	SUB #72, @200
	SUB @781, 103
	SUB -207, <-120
	CMP -207, <-120
	SUB @781, 103
