**README.md**

In this project we will be designing a 40 PIN DIP logic analyzer.

Each module is a directory, with its own make file and verification env.

The top-level block will be called \"la\_top\", currently work in
progress.

**HISTORY**

**METHODOLOGY**

**STATUS**

**HOW TO INSTALL TOOLS**

**LIST TESTS**

**RUN A TEST**

**GTKWAVE FYI**

**HOW TO CREATE A NEW TEST**

