// Seed: 2681949376
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_22;
  parameter \id_23 = id_11;
  id_24(
      .id_0(\id_23 ), .id_1(1), .id_2((-1)), .id_3(id_16)
  );
  wire id_25;
  assign id_6 = -1;
  wand id_26 = 1;
  assign \id_23 = 1;
  wire id_27;
  genvar id_28;
  always id_14 <= 1;
  module_0 modCall_1 (
      id_8,
      id_26,
      id_16
  );
endmodule
