// Seed: 123930837
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output wor id_7,
    input tri1 id_8,
    output supply1 id_9
);
  assign id_0 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    output logic id_10,
    input uwire id_11,
    input supply1 id_12
);
  tri0 id_14, id_15 = id_1 - id_1;
  module_0(
      id_8, id_11, id_4, id_3, id_9, id_4, id_3, id_8, id_1, id_3
  );
  initial
    if (1) begin
      id_10 <= 1'h0;
    end
endmodule
