

================================================================
== Vitis HLS Report for 'M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s'
================================================================
* Date:           Wed Feb 24 15:49:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_110_1_VITIS_LOOP_111_2  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 12 [1/1] (1.09ns)   --->   "%batchD = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mul_ln31_1_loc"   --->   Operation 12 'read' 'batchD' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (1.09ns)   --->   "%skip1_3 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip1" [./dma.h:105->deform.cpp:44]   --->   Operation 13 'read' 'skip1_3' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %mul_ln31_1_loc_out, i32 %batchD"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.09ns)   --->   "%write_ln105 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %skip1_out, i1 %skip1_3" [./dma.h:105->deform.cpp:44]   --->   Operation 15 'write' 'write_ln105' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.52ns)   --->   "%REP = select i1 %skip1_3, i32 0, i32 %batchD" [./dma.h:109->deform.cpp:44]   --->   Operation 16 'select' 'REP' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_1 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read"   --->   Operation 17 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i32 %REP" [./dma.h:109->deform.cpp:44]   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast1 = zext i24 %p_read_1"   --->   Operation 19 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [5/5] (2.02ns)   --->   "%bound = mul i56 %cast, i56 %cast1" [./dma.h:109->deform.cpp:44]   --->   Operation 20 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 21 [4/5] (2.02ns)   --->   "%bound = mul i56 %cast, i56 %cast1" [./dma.h:109->deform.cpp:44]   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 22 [3/5] (2.02ns)   --->   "%bound = mul i56 %cast, i56 %cast1" [./dma.h:109->deform.cpp:44]   --->   Operation 22 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 23 [2/5] (2.02ns)   --->   "%bound = mul i56 %cast, i56 %cast1" [./dma.h:109->deform.cpp:44]   --->   Operation 23 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %k1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln31_1_loc_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip1_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %k1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/5] (2.02ns)   --->   "%bound = mul i56 %cast, i56 %cast1" [./dma.h:109->deform.cpp:44]   --->   Operation 30 'mul' 'bound' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.48ns)   --->   "%br_ln110 = br void" [./dma.h:110->deform.cpp:44]   --->   Operation 31 'br' 'br_ln110' <Predicate = true> <Delay = 0.48>

State 7 <SV = 6> <Delay = 1.42>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i56 0, void %entry, i56 %add_ln110, void %._crit_edge.loopexit.i.i" [./dma.h:110->deform.cpp:44]   --->   Operation 32 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%i = phi i24 0, void %entry, i24 %add_ln111, void %._crit_edge.loopexit.i.i" [./dma.h:111->deform.cpp:44]   --->   Operation 33 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (1.36ns)   --->   "%add_ln110 = add i56 %indvar_flatten, i56 1" [./dma.h:110->deform.cpp:44]   --->   Operation 34 'add' 'add_ln110' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 35 [1/1] (1.38ns)   --->   "%icmp_ln110 = icmp_eq  i56 %indvar_flatten, i56 %bound" [./dma.h:110->deform.cpp:44]   --->   Operation 35 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %._crit_edge.loopexit.i.i, void %.exit" [./dma.h:110->deform.cpp:44]   --->   Operation 36 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.98ns)   --->   "%icmp_ln111 = icmp_eq  i24 %i, i24 %p_read_1" [./dma.h:111->deform.cpp:44]   --->   Operation 37 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.43ns)   --->   "%select_ln110 = select i1 %icmp_ln111, i24 0, i24 %i" [./dma.h:110->deform.cpp:44]   --->   Operation 38 'select' 'select_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i24 %select_ln110" [./dma.h:114->deform.cpp:44]   --->   Operation 39 'zext' 'zext_ln114' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%k1_buffer_V_0_addr = getelementptr i64 %k1_buffer_V_0, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 40 'getelementptr' 'k1_buffer_V_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 41 [2/2] (1.35ns)   --->   "%k1_buffer_V_0_load = load i11 %k1_buffer_V_0_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 41 'load' 'k1_buffer_V_0_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%k1_buffer_V_1_addr = getelementptr i64 %k1_buffer_V_1, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 42 'getelementptr' 'k1_buffer_V_1_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 43 [2/2] (1.35ns)   --->   "%k1_buffer_V_1_load = load i11 %k1_buffer_V_1_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 43 'load' 'k1_buffer_V_1_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%k1_buffer_V_2_addr = getelementptr i64 %k1_buffer_V_2, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 44 'getelementptr' 'k1_buffer_V_2_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 45 [2/2] (1.35ns)   --->   "%k1_buffer_V_2_load = load i11 %k1_buffer_V_2_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 45 'load' 'k1_buffer_V_2_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%k1_buffer_V_3_addr = getelementptr i64 %k1_buffer_V_3, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 46 'getelementptr' 'k1_buffer_V_3_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 47 [2/2] (1.35ns)   --->   "%k1_buffer_V_3_load = load i11 %k1_buffer_V_3_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 47 'load' 'k1_buffer_V_3_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%k1_buffer_V_4_addr = getelementptr i64 %k1_buffer_V_4, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 48 'getelementptr' 'k1_buffer_V_4_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 49 [2/2] (1.35ns)   --->   "%k1_buffer_V_4_load = load i11 %k1_buffer_V_4_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 49 'load' 'k1_buffer_V_4_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%k1_buffer_V_5_addr = getelementptr i64 %k1_buffer_V_5, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 50 'getelementptr' 'k1_buffer_V_5_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 51 [2/2] (1.35ns)   --->   "%k1_buffer_V_5_load = load i11 %k1_buffer_V_5_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 51 'load' 'k1_buffer_V_5_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%k1_buffer_V_6_addr = getelementptr i64 %k1_buffer_V_6, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 52 'getelementptr' 'k1_buffer_V_6_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 53 [2/2] (1.35ns)   --->   "%k1_buffer_V_6_load = load i11 %k1_buffer_V_6_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 53 'load' 'k1_buffer_V_6_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%k1_buffer_V_7_addr = getelementptr i64 %k1_buffer_V_7, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 54 'getelementptr' 'k1_buffer_V_7_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 55 [2/2] (1.35ns)   --->   "%k1_buffer_V_7_load = load i11 %k1_buffer_V_7_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 55 'load' 'k1_buffer_V_7_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%k1_buffer_V_8_addr = getelementptr i64 %k1_buffer_V_8, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 56 'getelementptr' 'k1_buffer_V_8_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 57 [2/2] (1.35ns)   --->   "%k1_buffer_V_8_load = load i11 %k1_buffer_V_8_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 57 'load' 'k1_buffer_V_8_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%k1_buffer_V_9_addr = getelementptr i64 %k1_buffer_V_9, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 58 'getelementptr' 'k1_buffer_V_9_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 59 [2/2] (1.35ns)   --->   "%k1_buffer_V_9_load = load i11 %k1_buffer_V_9_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 59 'load' 'k1_buffer_V_9_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%k1_buffer_V_10_addr = getelementptr i64 %k1_buffer_V_10, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 60 'getelementptr' 'k1_buffer_V_10_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 61 [2/2] (1.35ns)   --->   "%k1_buffer_V_10_load = load i11 %k1_buffer_V_10_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 61 'load' 'k1_buffer_V_10_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%k1_buffer_V_11_addr = getelementptr i64 %k1_buffer_V_11, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 62 'getelementptr' 'k1_buffer_V_11_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 63 [2/2] (1.35ns)   --->   "%k1_buffer_V_11_load = load i11 %k1_buffer_V_11_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 63 'load' 'k1_buffer_V_11_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%k1_buffer_V_12_addr = getelementptr i64 %k1_buffer_V_12, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 64 'getelementptr' 'k1_buffer_V_12_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (1.35ns)   --->   "%k1_buffer_V_12_load = load i11 %k1_buffer_V_12_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 65 'load' 'k1_buffer_V_12_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%k1_buffer_V_13_addr = getelementptr i64 %k1_buffer_V_13, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 66 'getelementptr' 'k1_buffer_V_13_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 67 [2/2] (1.35ns)   --->   "%k1_buffer_V_13_load = load i11 %k1_buffer_V_13_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 67 'load' 'k1_buffer_V_13_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%k1_buffer_V_14_addr = getelementptr i64 %k1_buffer_V_14, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 68 'getelementptr' 'k1_buffer_V_14_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (1.35ns)   --->   "%k1_buffer_V_14_load = load i11 %k1_buffer_V_14_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 69 'load' 'k1_buffer_V_14_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%k1_buffer_V_15_addr = getelementptr i64 %k1_buffer_V_15, i64 0, i64 %zext_ln114" [./dma.h:114->deform.cpp:44]   --->   Operation 70 'getelementptr' 'k1_buffer_V_15_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (1.35ns)   --->   "%k1_buffer_V_15_load = load i11 %k1_buffer_V_15_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 71 'load' 'k1_buffer_V_15_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_8 : Operation 72 [1/1] (1.10ns)   --->   "%add_ln111 = add i24 %select_ln110, i24 1" [./dma.h:111->deform.cpp:44]   --->   Operation 72 'add' 'add_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.35>
ST_9 : Operation 73 [1/2] (1.35ns)   --->   "%k1_buffer_V_0_load = load i11 %k1_buffer_V_0_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 73 'load' 'k1_buffer_V_0_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 74 [1/2] (1.35ns)   --->   "%k1_buffer_V_1_load = load i11 %k1_buffer_V_1_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 74 'load' 'k1_buffer_V_1_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 75 [1/2] (1.35ns)   --->   "%k1_buffer_V_2_load = load i11 %k1_buffer_V_2_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 75 'load' 'k1_buffer_V_2_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 76 [1/2] (1.35ns)   --->   "%k1_buffer_V_3_load = load i11 %k1_buffer_V_3_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 76 'load' 'k1_buffer_V_3_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 77 [1/2] (1.35ns)   --->   "%k1_buffer_V_4_load = load i11 %k1_buffer_V_4_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 77 'load' 'k1_buffer_V_4_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 78 [1/2] (1.35ns)   --->   "%k1_buffer_V_5_load = load i11 %k1_buffer_V_5_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 78 'load' 'k1_buffer_V_5_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 79 [1/2] (1.35ns)   --->   "%k1_buffer_V_6_load = load i11 %k1_buffer_V_6_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 79 'load' 'k1_buffer_V_6_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 80 [1/2] (1.35ns)   --->   "%k1_buffer_V_7_load = load i11 %k1_buffer_V_7_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 80 'load' 'k1_buffer_V_7_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 81 [1/2] (1.35ns)   --->   "%k1_buffer_V_8_load = load i11 %k1_buffer_V_8_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 81 'load' 'k1_buffer_V_8_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 82 [1/2] (1.35ns)   --->   "%k1_buffer_V_9_load = load i11 %k1_buffer_V_9_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 82 'load' 'k1_buffer_V_9_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 83 [1/2] (1.35ns)   --->   "%k1_buffer_V_10_load = load i11 %k1_buffer_V_10_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 83 'load' 'k1_buffer_V_10_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 84 [1/2] (1.35ns)   --->   "%k1_buffer_V_11_load = load i11 %k1_buffer_V_11_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 84 'load' 'k1_buffer_V_11_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 85 [1/2] (1.35ns)   --->   "%k1_buffer_V_12_load = load i11 %k1_buffer_V_12_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 85 'load' 'k1_buffer_V_12_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 86 [1/2] (1.35ns)   --->   "%k1_buffer_V_13_load = load i11 %k1_buffer_V_13_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 86 'load' 'k1_buffer_V_13_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 87 [1/2] (1.35ns)   --->   "%k1_buffer_V_14_load = load i11 %k1_buffer_V_14_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 87 'load' 'k1_buffer_V_14_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_9 : Operation 88 [1/2] (1.35ns)   --->   "%k1_buffer_V_15_load = load i11 %k1_buffer_V_15_addr" [./dma.h:114->deform.cpp:44]   --->   Operation 88 'load' 'k1_buffer_V_15_load' <Predicate = (!icmp_ln110)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 10 <SV = 9> <Delay = 1.66>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_110_1_VITIS_LOOP_111_2_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:111->deform.cpp:44]   --->   Operation 90 'specpipeline' 'specpipeline_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [./dma.h:111->deform.cpp:44]   --->   Operation 91 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.57ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_0_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 92 'mux' 'tmp' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.57ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_1_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 93 'mux' 'tmp_s' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.57ns)   --->   "%tmp_54 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_2_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 94 'mux' 'tmp_54' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.57ns)   --->   "%tmp_55 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_3_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 95 'mux' 'tmp_55' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.57ns)   --->   "%tmp_56 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_4_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 96 'mux' 'tmp_56' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.57ns)   --->   "%tmp_57 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_5_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 97 'mux' 'tmp_57' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.57ns)   --->   "%tmp_58 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_6_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 98 'mux' 'tmp_58' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.57ns)   --->   "%tmp_59 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_7_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 99 'mux' 'tmp_59' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.57ns)   --->   "%tmp_60 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_8_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 100 'mux' 'tmp_60' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.57ns)   --->   "%tmp_61 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_9_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 101 'mux' 'tmp_61' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.57ns)   --->   "%tmp_62 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_10_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 102 'mux' 'tmp_62' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.57ns)   --->   "%tmp_63 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_11_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 103 'mux' 'tmp_63' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.57ns)   --->   "%tmp_64 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_12_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 104 'mux' 'tmp_64' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.57ns)   --->   "%tmp_65 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_13_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 105 'mux' 'tmp_65' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [1/1] (0.57ns)   --->   "%tmp_66 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_14_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 106 'mux' 'tmp_66' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.57ns)   --->   "%tmp_67 = mux i64 @_ssdm_op_Mux.ap_auto.16i64.i64, i64 %k1_buffer_V_15_load, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0" [./dma.h:114->deform.cpp:44]   --->   Operation 107 'mux' 'tmp_67' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln174_i_i = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64.i64, i64 %tmp_67, i64 %tmp_66, i64 %tmp_65, i64 %tmp_64, i64 %tmp_63, i64 %tmp_62, i64 %tmp_61, i64 %tmp_60, i64 %tmp_59, i64 %tmp_58, i64 %tmp_57, i64 %tmp_56, i64 %tmp_55, i64 %tmp_54, i64 %tmp_s, i64 %tmp" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'bitconcatenate' 'or_ln174_i_i' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %k1, i1024 %or_ln174_i_i" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln110)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln110)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 2.19ns
The critical path consists of the following:
	fifo read on port 'mul_ln31_1_loc' [27]  (1.1 ns)
	fifo write on port 'mul_ln31_1_loc_out' [30]  (1.1 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	wire read on port 'p_read' [26]  (0 ns)
	'mul' operation ('bound', ./dma.h:109->deform.cpp:44) [37]  (2.02 ns)

 <State 3>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound', ./dma.h:109->deform.cpp:44) [37]  (2.02 ns)

 <State 4>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound', ./dma.h:109->deform.cpp:44) [37]  (2.02 ns)

 <State 5>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound', ./dma.h:109->deform.cpp:44) [37]  (2.02 ns)

 <State 6>: 2.02ns
The critical path consists of the following:
	'mul' operation ('bound', ./dma.h:109->deform.cpp:44) [37]  (2.02 ns)

 <State 7>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i', ./dma.h:111->deform.cpp:44) with incoming values : ('add_ln111', ./dma.h:111->deform.cpp:44) [41]  (0 ns)
	'icmp' operation ('icmp_ln111', ./dma.h:111->deform.cpp:44) [47]  (0.988 ns)
	'select' operation ('select_ln110', ./dma.h:110->deform.cpp:44) [48]  (0.435 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('k1_buffer_V_0_addr', ./dma.h:114->deform.cpp:44) [52]  (0 ns)
	'load' operation ('k1_buffer_V_0_load', ./dma.h:114->deform.cpp:44) on array 'k1_buffer_V_0' [53]  (1.35 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'load' operation ('k1_buffer_V_0_load', ./dma.h:114->deform.cpp:44) on array 'k1_buffer_V_0' [53]  (1.35 ns)

 <State 10>: 1.67ns
The critical path consists of the following:
	'mux' operation ('tmp', ./dma.h:114->deform.cpp:44) [54]  (0.57 ns)
	fifo write on port 'k1' (/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [101]  (1.1 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
