/* Copyright (c) Microsoft Corporation.
 * Copyright 2022 NXP
   Licensed under the MIT License. */

#include "precomp.h"

#include "GcKmdLogging.h"
#include "GcKmdImx8mpDisplay.tmh"

#include "GcKmdImx8mpDisplay.h"
#include "GcKmdGlobal.h"

#include "GcKmdUtil.h"
#include "GcKmdGuard.h"
#include "GcKmdErroHandling.h"

#include "edidparser.h"

extern "C" {
#include "linux/interrupt.h"
#include "boot/dts/freescale/board.h"
#include "lcdifv3/imx-lcdifv3.h"
#include "lcdifv3/lcdifv3-plane.h"
#include "lvds/it6263.h"

#include <drm/drm_fourcc.h>
}

GC_PAGED_SEGMENT_BEGIN; //======================================================

#define USE_PREVIOUS_POST_DISPLAY_INFO

#define printk(x, ...) DbgPrintEx(DPFLTR_IHVVIDEO_ID, DPFLTR_ERROR_LEVEL, x, __VA_ARGS__)

/* #define MP_DISPLAY_DEBUG */
#ifdef MP_DISPLAY_DEBUG
    #define printk_debug printk
#else
    #define printk_debug
#endif

NTSTATUS
GcKmImx8mpDisplay::HwStart(DXGKRNL_INTERFACE* pDxgkInterface)
{
    NTSTATUS ret = STATUS_SUCCESS;

    clk_tree = clk_init_imx8mp(imx_lvds);

    lcdif_pdev.name = "lcdif2_dev";
    lcdif_pdev.plat_name = "mp";
    lcdif_pdev.data = pDxgkInterface;
    board_init(&lcdif_pdev);
    /* Create lcdifv3_soc (low level device) */
    if (imx_lcdifv3_probe(&lcdif_pdev) != 0) {
        imx_lcdifv3_remove(&lcdif_pdev);
        printk("MP display: ERROR imx_lcdifv3_probe failed.\n");
        return STATUS_INTERNAL_ERROR;
    }

    lcdif_crtc_pdev.name = "lcdif2_crtc";
    lcdif_crtc_pdev.plat_name = "mp";
    lcdif_crtc_pdev.data = pDxgkInterface;
    /* Create lcdifv3_crtc (crtc device) */
    if (lcdifv3_crtc_probe(&lcdif_crtc_pdev) != 0) {
        lcdifv3_crtc_remove(&lcdif_crtc_pdev);
        imx_lcdifv3_remove(&lcdif_pdev);
        printk("MP display: ERROR lcdifv3_crtc_probe failed.\n");
        return STATUS_INTERNAL_ERROR;
    }

    /* Set lcdifv3_soc (low level device) as a parent of lcdifv3_crtc (crtc device) */
    lcdif_crtc_pdev.dev.parent = &lcdif_pdev.dev;

    /* Bind planes to lcdifv3_crtc */
    if (lcdifv3_crtc_bind(&lcdif_crtc_pdev.dev) != 0) {
        lcdifv3_crtc_remove(&lcdif_crtc_pdev);
        imx_lcdifv3_remove(&lcdif_pdev);
        printk("MP display: ERROR lcdifv3_crtc_bind failed.\n");
        return STATUS_INTERNAL_ERROR;
    }

    /* Start lcdif clocks first before lvds, so LPCCG clock gate is not disabled by ldb_bind*/
    /* Start clocks in lcdifv3_soc directly */
    imx_lcdifv3_runtime_resume(&lcdif_pdev.dev);
    ret = m_LvdsTransmitter.Start(pDxgkInterface);

    return ret;
}

NTSTATUS
GcKmImx8mpDisplay::HwStop(
    DXGK_DISPLAY_INFORMATION   *pFwDisplayInfo)
{
    struct lcdifv3_plane_state plane_state;
    NTSTATUS ret = STATUS_SUCCESS;

    /* page-flip back to firmware framebuffer */
    plane_state.fb_addr = m_FbPhysicalAddr.LowPart;
    plane_state.mode_change = false;
    lcdifv3_plane_atomic_update(&lcdif_crtc_pdev, CRTC_PLANE_INDEX_PRIMARY, &plane_state);
    lcdifv3_crtc_atomic_flush(&lcdif_crtc_pdev);

    /* To full stop the hardware, disable display controller: lcdifv3_crtc_atomic_disable(&lcdif_crtc_pdev); */

    ret = m_LvdsTransmitter.Stop();

    /* To full stop the hardware, Stop clocks in lcdifv3_soc directly: imx_lcdifv3_runtime_suspend(&lcdif_pdev.dev); */

    lcdifv3_crtc_remove(&lcdif_crtc_pdev);
    imx_lcdifv3_remove(&lcdif_pdev);
    board_deinit(&lcdif_pdev);

    /* To full stop the hardware, stop remaining clocks: clk_stop_imx8mp(clk_tree); */
    clk_deinit_imx8mp(clk_tree);

    return ret;
}



void
GcKmImx8mpDisplay::HwSetPowerState(
    UINT SourcePhysicalAddress,
    UINT TileMode)
{
    struct lcdifv3_plane_state plane_state;

    plane_state.fb_addr = SourcePhysicalAddress;
    plane_state.mode_change = false;
    lcdifv3_plane_atomic_update(&lcdif_crtc_pdev, CRTC_PLANE_INDEX_PRIMARY, &plane_state);
    lcdifv3_crtc_atomic_flush(&lcdif_crtc_pdev);
}

GC_PAGED_SEGMENT_END; //========================================================

GC_NONPAGED_SEGMENT_BEGIN; //===================================================

NTSTATUS
GcKmImx8mpDisplay::SetVidPnSourceAddress(
    IN_CONST_PDXGKARG_SETVIDPNSOURCEADDRESS pSetVidPnSourceAddress)
{
    GcKmAllocation *pAllocation = (GcKmAllocation *)pSetVidPnSourceAddress->hAllocation;
    struct lcdifv3_plane_state plane_state;

    m_FrontBufferSegmentOffset = pSetVidPnSourceAddress->PrimaryAddress;

    plane_state.fb_addr = m_LocalVidMemPhysicalBase + m_FrontBufferSegmentOffset.LowPart + pAllocation->m_linearOffset;

    plane_state.format = TranslateDxgiToDrmFormat(pAllocation->m_format);
    plane_state.pitch = pAllocation->m_hwPitch;
    plane_state.src_w = pAllocation->m_hwWidthPixels;
    plane_state.src_h = pAllocation->m_hwHeightPixels;

    /* Assume only address has changed */
    plane_state.mode_change = false;

    lcdifv3_plane_atomic_update(&lcdif_crtc_pdev, CRTC_PLANE_INDEX_PRIMARY, &plane_state);
    lcdifv3_crtc_atomic_flush(&lcdif_crtc_pdev);
    return STATUS_SUCCESS;
}

GC_NONPAGED_SEGMENT_END; //=====================================================

GC_PAGED_SEGMENT_BEGIN; //======================================================

extern BOOLEAN  g_bUsePreviousPostDisplayInfo;

NTSTATUS
GcKmImx8mpDisplay::HwCommitVidPn(
    const D3DKMDT_VIDPN_SOURCE_MODE* pSourceMode,
    const D3DKMDT_VIDPN_TARGET_MODE* pTargetMode,
    IN_CONST_PDXGKARG_COMMITVIDPN_CONST pCommitVidPn)
{
    struct lcdifv3_plane_state plane_state;

    UINT FrameBufferPhysicalAddress = 0;
    UINT TileMode = 0;
    DXGI_FORMAT ColorFormat;

    if (GcKmdGlobal::s_DriverMode == FullDriver)
    {
        GcKmAllocation* pPrimaryAllocation = (GcKmAllocation*)pCommitVidPn->hPrimaryAllocation;

        FrameBufferPhysicalAddress = (UINT)(pPrimaryAllocation->m_gpuPhysicalAddress.SegmentOffset + m_LocalVidMemPhysicalBase + pPrimaryAllocation->m_linearOffset);
        TileMode = pPrimaryAllocation->m_hwTileMode;

        ColorFormat = pPrimaryAllocation->m_format;
        plane_state.pitch = pPrimaryAllocation->m_hwPitch;
        plane_state.src_w = pPrimaryAllocation->m_hwWidthPixels;
        plane_state.src_h = pPrimaryAllocation->m_hwHeightPixels;
    }
    else {
        FrameBufferPhysicalAddress = m_FbPhysicalAddr.LowPart;
        TileMode = 0;

        if (!g_bUsePreviousPostDisplayInfo) {
            ColorFormat = TranslateD3dDdiToDxgiFormat(pSourceMode->Format.Graphics.PixelFormat);
            plane_state.pitch = pSourceMode->Format.Graphics.Stride;
            plane_state.src_w = pSourceMode->Format.Graphics.VisibleRegionSize.cx;
            plane_state.src_h = pSourceMode->Format.Graphics.VisibleRegionSize.cy;
        }
        else {
            ColorFormat = TranslateD3dDdiToDxgiFormat(m_PreviousPostDisplayInfo.ColorFormat);
            plane_state.pitch = m_PreviousPostDisplayInfo.Pitch;
            plane_state.src_w = m_PreviousPostDisplayInfo.Width;
            plane_state.src_h = m_PreviousPostDisplayInfo.Height;
        }
    }
    plane_state.format = TranslateDxgiToDrmFormat(ColorFormat);
    plane_state.fb_addr = FrameBufferPhysicalAddress;
    plane_state.mode_change = true;

    printk_debug("HwCommitVidPn: plane_state w=%d h=%d pitch=%d wincolorfmt=%d drmcolorfmt=%d addr=0x%x\n", plane_state.src_w, plane_state.src_h, plane_state.pitch, (UINT)ColorFormat, plane_state.format, plane_state.fb_addr);
    printk_debug("HwCommitVidPn: target_mode totw=%d toth=%d actw=%d acth=%d pclk=%d\n", pTargetMode->VideoSignalInfo.TotalSize.cx, pTargetMode->VideoSignalInfo.TotalSize.cy,
        pTargetMode->VideoSignalInfo.ActiveSize.cx, pTargetMode->VideoSignalInfo.ActiveSize.cy, pTargetMode->VideoSignalInfo.PixelRate);

    //
    // For detailed mode timing info, a monitor mode (commonly native)
    // in EDID should be matched to based on the target/source mode
    //
    // And then code ported from crtc_atomic_enable() can be used
    // to actually set the monitor mode on the DCSS display controller
    //

    void *pEdid;
    struct videomode vm;

    UINT EdidSize = m_LvdsTransmitter.GetCachedEdid(&pEdid);
    if (!GetDisplayModeTiming(pEdid, EdidSize, pTargetMode, &vm))
    {
        printk("HwCommitVidPn: Error getting display timing from EDID.\n");
        return STATUS_INVALID_PARAMETER;
    }
    if (m_LvdsTransmitter.m_i2c_hdmi.is_initialized) {
        /* IT6263 converter needs certain edges */
        vm.flags = (display_flags)(vm.flags & ~(DISPLAY_FLAGS_HSYNC_LOW | DISPLAY_FLAGS_VSYNC_LOW | DISPLAY_FLAGS_PIXDATA_POSEDGE));
        vm.flags = (display_flags)(vm.flags | (DISPLAY_FLAGS_HSYNC_HIGH | DISPLAY_FLAGS_VSYNC_HIGH | DISPLAY_FLAGS_PIXDATA_NEGEDGE));
    }
    printk_debug("HwCommitVidPn: vm(edid) w=%d h=%d pclk=%d flags=0x%x\n", vm.hactive, vm.vactive, vm.pixelclock, vm.flags);

    /* Check mode */
    UINT bus_format = (UINT)imx8mp_ldb_encoder_get_crtc_format(&m_LvdsTransmitter.lvds_pdev);
    if (lcdifv3_crtc_atomic_check(&lcdif_crtc_pdev, bus_format) != 0) {
        return STATUS_INVALID_PARAMETER;
    }

    if (m_LvdsTransmitter.m_i2c_hdmi.is_initialized) {
        it6263_bridge_disable(&m_LvdsTransmitter.m_i2c_hdmi);
    }
    imx8mp_ldb_encoder_disable(&m_LvdsTransmitter.lvds_pdev);
    lcdifv3_crtc_atomic_disable(&lcdif_crtc_pdev);

    lcdifv3_plane_atomic_update(&lcdif_crtc_pdev, CRTC_PLANE_INDEX_PRIMARY, &plane_state);

    /* lcdifv3_crtc_mode_set must set pixel clock earlier than imx8mp_ldb_encoder_atomic_mode_set, where LDB clock is set. Both these clock share VIDEO_PLL and
    PLL setting table is computed for pixel clock. So if LDB clock was set first, PLL wouldn't be set correctly.
    because of this limitation lcdifv3_crtc_mode_set was detached from lcdifv3_crtc_atomic_enable. */
    lcdifv3_crtc_mode_set(&lcdif_crtc_pdev, &vm, bus_format);

    imx8mp_ldb_encoder_atomic_mode_set(&m_LvdsTransmitter.lvds_pdev, &vm);
    if (m_LvdsTransmitter.m_i2c_hdmi.is_initialized) {
        it6263_bridge_mode_set(&m_LvdsTransmitter.m_i2c_hdmi, &vm);
    }

    lcdifv3_crtc_atomic_enable(&lcdif_crtc_pdev);
    imx8mp_ldb_encoder_enable(&m_LvdsTransmitter.lvds_pdev);
    if (m_LvdsTransmitter.m_i2c_hdmi.is_initialized) {
        it6263_bridge_enable(&m_LvdsTransmitter.m_i2c_hdmi);
    }

    return STATUS_SUCCESS;
}

NTSTATUS
GcKmImx8mpDisplay::ControlInterrupt(
    IN_CONST_DXGK_INTERRUPT_TYPE    InterruptType,
    IN_BOOLEAN  EnableInterrupt)
{
    switch (InterruptType)
    {
    case DXGK_INTERRUPT_CRTC_VSYNC:
    case DXGK_INTERRUPT_DISPLAYONLY_VSYNC:
        if (EnableInterrupt) {
            lcdifv3_enable_vblank(&lcdif_crtc_pdev);
        }
        else {
            lcdifv3_disable_vblank(&lcdif_crtc_pdev);
        }
        break;
    }

    return STATUS_SUCCESS;
}

GC_PAGED_SEGMENT_END; //========================================================

GC_NONPAGED_SEGMENT_BEGIN; //===================================================

NTSTATUS
GcKmImx8mpDisplay::SetVidPnSourceAddressWithMultiPlaneOverlay3(
    IN_OUT_PDXGKARG_SETVIDPNSOURCEADDRESSWITHMULTIPLANEOVERLAY3 pSetMpo3)
{
    struct lcdifv3_plane_state plane_state;

    NT_ASSERT(pSetMpo3->PlaneCount == 1);
    if (pSetMpo3->ppPlanes[0]->InputFlags.Enabled)
    {
        NT_ASSERT(pSetMpo3->ppPlanes[0]->ContextCount == 1);

        GcKmAllocation *pAllocation = (GcKmAllocation *)pSetMpo3->ppPlanes[0]->ppContextData[0]->hAllocation;

        m_FrontBufferSegmentOffset = pSetMpo3->ppPlanes[0]->ppContextData[0]->SegmentAddress;
        plane_state.fb_addr = m_LocalVidMemPhysicalBase + m_FrontBufferSegmentOffset.LowPart + pAllocation->m_linearOffset;

        plane_state.format = TranslateDxgiToDrmFormat(pAllocation->m_format);
        plane_state.pitch = pAllocation->m_hwPitch;
        plane_state.src_w = pAllocation->m_hwWidthPixels;
        plane_state.src_h = pAllocation->m_hwHeightPixels;

        /* Assume only address has changed */
        plane_state.mode_change = false;

        lcdifv3_plane_atomic_update(&lcdif_crtc_pdev, CRTC_PLANE_INDEX_PRIMARY, &plane_state);
        lcdifv3_crtc_atomic_flush(&lcdif_crtc_pdev);
    }
    else
    {
        m_FrontBufferSegmentOffset.QuadPart = -1L;
    }
    return STATUS_SUCCESS;
}

BOOLEAN
GcKmImx8mpDisplay::InterruptRoutine(UINT MessageNumber)
{
    if (GcKmdGlobal::s_DriverMode == RenderOnly)
    {
        return FALSE;
    }

    if (lcdifv3_poll_vblank(&lcdif_crtc_pdev))
    {
        RtlZeroMemory(&m_InterruptData, sizeof(m_InterruptData));

        if (GcKmdGlobal::s_DriverMode == FullDriver)
        {
            m_InterruptData.InterruptType = DXGK_INTERRUPT_CRTC_VSYNC;
        }
        else
        {
            m_InterruptData.InterruptType = DXGK_INTERRUPT_DISPLAYONLY_VSYNC;
        }
        m_InterruptData.CrtcVsync.VidPnTargetId = BaseTransmitter::LVDS0_CHILD_UID;
        m_InterruptData.CrtcVsync.PhysicalAddress = m_FrontBufferSegmentOffset;
        m_InterruptData.CrtcVsync.PhysicalAdapterMask = 1;
        m_InterruptData.Flags.ValidPhysicalAdapterMask = TRUE;

        m_pDxgkInterface->DxgkCbNotifyInterrupt(m_pDxgkInterface->DeviceHandle, &m_InterruptData);

        lcdifv3_clear_vblank(&lcdif_crtc_pdev);

        m_pDxgkInterface->DxgkCbQueueDpc(m_pDxgkInterface->DeviceHandle);

        return TRUE;
    }

    return FALSE;
}

GC_NONPAGED_SEGMENT_END; //=====================================================
