{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# RISC-V Processor FPGA Verification\n",
    "## 32-bit Signed Integer Sorting — PYNQ Hardware-Mapped Edition\n",
    "\n",
    "**Hardware topology:**\n",
    "```\n",
    "  PS (ARM / Jupyter)                 PL (FPGA fabric)\n",
    "  ─────────────────    AXI-Lite      ────────────────────────────────\n",
    "  MMIO(iram) ──────────────────────► axi_bram_ctrl_1  → Instruction RAM\n",
    "  MMIO(dram) ──────────────────────► axi_bram_ctrl_0  → Data RAM\n",
    "  MMIO(gpio) ──────────────────────► axi_gpio_0       → reset_n pin\n",
    "                                                           │\n",
    "                                                      RISC-V Core\n",
    "```\n",
    "The program is a **fully-unrolled bubble sort** generated as raw 32-bit machine words\n",
    "directly in Python — no assembler toolchain required.  \n",
    "A sentinel value `0xDEADBEEF` written to `dram[0x100]` signals completion.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 1. Imports & Test Parameters"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Imports OK.\n",
      "  Array size : 32 x int32  (128 bytes)\n",
      "  Sentinel   : 0xDEADBEAF @ dram+0x100\n"
     ]
    }
   ],
   "source": [
    "import struct\n",
    "import time\n",
    "import random\n",
    "import numpy as np\n",
    "from typing import List, Tuple\n",
    "\n",
    "# ─── Test parameters ─────────────────────────────────────────────────────────\n",
    "NUM_ELEMENTS_TO_SORT = 32      # fixed: the sort network is hard-wired for 32 elements\n",
    "PRNG_SEED_VALUE = 42\n",
    "MAX_EXECUTION_TIMEOUT_SECONDS = 10.0    # seconds to wait for 0xDEADBEEF sentinel\n",
    "COMPLETION_CHECK_INTERVAL_SECONDS = 0.001   # 1 ms polling interval\n",
    "\n",
    "# ─── Memory-map constants (RISC-V core's address space) ──────────────────────\n",
    "# The core boots at PC=0 and uses x0 (hardwired zero) as its base-address\n",
    "# register, so the data array lives at dram offset 0x000.\n",
    "DRAM_SORT_ARRAY_BASE_ADDR = 0x000   # byte offset in dram where the 32-element array starts\n",
    "DRAM_COMPLETION_FLAG_ADDR  = 0x100   # byte offset where the done sentinel is written\n",
    "COMPLETION_MAGIC_VALUE     = 0xDEADBEAF\n",
    "\n",
    "SIGNED_INT32_MINIMUM_VALUE = -100\n",
    "SIGNED_INT32_MAXIMUM_VALUE =  100\n",
    "\n",
    "print('Imports OK.')\n",
    "print(f'  Array size : {NUM_ELEMENTS_TO_SORT} x int32  ({NUM_ELEMENTS_TO_SORT*4} bytes)')\n",
    "print(f'  Sentinel   : 0x{COMPLETION_MAGIC_VALUE:08X} @ dram+0x{DRAM_COMPLETION_FLAG_ADDR:03X}')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 2. Load Overlay & Map Hardware"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Loading overlay...\n",
      "Overlay loaded.\n",
      "  IPs  : ['axi_gpio_0', 'processing_system7_0']\n",
      "  Mems : ['axi_bram_ctrl_0', 'axi_bram_ctrl_1', 'PSDDR']\n",
      "Hardware mapped. Core is HALTED.\n",
      "  iram @ 0x42000000  (16 KB)\n",
      "  dram @ 0x40000000  (16 KB)\n",
      "  gpio @ 0x41200000\n"
     ]
    }
   ],
   "source": [
    "from pynq import Overlay, MMIO\n",
    "\n",
    "BITSTREAM_FILENAME = 'design_1_wrapper.bit'\n",
    "\n",
    "print('Loading overlay...')\n",
    "fpga_overlay = Overlay(BITSTREAM_FILENAME)\n",
    "print('Overlay loaded.')\n",
    "print('  IPs  :', list(fpga_overlay.ip_dict.keys()))\n",
    "print('  Mems :', list(fpga_overlay.mem_dict.keys()))\n",
    "\n",
    "# ─── BRAM controllers ────────────────────────────────────────────────────────\n",
    "iram_interface_info = fpga_overlay.mem_dict['axi_bram_ctrl_1']   # Instruction RAM\n",
    "dram_interface_info = fpga_overlay.mem_dict['axi_bram_ctrl_0']   # Data RAM\n",
    "\n",
    "instruction_memory = MMIO(iram_interface_info['phys_addr'], iram_interface_info['addr_range'])\n",
    "data_memory = MMIO(dram_interface_info['phys_addr'], dram_interface_info['addr_range'])\n",
    "\n",
    "# ─── GPIO — reset control ─────────────────────────────────────────────────────\n",
    "# GPIO DATA register offset 0x0:\n",
    "#   write 0 → assert reset   (core frozen at PC=0)\n",
    "#   write 1 → de-assert reset (core runs freely)\n",
    "gpio_interface_info = fpga_overlay.ip_dict['axi_gpio_0']\n",
    "reset_controller = MMIO(gpio_interface_info['phys_addr'], gpio_interface_info['addr_range'])\n",
    "\n",
    "def freeze_processor():\n",
    "    reset_controller.write(0x0, 0x0)   # assert reset\n",
    "\n",
    "def release_processor():\n",
    "    reset_controller.write(0x0, 0x1)   # de-assert reset → execution begins at PC=0\n",
    "\n",
    "# Start with the core held in reset\n",
    "freeze_processor()\n",
    "print('Hardware mapped. Core is HALTED.')\n",
    "print(f'  iram @ 0x{iram_interface_info[\"phys_addr\"]:08X}  ({iram_interface_info[\"addr_range\"]//1024} KB)')\n",
    "print(f'  dram @ 0x{dram_interface_info[\"phys_addr\"]:08X}  ({dram_interface_info[\"addr_range\"]//1024} KB)')\n",
    "print(f'  gpio @ 0x{gpio_interface_info[\"phys_addr\"]:08X}')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3. Machine-Code Program Generator\n",
    "\n",
    "Builds a **fully-unrolled bubble sort** as raw 32-bit RISC-V instruction words.  \n",
    "No assembler needed — each `enc_*` function manually packs instruction fields\n",
    "according to the RV32I spec."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Program generated: 2980 instructions  (11920 bytes)\n",
      "  Compare-swap blocks : 2976  (496 blocks x 6 instr)\n",
      "  Epilogue            : 4 instructions\n"
     ]
    }
   ],
   "source": [
    "def _extract_bits(x, bits): return x & ((1 << bits) - 1)\n",
    "\n",
    "# ── RV32I instruction encoders ────────────────────────────────────────────────\n",
    "def encode_beq(source1_reg, source2_reg, branch_offset_signed_13bit):      # B-format  (imm bits shuffled per RV32I spec)\n",
    "    assert branch_offset_signed_13bit % 2 == 0, 'branch offset must be even'\n",
    "    imm = _extract_bits(branch_offset_signed_13bit, 13)\n",
    "    return (((imm>>12)&1)<<31) | (((imm>>5)&0x3F)<<25) | (_extract_bits(source2_reg,5)<<20) | \\\n",
    "           (_extract_bits(source1_reg,5)<<15) | (0b000<<12) | (((imm>>1)&0xF)<<8) | (((imm>>11)&1)<<7) | 0x63\n",
    "\n",
    "def encode_slt(destination_reg, source1_reg, source2_reg):       # R-format  signed less-than\n",
    "    return (0b0000000<<25) | (_extract_bits(source2_reg,5)<<20) | (_extract_bits(source1_reg,5)<<15) | (0b010<<12) | (_extract_bits(destination_reg,5)<<7) | 0x33\n",
    "\n",
    "\n",
    "def encode_addi(destination_reg, source_reg, signed_immediate_12bit):      # I-format\n",
    "    return (_extract_bits(signed_immediate_12bit,12)<<20) | (_extract_bits(source_reg,5)<<15) | (0b000<<12) | (_extract_bits(destination_reg,5)<<7) | 0x13\n",
    "\n",
    "def encode_lw(destination_reg, base_address_reg, byte_offset_12bit):        # I-format  (funct3=010)\n",
    "    return (_extract_bits(byte_offset_12bit,12)<<20) | (_extract_bits(base_address_reg,5)<<15) | (0b010<<12) | (_extract_bits(destination_reg,5)<<7) | 0x03\n",
    "\n",
    "def encode_lui(destination_reg, upper_immediate_20bit):          # U-format\n",
    "    return (_extract_bits(upper_immediate_20bit,20)<<12) | (_extract_bits(destination_reg,5)<<7) | 0x37\n",
    "\n",
    "def encode_sw(source_data_reg, base_address_reg, byte_offset_12bit):       # S-format  (imm split: bits 11:5 and 4:0)\n",
    "    imm = _extract_bits(byte_offset_12bit, 12)\n",
    "    return (((imm>>5)&0x7F)<<25) | (_extract_bits(source_data_reg,5)<<20) | (_extract_bits(base_address_reg,5)<<15) | (0b010<<12) | ((imm&0x1F)<<7) | 0x23\n",
    "\n",
    "\n",
    "# ── Sort-network generator ────────────────────────────────────────────────────\n",
    "def generate_unrolled_bubble_sort_program() -> Tuple[List[int], List[str]]:\n",
    "    \"\"\"\n",
    "    Emit a fully-unrolled bubble sort for 32 int32 elements.\n",
    "\n",
    "    Register map:\n",
    "      x0  = 0  (hardwired zero, also used as base-address pointer -> array at addr 0)\n",
    "      x7  = arr[j]       (element a)\n",
    "      x8  = arr[j+1]     (element b)\n",
    "      x9  = slt result   (1 = out-of-order, 0 = sorted)\n",
    "      x12 = scratch for done-sentinel write\n",
    "\n",
    "    Each compare-swap block (6 instructions, 24 bytes):\n",
    "      lw  x7, off(x0)        # load a\n",
    "      lw  x8, off+4(x0)      # load b\n",
    "      slt x9, x8, x7         # x9 = (b < a) ? 1 : 0\n",
    "      beq x9, x0, +12        # skip 2 stores if already sorted\n",
    "      sw  x8, off(x0)        # arr[j]   = b  (swap)\n",
    "      sw  x7, off+4(x0)      # arr[j+1] = a\n",
    "\n",
    "    Epilogue writes 0xDEADBEEF to dram[0x100] then spins forever.\n",
    "    \"\"\"\n",
    "    reg_zero, reg_element_a, reg_element_b, reg_comparison_result, reg_sentinel_builder = 0, 7, 8, 9, 12\n",
    "    instruction_list: List[int] = []\n",
    "    assembly_listing:  List[str] = []\n",
    "\n",
    "    for pass_number in range(31):              # 31 passes\n",
    "        for element_index in range(31 - pass_number):      # shrinking inner window\n",
    "            byte_offset = 4 * element_index\n",
    "            instruction_list.append(encode_lw (reg_element_a, reg_zero, byte_offset    ));  assembly_listing.append(f'lw   x7, {byte_offset}(x0)')\n",
    "            instruction_list.append(encode_lw (reg_element_b, reg_zero, byte_offset + 4));  assembly_listing.append(f'lw   x8, {byte_offset+4}(x0)')\n",
    "            instruction_list.append(encode_slt(reg_comparison_result, reg_element_b, reg_element_a     ));  assembly_listing.append(f'slt  x9, x8, x7')\n",
    "            instruction_list.append(encode_beq(reg_comparison_result, reg_zero, 12     ));  assembly_listing.append(f'beq  x9, x0, +12')\n",
    "            instruction_list.append(encode_sw (reg_element_b, reg_zero, byte_offset    ));  assembly_listing.append(f'sw   x8, {byte_offset}(x0)')\n",
    "            instruction_list.append(encode_sw (reg_element_a, reg_zero, byte_offset + 4));  assembly_listing.append(f'sw   x7, {byte_offset+4}(x0)')\n",
    "\n",
    "    # Epilogue: write 0xDEADBEEF to dram[0x100], then infinite loop (halt)\n",
    "    # 0xDEADBEEF = 0xDEADC000 + (-337)  because addi sign-extends 12-bit imm\n",
    "    instruction_list.append(encode_lui (reg_sentinel_builder,       0xDEADC));  assembly_listing.append('lui  x12, 0xDEADC')\n",
    "    instruction_list.append(encode_addi(reg_sentinel_builder, reg_sentinel_builder,  -337   ));  assembly_listing.append('addi x12, x12, -337')\n",
    "    instruction_list.append(encode_sw  (reg_sentinel_builder, reg_zero,   0x100  ));  assembly_listing.append('sw   x12, 256(x0)')\n",
    "    instruction_list.append(encode_beq (reg_zero,  reg_zero,   0      ));  assembly_listing.append('beq  x0, x0, 0   # halt')\n",
    "\n",
    "    return instruction_list, assembly_listing\n",
    "\n",
    "GENERATED_MACHINE_CODE, ASSEMBLY_CODE_LISTING = generate_unrolled_bubble_sort_program()\n",
    "print(f'Program generated: {len(GENERATED_MACHINE_CODE)} instructions  ({len(GENERATED_MACHINE_CODE)*4} bytes)')\n",
    "print(f'  Compare-swap blocks : {len(GENERATED_MACHINE_CODE) - 4}  (496 blocks x 6 instr)')\n",
    "print(f'  Epilogue            : 4 instructions')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 4. Load Program into Instruction RAM"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Loaded 2980 words into iram  (offsets 0x0000 – 0x2E8C)\n",
      "\n",
      "Readback check (first 4 instructions):\n",
      "  [   0] wrote=0x00002383  read=0x00002383  OK\n",
      "  [   1] wrote=0x00402403  read=0x00402403  OK\n",
      "  [   2] wrote=0x007424B3  read=0x007424B3  OK\n",
      "  [   3] wrote=0x00048663  read=0x00048663  OK\n",
      "Readback: PASS\n"
     ]
    }
   ],
   "source": [
    "def upload_program_to_instruction_memory(instruction_words: List[int]):\n",
    "    \"\"\"\n",
    "    Write each 32-bit instruction word into iram at consecutive 4-byte offsets.\n",
    "    The core resets to PC=0, so instruction 0 maps to iram byte offset 0.\n",
    "    The core is kept in reset (halted) during the write.\n",
    "    \"\"\"\n",
    "    freeze_processor()\n",
    "    for instruction_index, instruction_word in enumerate(instruction_words):\n",
    "        instruction_memory.write(instruction_index * 4, instruction_word & 0xFFFF_FFFF)\n",
    "    print(f'Loaded {len(instruction_words)} words into iram'\n",
    "          f'  (offsets 0x0000 – 0x{(len(instruction_words)-1)*4:04X})')\n",
    "\n",
    "upload_program_to_instruction_memory(GENERATED_MACHINE_CODE)\n",
    "\n",
    "# ── Readback sanity check (first 4 instructions) ─────────────────────────────\n",
    "print('\\nReadback check (first 4 instructions):')\n",
    "verification_passed = True\n",
    "for instruction_index in range(4):\n",
    "    expected_value = GENERATED_MACHINE_CODE[instruction_index] & 0xFFFF_FFFF\n",
    "    readback_value = instruction_memory.read(instruction_index * 4)\n",
    "    values_match = readback_value == expected_value\n",
    "    if not values_match:\n",
    "        verification_passed = False\n",
    "    status_marker = 'OK' if values_match else 'MISMATCH'\n",
    "    print(f'  [{instruction_index:4d}] wrote=0x{expected_value:08X}  read=0x{readback_value:08X}  {status_marker}')\n",
    "print('Readback:', 'PASS' if verification_passed else 'FAIL — check AXI-BRAM wiring')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 5. Helper Functions — dram I/O & Reference Model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Helpers defined.\n",
      "Test input : [-100, 100, 0, -1, -30, -38, -43, -65, 88, -74, 73, 89, 39, -78, 51, 8, -92, -93, -77, -45, -41, 29, 54, -94, 43, -50, 83, 66, 79, 39, 7, -44]\n",
      "Golden     : [-100, -94, -93, -92, -78, -77, -74, -65, -50, -45, -44, -43, -41, -38, -30, -1, 0, 7, 8, 29, 39, 39, 43, 51, 54, 66, 73, 79, 83, 88, 89, 100]\n"
     ]
    }
   ],
   "source": [
    "# ── Signed <-> unsigned conversion ───────────────────────────────────────────\n",
    "def convert_signed_to_unsigned_32bit(signed_value: int) -> int:\n",
    "    return struct.unpack('<I', struct.pack('<i', signed_value))[0]\n",
    "\n",
    "def convert_unsigned_to_signed_32bit(unsigned_value: int) -> int:\n",
    "    return struct.unpack('<i', struct.pack('<I', unsigned_value & 0xFFFF_FFFF))[0]\n",
    "\n",
    "# ── dram helpers ──────────────────────────────────────────────────────────────\n",
    "def upload_array_to_data_memory(integer_array: List[int], base_address: int = DRAM_SORT_ARRAY_BASE_ADDR):\n",
    "    for array_index, signed_value in enumerate(integer_array):\n",
    "        data_memory.write(base_address + array_index * 4, convert_signed_to_unsigned_32bit(signed_value))\n",
    "\n",
    "def read_array_from_data_memory(num_elements: int, base_address: int = DRAM_SORT_ARRAY_BASE_ADDR) -> List[int]:\n",
    "    return [convert_unsigned_to_signed_32bit(data_memory.read(base_address + element_index * 4)) for element_index in range(num_elements)]\n",
    "\n",
    "def clear_completion_sentinel():\n",
    "    data_memory.write(DRAM_COMPLETION_FLAG_ADDR, 0x00000000)\n",
    "\n",
    "def read_completion_sentinel() -> int:\n",
    "    return data_memory.read(DRAM_COMPLETION_FLAG_ADDR) & 0xFFFF_FFFF\n",
    "\n",
    "# ── Test-vector generator ─────────────────────────────────────────────────────\n",
    "def generate_random_test_array(array_size: int = NUM_ELEMENTS_TO_SORT, random_seed: int = PRNG_SEED_VALUE) -> List[int]:\n",
    "    prng = random.Random(random_seed)\n",
    "    test_array = [prng.randint(SIGNED_INT32_MINIMUM_VALUE, SIGNED_INT32_MAXIMUM_VALUE) for _ in range(array_size)]\n",
    "    # Force boundary values into the first slots so they're always exercised\n",
    "    test_array[0] = SIGNED_INT32_MINIMUM_VALUE\n",
    "    test_array[1] = SIGNED_INT32_MAXIMUM_VALUE\n",
    "    test_array[2] = 0\n",
    "    test_array[3] = -1\n",
    "    return test_array\n",
    "\n",
    "print('Helpers defined.')\n",
    "\n",
    "# Preview the main test vector\n",
    "primary_test_input = generate_random_test_array()\n",
    "golden_reference_output     = sorted(primary_test_input)\n",
    "print('Test input :', primary_test_input)\n",
    "print('Golden     :', golden_reference_output)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 6. Run on FPGA"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Running main sort test on FPGA...\n",
      "Done in 1.798 ms\n",
      "DUT output : [-100, -94, -93, -92, -78, -77, -74, -65, -50, -45, -44, -43, -41, -38, -30, -1, 0, 7, 8, 29, 39, 39, 43, 51, 54, 66, 73, 79, 83, 88, 89, 100]\n"
     ]
    }
   ],
   "source": [
    "def execute_sort_on_fpga_hardware(unsorted_array: List[int],\n",
    "                     max_timeout_seconds: float = MAX_EXECUTION_TIMEOUT_SECONDS) -> Tuple[List[int], float]:\n",
    "    \"\"\"\n",
    "    Full run sequence:\n",
    "      1. freeze_processor()              — freeze core while setting up\n",
    "      2. clear_completion_sentinel()        — zero out sentinel so we don't read stale data\n",
    "      3. upload_array_to_data_memory()    — load input into data RAM\n",
    "      4. release_processor()               — release reset; core fetches from iram PC=0\n",
    "      5. poll dram[0x100]         — wait for 0xDEADBEEF (done sentinel)\n",
    "      6. freeze_processor()              — re-assert reset\n",
    "      7. read_array_from_data_memory()   — collect sorted result\n",
    "\n",
    "    Returns (sorted_array, elapsed_seconds).\n",
    "    Raises TimeoutError if sentinel never appears within `max_timeout_seconds` seconds.\n",
    "    \"\"\"\n",
    "    freeze_processor()\n",
    "    clear_completion_sentinel()\n",
    "    upload_array_to_data_memory(unsorted_array)\n",
    "\n",
    "    start_time = time.perf_counter()\n",
    "    release_processor()                        # <-- core starts executing here\n",
    "\n",
    "    timeout_deadline = start_time + max_timeout_seconds\n",
    "    while time.perf_counter() < timeout_deadline:\n",
    "        if read_completion_sentinel() == COMPLETION_MAGIC_VALUE:\n",
    "            break\n",
    "        time.sleep(COMPLETION_CHECK_INTERVAL_SECONDS)\n",
    "    else:\n",
    "        freeze_processor()\n",
    "        raise TimeoutError(\n",
    "            f'Sentinel 0x{COMPLETION_MAGIC_VALUE:08X} not seen after {max_timeout_seconds}s. '\n",
    "            f'dram[0x100] = 0x{read_completion_sentinel():08X}'\n",
    "        )\n",
    "\n",
    "    elapsed_time_seconds = time.perf_counter() - start_time\n",
    "    freeze_processor()\n",
    "    sorted_result = read_array_from_data_memory(len(unsorted_array))\n",
    "    return sorted_result, elapsed_time_seconds\n",
    "\n",
    "\n",
    "print('Running main sort test on FPGA...')\n",
    "hardware_sorted_output, execution_time_seconds = execute_sort_on_fpga_hardware(primary_test_input)\n",
    "print(f'Done in {execution_time_seconds*1000:.3f} ms')\n",
    "print('DUT output :', hardware_sorted_output)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 7. Verification & Reporting"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "==========================================================\n",
      "  Main test:  PASSED\n",
      "==========================================================\n",
      "==========================================================\n"
     ]
    }
   ],
   "source": [
    "def verify_sort_correctness(hardware_output: List[int], expected_output: List[int], original_input: List[int],\n",
    "           test_label: str = 'Main test') -> bool:\n",
    "    \"\"\"\n",
    "    Four-check verification suite:\n",
    "      1. Length preserved\n",
    "      2. Element-wise equality vs golden reference (Python sorted)\n",
    "      3. Multiset preservation — no elements lost or duplicated\n",
    "      4. Monotonicity — output is non-decreasing\n",
    "    \"\"\"\n",
    "    test_passed = True\n",
    "    error_messages, element_mismatches = [], []\n",
    "\n",
    "    if len(hardware_output) != len(expected_output):\n",
    "        error_messages.append(f'Length: DUT={len(hardware_output)}, expected={len(expected_output)}')\n",
    "        test_passed = False\n",
    "\n",
    "    for array_index, (hw_value, expected_value) in enumerate(zip(hardware_output, expected_output)):\n",
    "        if hw_value != expected_value:\n",
    "            element_mismatches.append((array_index, hw_value, expected_value))\n",
    "            test_passed = False\n",
    "\n",
    "    if sorted(hardware_output) != sorted(original_input):\n",
    "        error_messages.append('Multiset check FAILED — elements lost or corrupted.')\n",
    "        test_passed = False\n",
    "\n",
    "    for array_index in range(len(hardware_output) - 1):\n",
    "        if hardware_output[array_index] > hardware_output[array_index + 1]:\n",
    "            error_messages.append(f'Not monotone at [{array_index}]: {hardware_output[array_index]} > {hardware_output[array_index+1]}')\n",
    "            test_passed = False\n",
    "            break\n",
    "\n",
    "    separator_line = '=' * 58\n",
    "    print(separator_line)\n",
    "    print(f'  {test_label}:  {\"PASSED\" if test_passed else \"FAILED\"}')\n",
    "    print(separator_line)\n",
    "    if element_mismatches:\n",
    "        print(f'  Element mismatches ({len(element_mismatches)}):')\n",
    "        for idx, hw_val, expected_val in element_mismatches[:8]:\n",
    "            print(f'    [{idx:3d}]  DUT={hw_val:12d}  expected={expected_val:12d}')\n",
    "        if len(element_mismatches) > 8:\n",
    "            print(f'    ... and {len(element_mismatches)-8} more')\n",
    "    for error_msg in error_messages:\n",
    "        print(f'  ERROR: {error_msg}')\n",
    "    print(separator_line)\n",
    "    return test_passed\n",
    "\n",
    "primary_test_passed = verify_sort_correctness(hardware_sorted_output, golden_reference_output, primary_test_input)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 8. Extended / Corner-Case Tests\n",
    "\n",
    "All test cases are exactly 32 elements to match the fixed sort network."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "  Test name                   Time (ms)  Result\n",
      "  --------------------------------------------------\n",
      "  already_sorted                  1.910  PASS\n",
      "  reverse_sorted                  1.233  PASS\n",
      "  all_zeros                       1.221  PASS\n",
      "  all_same                        1.275  PASS\n",
      "  all_negative                    1.232  PASS\n",
      "  boundary_alt                    1.223  PASS\n",
      "  random_seed_99                  1.231  PASS\n",
      "  random_seed_1337                1.217  PASS\n",
      "\n",
      "Extended tests: ALL PASSED\n"
     ]
    }
   ],
   "source": [
    "ARRAY_LENGTH = NUM_ELEMENTS_TO_SORT   # 32\n",
    "\n",
    "CORNER_CASE_TEST_VECTORS = {\n",
    "    'already_sorted'  : list(range(ARRAY_LENGTH)),\n",
    "    'reverse_sorted'  : list(range(ARRAY_LENGTH - 1, -1, -1)),\n",
    "    'all_zeros'       : [0] * ARRAY_LENGTH,\n",
    "    'all_same'        : [42] * ARRAY_LENGTH,\n",
    "    'all_negative'    : [-(i + 1) for i in range(ARRAY_LENGTH)],\n",
    "    'boundary_alt'    : ([SIGNED_INT32_MINIMUM_VALUE, SIGNED_INT32_MAXIMUM_VALUE] * (ARRAY_LENGTH // 2))[:ARRAY_LENGTH],\n",
    "    'random_seed_99'  : generate_random_test_array(ARRAY_LENGTH, random_seed=99),\n",
    "    'random_seed_1337': generate_random_test_array(ARRAY_LENGTH, random_seed=1337),\n",
    "}\n",
    "\n",
    "extended_test_results = {}\n",
    "print(f'  {\"Test name\":<25}  {\"Time (ms)\":>10}  Result')\n",
    "print('  ' + '-' * 50)\n",
    "\n",
    "for test_name, test_array in CORNER_CASE_TEST_VECTORS.items():\n",
    "    try:\n",
    "        hardware_output, execution_time = execute_sort_on_fpga_hardware(test_array)\n",
    "        correctness_check = (hardware_output == sorted(test_array))\n",
    "    except TimeoutError as timeout_error:\n",
    "        print(f'  {test_name:<25}  {\"TIMEOUT\":>10}  FAIL  ({timeout_error})')\n",
    "        extended_test_results[test_name] = False\n",
    "        continue\n",
    "\n",
    "    extended_test_results[test_name] = correctness_check\n",
    "    status_tag = 'PASS' if correctness_check else 'FAIL'\n",
    "    print(f'  {test_name:<25}  {execution_time*1000:>10.3f}  {status_tag}')\n",
    "\n",
    "print()\n",
    "print('Extended tests:', 'ALL PASSED' if all(extended_test_results.values()) else 'SOME FAILED')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 9. Performance Sweep"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Running 10 timed trials (32 int32 each)...\n",
      "  Run  1: 1.873 ms\n",
      "  Run  2: 4.865 ms\n",
      "  Run  3: 1.247 ms\n",
      "  Run  4: 1.280 ms\n",
      "  Run  5: 1.253 ms\n",
      "  Run  6: 1.299 ms\n",
      "  Run  7: 1.260 ms\n",
      "  Run  8: 1.230 ms\n",
      "  Run  9: 1.221 ms\n",
      "  Run 10: 1.218 ms\n",
      "\n",
      "  Min  : 1.218 ms\n",
      "  Max  : 4.865 ms\n",
      "  Mean : 1.675 ms\n",
      "  Std  : 1.0799 ms\n"
     ]
    }
   ],
   "source": [
    "# Measure wall-clock time across multiple independent runs with different inputs.\n",
    "# (The hardware always sorts exactly 32 elements — only the data varies.)\n",
    "\n",
    "NUMBER_OF_TIMING_RUNS = 10\n",
    "execution_time_samples  = []\n",
    "\n",
    "print(f'Running {NUMBER_OF_TIMING_RUNS} timed trials (32 int32 each)...')\n",
    "for run_number in range(NUMBER_OF_TIMING_RUNS):\n",
    "    test_array = generate_random_test_array(NUM_ELEMENTS_TO_SORT, random_seed=run_number * 7 + 3)\n",
    "    _, elapsed_time = execute_sort_on_fpga_hardware(test_array)\n",
    "    execution_time_samples.append(elapsed_time * 1000)\n",
    "    print(f'  Run {run_number+1:2d}: {elapsed_time*1000:.3f} ms')\n",
    "\n",
    "print()\n",
    "print(f'  Min  : {min(execution_time_samples):.3f} ms')\n",
    "print(f'  Max  : {max(execution_time_samples):.3f} ms')\n",
    "print(f'  Mean : {np.mean(execution_time_samples):.3f} ms')\n",
    "print(f'  Std  : {np.std(execution_time_samples):.4f} ms')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 10. Hex Dump (for `$readmemh` in Verilog testbenches)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hex file written: test_sort.hex  (2980 lines)\n",
      "\n",
      "First 6 instructions (one compare-swap block):\n",
      "  00002383   # lw   x7, 0(x0)\n",
      "  00402403   # lw   x8, 4(x0)\n",
      "  007424b3   # slt  x9, x8, x7\n",
      "  00048663   # beq  x9, x0, +12\n",
      "  00802023   # sw   x8, 0(x0)\n",
      "  00702223   # sw   x7, 4(x0)\n",
      "  ...\n",
      "Epilogue (last 4):\n",
      "  deadc637   # lui  x12, 0xDEADC\n",
      "  eaf60613   # addi x12, x12, -337\n",
      "  10c02023   # sw   x12, 256(x0)\n",
      "  00000063   # beq  x0, x0, 0   # halt\n"
     ]
    }
   ],
   "source": [
    "HEX_OUTPUT_FILENAME = 'test_sort.hex'\n",
    "with open(HEX_OUTPUT_FILENAME, 'w') as hex_file:\n",
    "    for instruction_word in GENERATED_MACHINE_CODE:\n",
    "        hex_file.write(f'{instruction_word & 0xFFFFFFFF:08x}\\n')\n",
    "\n",
    "print(f'Hex file written: {HEX_OUTPUT_FILENAME}  ({len(GENERATED_MACHINE_CODE)} lines)')\n",
    "print()\n",
    "print('First 6 instructions (one compare-swap block):')\n",
    "for instruction_word, assembly_code in zip(GENERATED_MACHINE_CODE[:6], ASSEMBLY_CODE_LISTING[:6]):\n",
    "    print(f'  {instruction_word&0xFFFFFFFF:08x}   # {assembly_code}')\n",
    "print('  ...')\n",
    "print('Epilogue (last 4):')\n",
    "for instruction_word, assembly_code in zip(GENERATED_MACHINE_CODE[-4:], ASSEMBLY_CODE_LISTING[-4:]):\n",
    "    print(f'  {instruction_word&0xFFFFFFFF:08x}   # {assembly_code}')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 11. Final Summary"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "==================================================\n",
      "  FINAL RESULT : PASS\n",
      "==================================================\n",
      "  Main sort test      : PASS\n",
      "  already_sorted            : PASS\n",
      "  reverse_sorted            : PASS\n",
      "  all_zeros                 : PASS\n",
      "  all_same                  : PASS\n",
      "  all_negative              : PASS\n",
      "  boundary_alt              : PASS\n",
      "  random_seed_99            : PASS\n",
      "  random_seed_1337          : PASS\n",
      "==================================================\n",
      "  Mean exec time      : 1.675 ms\n",
      "==================================================\n",
      "Core halted. Done.\n"
     ]
    }
   ],
   "source": [
    "overall_pass_status = primary_test_passed and all(extended_test_results.values())\n",
    "\n",
    "print('=' * 50)\n",
    "print(f'  FINAL RESULT : {\"PASS\" if overall_pass_status else \"FAIL\"}')\n",
    "print('=' * 50)\n",
    "print(f'  Main sort test      : {\"PASS\" if primary_test_passed else \"FAIL\"}')\n",
    "for test_name, test_passed in extended_test_results.items():\n",
    "    print(f'  {test_name:<25} : {\"PASS\" if test_passed else \"FAIL\"}')\n",
    "print('=' * 50)\n",
    "print(f'  Mean exec time      : {np.mean(execution_time_samples):.3f} ms')\n",
    "print('=' * 50)\n",
    "\n",
    "freeze_processor()   # always leave the core in reset\n",
    "print('Core halted. Done.')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
