Generating HDL for page 14.71.62.1 ADDRESS CHANNEL CONTROLS at 9/8/2020 2:19:24 PM
Generating Statement for block at 4A with output pin(s) of OUT_4A_B
	and inputs of PS_LOGIC_GATE_J
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME,MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_C
	and inputs of MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10,MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_G
	and inputs of OUT_DOT_4B,OUT_DOT_4E,OUT_DOT_4C
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_F
	and inputs of PS_LOGIC_GATE_K
	and logic function of NOT
Generating Statement for block at 4E with output pin(s) of OUT_4E_F
	and inputs of PS_LOGIC_GATE_K
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_C
	and inputs of MS_1401_MODE_1,PS_OP_OR_OP_MOD_POSITION,MS_ADDRESS_SET_ROUTINE
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_G
	and inputs of PS_A_RING_4_TIME,PS_X_CYCLE
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_F
	and inputs of PS_LOGIC_GATE_A_OR_R
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_P
	and inputs of MS_ADDRESS_SET_ROUTINE,PS_I_RING_1_OR_6_TIME
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_K
	and inputs of PS_X_CYCLE,PS_A_RING_6_TIME
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_E
	and inputs of OUT_DOT_3F,OUT_DOT_4G,OUT_DOT_3H
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_D
	and inputs of PS_LOGIC_GATE_A_OR_R
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_R
	and inputs of PS_LOGIC_GATE_H
	and logic function of NOT
Generating Statement for block at 3H with output pin(s) of OUT_3H_R
	and inputs of MS_I_CYCLE
	and logic function of NOT
Generating Statement for block at 2H with output pin(s) of OUT_2H_B
	and inputs of OUT_DOT_5H
	and logic function of NOT
Generating Statement for block at 3I with output pin(s) of OUT_3I_C
	and inputs of PS_LOGIC_GATE_A_OR_R
	and logic function of NOT
Generating Statement for block at 2I with output pin(s) of OUT_2I_B
	and inputs of MS_ADDRESS_SET_ROUTINE
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B
	and inputs of OUT_4A_B,OUT_4B_G
	and logic function of OR
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C
	and inputs of OUT_4C_C,OUT_4D_F
	and logic function of OR
Generating Statement for block at 4E with output pin(s) of OUT_DOT_4E
	and inputs of OUT_4E_F,OUT_4F_G
	and logic function of OR
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F
	and inputs of OUT_3E_C,OUT_3F_F
	and logic function of OR
Generating Statement for block at 4G with output pin(s) of OUT_DOT_4G
	and inputs of OUT_4G_K,OUT_4H_R
	and logic function of OR
Generating Statement for block at 1C with output pin(s) of OUT_DOT_1C
	and inputs of OUT_2C_G,OUT_2G_E,OUT_2H_B
	and logic function of OR
Generating Statement for block at 3H with output pin(s) of OUT_DOT_3H
	and inputs of OUT_3H_R,OUT_3I_C,OUT_2I_B
	and logic function of OR
Generating Statement for block at 5H with output pin(s) of OUT_DOT_5H
	and inputs of OUT_5G_P,OUT_5H_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_ZERO_TO_ADDR_CH
	from gate output OUT_DOT_1C
