
TRACES_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  0c000000  0c000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007710  0c0001f4  0c0001f4  000101f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0c007904  0c007904  00017904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c0079b4  0c0079b4  0002e060  2**0
                  CONTENTS
  4 .ARM          00000008  0c0079b4  0c0079b4  000179b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0c0079bc  0c0079bc  0002e060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0c0079bc  0c0079bc  000179bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0c0079c0  0c0079c0  000179c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  30000000  0c0079c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .cfa_data     00002068  30000034  0c0079f8  00020034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .gnu.sgstubs  00000060  0c03e000  0c03e000  0002e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss          00000380  3000209c  3000209c  0003209c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  3000241c  3000241c  0003209c  2**0
                  ALLOC
 13 .ARM.attributes 00000036  00000000  00000000  0002e060  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019f39  00000000  00000000  0002e096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003b29  00000000  00000000  00047fcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001808  00000000  00000000  0004baf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001680  00000000  00000000  0004d300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00004892  00000000  00000000  0004e980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001bcf9  00000000  00000000  00053212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00111b9d  00000000  00000000  0006ef0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00180aa8  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000063ec  00000000  00000000  00180af8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f4 <__do_global_dtors_aux>:
 c0001f4:	b510      	push	{r4, lr}
 c0001f6:	4c05      	ldr	r4, [pc, #20]	; (c00020c <__do_global_dtors_aux+0x18>)
 c0001f8:	7823      	ldrb	r3, [r4, #0]
 c0001fa:	b933      	cbnz	r3, c00020a <__do_global_dtors_aux+0x16>
 c0001fc:	4b04      	ldr	r3, [pc, #16]	; (c000210 <__do_global_dtors_aux+0x1c>)
 c0001fe:	b113      	cbz	r3, c000206 <__do_global_dtors_aux+0x12>
 c000200:	4804      	ldr	r0, [pc, #16]	; (c000214 <__do_global_dtors_aux+0x20>)
 c000202:	e000      	b.n	c000206 <__do_global_dtors_aux+0x12>
 c000204:	bf00      	nop
 c000206:	2301      	movs	r3, #1
 c000208:	7023      	strb	r3, [r4, #0]
 c00020a:	bd10      	pop	{r4, pc}
 c00020c:	3000209c 	.word	0x3000209c
 c000210:	00000000 	.word	0x00000000
 c000214:	0c0078ec 	.word	0x0c0078ec

0c000218 <frame_dummy>:
 c000218:	b508      	push	{r3, lr}
 c00021a:	4b03      	ldr	r3, [pc, #12]	; (c000228 <frame_dummy+0x10>)
 c00021c:	b11b      	cbz	r3, c000226 <frame_dummy+0xe>
 c00021e:	4903      	ldr	r1, [pc, #12]	; (c00022c <frame_dummy+0x14>)
 c000220:	4803      	ldr	r0, [pc, #12]	; (c000230 <frame_dummy+0x18>)
 c000222:	e000      	b.n	c000226 <frame_dummy+0xe>
 c000224:	bf00      	nop
 c000226:	bd08      	pop	{r3, pc}
 c000228:	00000000 	.word	0x00000000
 c00022c:	300020a0 	.word	0x300020a0
 c000230:	0c0078ec 	.word	0x0c0078ec

0c000234 <strcmp>:
 c000234:	f810 2b01 	ldrb.w	r2, [r0], #1
 c000238:	f811 3b01 	ldrb.w	r3, [r1], #1
 c00023c:	2a01      	cmp	r2, #1
 c00023e:	bf28      	it	cs
 c000240:	429a      	cmpcs	r2, r3
 c000242:	d0f7      	beq.n	c000234 <strcmp>
 c000244:	1ad0      	subs	r0, r2, r3
 c000246:	4770      	bx	lr

0c000248 <__gnu_cmse_nonsecure_call>:
 c000248:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c00024c:	4627      	mov	r7, r4
 c00024e:	46a0      	mov	r8, r4
 c000250:	46a1      	mov	r9, r4
 c000252:	46a2      	mov	sl, r4
 c000254:	46a3      	mov	fp, r4
 c000256:	46a4      	mov	ip, r4
 c000258:	ed2d 8b10 	vpush	{d8-d15}
 c00025c:	f04f 0500 	mov.w	r5, #0
 c000260:	ec45 5b18 	vmov	d8, r5, r5
 c000264:	ec45 5a19 	vmov	s18, s19, r5, r5
 c000268:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c00026c:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c000270:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c000274:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c000278:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c00027c:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c000280:	eef1 5a10 	vmrs	r5, fpscr
 c000284:	f64f 7660 	movw	r6, #65376	; 0xff60
 c000288:	f6c0 76ff 	movt	r6, #4095	; 0xfff
 c00028c:	4035      	ands	r5, r6
 c00028e:	eee1 5a10 	vmsr	fpscr, r5
 c000292:	f384 8800 	msr	CPSR_f, r4
 c000296:	4625      	mov	r5, r4
 c000298:	4626      	mov	r6, r4
 c00029a:	47a4      	blxns	r4
 c00029c:	ecbd 8b10 	vpop	{d8-d15}
 c0002a0:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0c0002a4 <__aeabi_uldivmod>:
 c0002a4:	b953      	cbnz	r3, c0002bc <__aeabi_uldivmod+0x18>
 c0002a6:	b94a      	cbnz	r2, c0002bc <__aeabi_uldivmod+0x18>
 c0002a8:	2900      	cmp	r1, #0
 c0002aa:	bf08      	it	eq
 c0002ac:	2800      	cmpeq	r0, #0
 c0002ae:	bf1c      	itt	ne
 c0002b0:	f04f 31ff 	movne.w	r1, #4294967295
 c0002b4:	f04f 30ff 	movne.w	r0, #4294967295
 c0002b8:	f000 b982 	b.w	c0005c0 <__aeabi_idiv0>
 c0002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 c0002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 c0002c4:	f000 f806 	bl	c0002d4 <__udivmoddi4>
 c0002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 c0002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 c0002d0:	b004      	add	sp, #16
 c0002d2:	4770      	bx	lr

0c0002d4 <__udivmoddi4>:
 c0002d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0002d8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 c0002da:	4604      	mov	r4, r0
 c0002dc:	460f      	mov	r7, r1
 c0002de:	2b00      	cmp	r3, #0
 c0002e0:	d148      	bne.n	c000374 <__udivmoddi4+0xa0>
 c0002e2:	428a      	cmp	r2, r1
 c0002e4:	4694      	mov	ip, r2
 c0002e6:	d961      	bls.n	c0003ac <__udivmoddi4+0xd8>
 c0002e8:	fab2 f382 	clz	r3, r2
 c0002ec:	b143      	cbz	r3, c000300 <__udivmoddi4+0x2c>
 c0002ee:	f1c3 0120 	rsb	r1, r3, #32
 c0002f2:	409f      	lsls	r7, r3
 c0002f4:	fa02 fc03 	lsl.w	ip, r2, r3
 c0002f8:	409c      	lsls	r4, r3
 c0002fa:	fa20 f101 	lsr.w	r1, r0, r1
 c0002fe:	430f      	orrs	r7, r1
 c000300:	ea4f 411c 	mov.w	r1, ip, lsr #16
 c000304:	fa1f fe8c 	uxth.w	lr, ip
 c000308:	0c22      	lsrs	r2, r4, #16
 c00030a:	fbb7 f6f1 	udiv	r6, r7, r1
 c00030e:	fb01 7716 	mls	r7, r1, r6, r7
 c000312:	fb06 f00e 	mul.w	r0, r6, lr
 c000316:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 c00031a:	4290      	cmp	r0, r2
 c00031c:	d908      	bls.n	c000330 <__udivmoddi4+0x5c>
 c00031e:	eb1c 0202 	adds.w	r2, ip, r2
 c000322:	f106 37ff 	add.w	r7, r6, #4294967295
 c000326:	d202      	bcs.n	c00032e <__udivmoddi4+0x5a>
 c000328:	4290      	cmp	r0, r2
 c00032a:	f200 8137 	bhi.w	c00059c <__udivmoddi4+0x2c8>
 c00032e:	463e      	mov	r6, r7
 c000330:	1a12      	subs	r2, r2, r0
 c000332:	b2a4      	uxth	r4, r4
 c000334:	fbb2 f0f1 	udiv	r0, r2, r1
 c000338:	fb01 2210 	mls	r2, r1, r0, r2
 c00033c:	fb00 fe0e 	mul.w	lr, r0, lr
 c000340:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 c000344:	45a6      	cmp	lr, r4
 c000346:	d908      	bls.n	c00035a <__udivmoddi4+0x86>
 c000348:	eb1c 0404 	adds.w	r4, ip, r4
 c00034c:	f100 32ff 	add.w	r2, r0, #4294967295
 c000350:	d202      	bcs.n	c000358 <__udivmoddi4+0x84>
 c000352:	45a6      	cmp	lr, r4
 c000354:	f200 811c 	bhi.w	c000590 <__udivmoddi4+0x2bc>
 c000358:	4610      	mov	r0, r2
 c00035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 c00035e:	eba4 040e 	sub.w	r4, r4, lr
 c000362:	2600      	movs	r6, #0
 c000364:	b11d      	cbz	r5, c00036e <__udivmoddi4+0x9a>
 c000366:	40dc      	lsrs	r4, r3
 c000368:	2300      	movs	r3, #0
 c00036a:	e9c5 4300 	strd	r4, r3, [r5]
 c00036e:	4631      	mov	r1, r6
 c000370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000374:	428b      	cmp	r3, r1
 c000376:	d909      	bls.n	c00038c <__udivmoddi4+0xb8>
 c000378:	2d00      	cmp	r5, #0
 c00037a:	f000 80fd 	beq.w	c000578 <__udivmoddi4+0x2a4>
 c00037e:	2600      	movs	r6, #0
 c000380:	e9c5 0100 	strd	r0, r1, [r5]
 c000384:	4630      	mov	r0, r6
 c000386:	4631      	mov	r1, r6
 c000388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c00038c:	fab3 f683 	clz	r6, r3
 c000390:	2e00      	cmp	r6, #0
 c000392:	d14b      	bne.n	c00042c <__udivmoddi4+0x158>
 c000394:	428b      	cmp	r3, r1
 c000396:	f0c0 80f2 	bcc.w	c00057e <__udivmoddi4+0x2aa>
 c00039a:	4282      	cmp	r2, r0
 c00039c:	f240 80ef 	bls.w	c00057e <__udivmoddi4+0x2aa>
 c0003a0:	4630      	mov	r0, r6
 c0003a2:	2d00      	cmp	r5, #0
 c0003a4:	d0e3      	beq.n	c00036e <__udivmoddi4+0x9a>
 c0003a6:	e9c5 4700 	strd	r4, r7, [r5]
 c0003aa:	e7e0      	b.n	c00036e <__udivmoddi4+0x9a>
 c0003ac:	b902      	cbnz	r2, c0003b0 <__udivmoddi4+0xdc>
 c0003ae:	deff      	udf	#255	; 0xff
 c0003b0:	fab2 f382 	clz	r3, r2
 c0003b4:	2b00      	cmp	r3, #0
 c0003b6:	f040 809d 	bne.w	c0004f4 <__udivmoddi4+0x220>
 c0003ba:	1a89      	subs	r1, r1, r2
 c0003bc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 c0003c0:	b297      	uxth	r7, r2
 c0003c2:	2601      	movs	r6, #1
 c0003c4:	0c20      	lsrs	r0, r4, #16
 c0003c6:	fbb1 f2fe 	udiv	r2, r1, lr
 c0003ca:	fb0e 1112 	mls	r1, lr, r2, r1
 c0003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 c0003d2:	fb07 f002 	mul.w	r0, r7, r2
 c0003d6:	4288      	cmp	r0, r1
 c0003d8:	d90f      	bls.n	c0003fa <__udivmoddi4+0x126>
 c0003da:	eb1c 0101 	adds.w	r1, ip, r1
 c0003de:	f102 38ff 	add.w	r8, r2, #4294967295
 c0003e2:	bf2c      	ite	cs
 c0003e4:	f04f 0901 	movcs.w	r9, #1
 c0003e8:	f04f 0900 	movcc.w	r9, #0
 c0003ec:	4288      	cmp	r0, r1
 c0003ee:	d903      	bls.n	c0003f8 <__udivmoddi4+0x124>
 c0003f0:	f1b9 0f00 	cmp.w	r9, #0
 c0003f4:	f000 80cf 	beq.w	c000596 <__udivmoddi4+0x2c2>
 c0003f8:	4642      	mov	r2, r8
 c0003fa:	1a09      	subs	r1, r1, r0
 c0003fc:	b2a4      	uxth	r4, r4
 c0003fe:	fbb1 f0fe 	udiv	r0, r1, lr
 c000402:	fb0e 1110 	mls	r1, lr, r0, r1
 c000406:	fb00 f707 	mul.w	r7, r0, r7
 c00040a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 c00040e:	42a7      	cmp	r7, r4
 c000410:	d908      	bls.n	c000424 <__udivmoddi4+0x150>
 c000412:	eb1c 0404 	adds.w	r4, ip, r4
 c000416:	f100 31ff 	add.w	r1, r0, #4294967295
 c00041a:	d202      	bcs.n	c000422 <__udivmoddi4+0x14e>
 c00041c:	42a7      	cmp	r7, r4
 c00041e:	f200 80b4 	bhi.w	c00058a <__udivmoddi4+0x2b6>
 c000422:	4608      	mov	r0, r1
 c000424:	1be4      	subs	r4, r4, r7
 c000426:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 c00042a:	e79b      	b.n	c000364 <__udivmoddi4+0x90>
 c00042c:	f1c6 0720 	rsb	r7, r6, #32
 c000430:	40b3      	lsls	r3, r6
 c000432:	fa01 f406 	lsl.w	r4, r1, r6
 c000436:	fa22 fc07 	lsr.w	ip, r2, r7
 c00043a:	40f9      	lsrs	r1, r7
 c00043c:	40b2      	lsls	r2, r6
 c00043e:	ea4c 0c03 	orr.w	ip, ip, r3
 c000442:	fa20 f307 	lsr.w	r3, r0, r7
 c000446:	ea4f 491c 	mov.w	r9, ip, lsr #16
 c00044a:	431c      	orrs	r4, r3
 c00044c:	fa1f fe8c 	uxth.w	lr, ip
 c000450:	fa00 f306 	lsl.w	r3, r0, r6
 c000454:	0c20      	lsrs	r0, r4, #16
 c000456:	fbb1 f8f9 	udiv	r8, r1, r9
 c00045a:	fb09 1118 	mls	r1, r9, r8, r1
 c00045e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 c000462:	fb08 f00e 	mul.w	r0, r8, lr
 c000466:	4288      	cmp	r0, r1
 c000468:	d90f      	bls.n	c00048a <__udivmoddi4+0x1b6>
 c00046a:	eb1c 0101 	adds.w	r1, ip, r1
 c00046e:	f108 3aff 	add.w	sl, r8, #4294967295
 c000472:	bf2c      	ite	cs
 c000474:	f04f 0b01 	movcs.w	fp, #1
 c000478:	f04f 0b00 	movcc.w	fp, #0
 c00047c:	4288      	cmp	r0, r1
 c00047e:	d903      	bls.n	c000488 <__udivmoddi4+0x1b4>
 c000480:	f1bb 0f00 	cmp.w	fp, #0
 c000484:	f000 808d 	beq.w	c0005a2 <__udivmoddi4+0x2ce>
 c000488:	46d0      	mov	r8, sl
 c00048a:	1a09      	subs	r1, r1, r0
 c00048c:	b2a4      	uxth	r4, r4
 c00048e:	fbb1 f0f9 	udiv	r0, r1, r9
 c000492:	fb09 1110 	mls	r1, r9, r0, r1
 c000496:	fb00 fe0e 	mul.w	lr, r0, lr
 c00049a:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 c00049e:	458e      	cmp	lr, r1
 c0004a0:	d907      	bls.n	c0004b2 <__udivmoddi4+0x1de>
 c0004a2:	eb1c 0101 	adds.w	r1, ip, r1
 c0004a6:	f100 34ff 	add.w	r4, r0, #4294967295
 c0004aa:	d201      	bcs.n	c0004b0 <__udivmoddi4+0x1dc>
 c0004ac:	458e      	cmp	lr, r1
 c0004ae:	d87f      	bhi.n	c0005b0 <__udivmoddi4+0x2dc>
 c0004b0:	4620      	mov	r0, r4
 c0004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 c0004b6:	eba1 010e 	sub.w	r1, r1, lr
 c0004ba:	fba0 9802 	umull	r9, r8, r0, r2
 c0004be:	4541      	cmp	r1, r8
 c0004c0:	464c      	mov	r4, r9
 c0004c2:	46c6      	mov	lr, r8
 c0004c4:	d302      	bcc.n	c0004cc <__udivmoddi4+0x1f8>
 c0004c6:	d106      	bne.n	c0004d6 <__udivmoddi4+0x202>
 c0004c8:	454b      	cmp	r3, r9
 c0004ca:	d204      	bcs.n	c0004d6 <__udivmoddi4+0x202>
 c0004cc:	3801      	subs	r0, #1
 c0004ce:	ebb9 0402 	subs.w	r4, r9, r2
 c0004d2:	eb68 0e0c 	sbc.w	lr, r8, ip
 c0004d6:	2d00      	cmp	r5, #0
 c0004d8:	d070      	beq.n	c0005bc <__udivmoddi4+0x2e8>
 c0004da:	1b1a      	subs	r2, r3, r4
 c0004dc:	eb61 010e 	sbc.w	r1, r1, lr
 c0004e0:	fa22 f306 	lsr.w	r3, r2, r6
 c0004e4:	fa01 f707 	lsl.w	r7, r1, r7
 c0004e8:	40f1      	lsrs	r1, r6
 c0004ea:	2600      	movs	r6, #0
 c0004ec:	431f      	orrs	r7, r3
 c0004ee:	e9c5 7100 	strd	r7, r1, [r5]
 c0004f2:	e73c      	b.n	c00036e <__udivmoddi4+0x9a>
 c0004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 c0004f8:	f1c3 0020 	rsb	r0, r3, #32
 c0004fc:	fa01 f203 	lsl.w	r2, r1, r3
 c000500:	fa21 f600 	lsr.w	r6, r1, r0
 c000504:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 c000508:	fa24 f100 	lsr.w	r1, r4, r0
 c00050c:	fa1f f78c 	uxth.w	r7, ip
 c000510:	409c      	lsls	r4, r3
 c000512:	4311      	orrs	r1, r2
 c000514:	fbb6 f0fe 	udiv	r0, r6, lr
 c000518:	0c0a      	lsrs	r2, r1, #16
 c00051a:	fb0e 6610 	mls	r6, lr, r0, r6
 c00051e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 c000522:	fb00 f607 	mul.w	r6, r0, r7
 c000526:	4296      	cmp	r6, r2
 c000528:	d90e      	bls.n	c000548 <__udivmoddi4+0x274>
 c00052a:	eb1c 0202 	adds.w	r2, ip, r2
 c00052e:	f100 38ff 	add.w	r8, r0, #4294967295
 c000532:	bf2c      	ite	cs
 c000534:	f04f 0901 	movcs.w	r9, #1
 c000538:	f04f 0900 	movcc.w	r9, #0
 c00053c:	4296      	cmp	r6, r2
 c00053e:	d902      	bls.n	c000546 <__udivmoddi4+0x272>
 c000540:	f1b9 0f00 	cmp.w	r9, #0
 c000544:	d031      	beq.n	c0005aa <__udivmoddi4+0x2d6>
 c000546:	4640      	mov	r0, r8
 c000548:	1b92      	subs	r2, r2, r6
 c00054a:	b289      	uxth	r1, r1
 c00054c:	fbb2 f6fe 	udiv	r6, r2, lr
 c000550:	fb0e 2216 	mls	r2, lr, r6, r2
 c000554:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 c000558:	fb06 f207 	mul.w	r2, r6, r7
 c00055c:	428a      	cmp	r2, r1
 c00055e:	d907      	bls.n	c000570 <__udivmoddi4+0x29c>
 c000560:	eb1c 0101 	adds.w	r1, ip, r1
 c000564:	f106 38ff 	add.w	r8, r6, #4294967295
 c000568:	d201      	bcs.n	c00056e <__udivmoddi4+0x29a>
 c00056a:	428a      	cmp	r2, r1
 c00056c:	d823      	bhi.n	c0005b6 <__udivmoddi4+0x2e2>
 c00056e:	4646      	mov	r6, r8
 c000570:	1a89      	subs	r1, r1, r2
 c000572:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 c000576:	e725      	b.n	c0003c4 <__udivmoddi4+0xf0>
 c000578:	462e      	mov	r6, r5
 c00057a:	4628      	mov	r0, r5
 c00057c:	e6f7      	b.n	c00036e <__udivmoddi4+0x9a>
 c00057e:	1a84      	subs	r4, r0, r2
 c000580:	eb61 0303 	sbc.w	r3, r1, r3
 c000584:	2001      	movs	r0, #1
 c000586:	461f      	mov	r7, r3
 c000588:	e70b      	b.n	c0003a2 <__udivmoddi4+0xce>
 c00058a:	4464      	add	r4, ip
 c00058c:	3802      	subs	r0, #2
 c00058e:	e749      	b.n	c000424 <__udivmoddi4+0x150>
 c000590:	4464      	add	r4, ip
 c000592:	3802      	subs	r0, #2
 c000594:	e6e1      	b.n	c00035a <__udivmoddi4+0x86>
 c000596:	3a02      	subs	r2, #2
 c000598:	4461      	add	r1, ip
 c00059a:	e72e      	b.n	c0003fa <__udivmoddi4+0x126>
 c00059c:	3e02      	subs	r6, #2
 c00059e:	4462      	add	r2, ip
 c0005a0:	e6c6      	b.n	c000330 <__udivmoddi4+0x5c>
 c0005a2:	f1a8 0802 	sub.w	r8, r8, #2
 c0005a6:	4461      	add	r1, ip
 c0005a8:	e76f      	b.n	c00048a <__udivmoddi4+0x1b6>
 c0005aa:	3802      	subs	r0, #2
 c0005ac:	4462      	add	r2, ip
 c0005ae:	e7cb      	b.n	c000548 <__udivmoddi4+0x274>
 c0005b0:	3802      	subs	r0, #2
 c0005b2:	4461      	add	r1, ip
 c0005b4:	e77d      	b.n	c0004b2 <__udivmoddi4+0x1de>
 c0005b6:	3e02      	subs	r6, #2
 c0005b8:	4461      	add	r1, ip
 c0005ba:	e7d9      	b.n	c000570 <__udivmoddi4+0x29c>
 c0005bc:	462e      	mov	r6, r5
 c0005be:	e6d6      	b.n	c00036e <__udivmoddi4+0x9a>

0c0005c0 <__aeabi_idiv0>:
 c0005c0:	4770      	bx	lr
 c0005c2:	bf00      	nop

0c0005c4 <load32>:
  uint16_t x;
  memcpy(&x, b, 2);
  return x;
}

inline static uint32_t load32(uint8_t *b) {
 c0005c4:	b480      	push	{r7}
 c0005c6:	b085      	sub	sp, #20
 c0005c8:	af00      	add	r7, sp, #0
 c0005ca:	6078      	str	r0, [r7, #4]
 c0005cc:	687b      	ldr	r3, [r7, #4]
 c0005ce:	681b      	ldr	r3, [r3, #0]
  uint32_t x;
  memcpy(&x, b, 4);
 c0005d0:	60fb      	str	r3, [r7, #12]
  return x;
 c0005d2:	68fb      	ldr	r3, [r7, #12]
}
 c0005d4:	4618      	mov	r0, r3
 c0005d6:	3714      	adds	r7, #20
 c0005d8:	46bd      	mov	sp, r7
 c0005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0005de:	4770      	bx	lr

0c0005e0 <store32>:
  return x;
}

inline static void store16(uint8_t *b, uint16_t i) { memcpy(b, &i, 2); }

inline static void store32(uint8_t *b, uint32_t i) { memcpy(b, &i, 4); }
 c0005e0:	b480      	push	{r7}
 c0005e2:	b083      	sub	sp, #12
 c0005e4:	af00      	add	r7, sp, #0
 c0005e6:	6078      	str	r0, [r7, #4]
 c0005e8:	6039      	str	r1, [r7, #0]
 c0005ea:	683a      	ldr	r2, [r7, #0]
 c0005ec:	687b      	ldr	r3, [r7, #4]
 c0005ee:	601a      	str	r2, [r3, #0]
 c0005f0:	bf00      	nop
 c0005f2:	370c      	adds	r7, #12
 c0005f4:	46bd      	mov	sp, r7
 c0005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0005fa:	4770      	bx	lr

0c0005fc <store64>:

inline static void store64(uint8_t *b, uint64_t i) { memcpy(b, &i, 8); }
 c0005fc:	b580      	push	{r7, lr}
 c0005fe:	b084      	sub	sp, #16
 c000600:	af00      	add	r7, sp, #0
 c000602:	60f8      	str	r0, [r7, #12]
 c000604:	e9c7 2300 	strd	r2, r3, [r7]
 c000608:	463b      	mov	r3, r7
 c00060a:	2208      	movs	r2, #8
 c00060c:	4619      	mov	r1, r3
 c00060e:	68f8      	ldr	r0, [r7, #12]
 c000610:	f007 f956 	bl	c0078c0 <memcpy>
 c000614:	bf00      	nop
 c000616:	3710      	adds	r7, #16
 c000618:	46bd      	mov	sp, r7
 c00061a:	bd80      	pop	{r7, pc}

0c00061c <Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes>:

#include "Hacl_SHA2_256.h"

static void
Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes(uint32_t *output, uint8_t *input, uint32_t len)
{
 c00061c:	b580      	push	{r7, lr}
 c00061e:	b088      	sub	sp, #32
 c000620:	af00      	add	r7, sp, #0
 c000622:	60f8      	str	r0, [r7, #12]
 c000624:	60b9      	str	r1, [r7, #8]
 c000626:	607a      	str	r2, [r7, #4]
  for (uint32_t i = (uint32_t)0U; i < len; i = i + (uint32_t)1U)
 c000628:	2300      	movs	r3, #0
 c00062a:	61fb      	str	r3, [r7, #28]
 c00062c:	e021      	b.n	c000672 <Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes+0x56>
  {
    uint8_t *x0 = input + (uint32_t)4U * i;
 c00062e:	69fb      	ldr	r3, [r7, #28]
 c000630:	009b      	lsls	r3, r3, #2
 c000632:	68ba      	ldr	r2, [r7, #8]
 c000634:	4413      	add	r3, r2
 c000636:	61bb      	str	r3, [r7, #24]
    uint32_t inputi = load32_be(x0);
 c000638:	69b8      	ldr	r0, [r7, #24]
 c00063a:	f7ff ffc3 	bl	c0005c4 <load32>
 c00063e:	6178      	str	r0, [r7, #20]
 c000640:	697b      	ldr	r3, [r7, #20]
 c000642:	0e1a      	lsrs	r2, r3, #24
 c000644:	697b      	ldr	r3, [r7, #20]
 c000646:	0a1b      	lsrs	r3, r3, #8
 c000648:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 c00064c:	431a      	orrs	r2, r3
 c00064e:	697b      	ldr	r3, [r7, #20]
 c000650:	021b      	lsls	r3, r3, #8
 c000652:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 c000656:	431a      	orrs	r2, r3
 c000658:	697b      	ldr	r3, [r7, #20]
 c00065a:	061b      	lsls	r3, r3, #24
 c00065c:	4313      	orrs	r3, r2
 c00065e:	613b      	str	r3, [r7, #16]
    output[i] = inputi;
 c000660:	69fb      	ldr	r3, [r7, #28]
 c000662:	009b      	lsls	r3, r3, #2
 c000664:	68fa      	ldr	r2, [r7, #12]
 c000666:	4413      	add	r3, r2
 c000668:	693a      	ldr	r2, [r7, #16]
 c00066a:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)0U; i < len; i = i + (uint32_t)1U)
 c00066c:	69fb      	ldr	r3, [r7, #28]
 c00066e:	3301      	adds	r3, #1
 c000670:	61fb      	str	r3, [r7, #28]
 c000672:	69fa      	ldr	r2, [r7, #28]
 c000674:	687b      	ldr	r3, [r7, #4]
 c000676:	429a      	cmp	r2, r3
 c000678:	d3d9      	bcc.n	c00062e <Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes+0x12>
  }
}
 c00067a:	bf00      	nop
 c00067c:	bf00      	nop
 c00067e:	3720      	adds	r7, #32
 c000680:	46bd      	mov	sp, r7
 c000682:	bd80      	pop	{r7, pc}

0c000684 <Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes>:

static void
Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes(uint8_t *output, uint32_t *input, uint32_t len)
{
 c000684:	b580      	push	{r7, lr}
 c000686:	b088      	sub	sp, #32
 c000688:	af00      	add	r7, sp, #0
 c00068a:	60f8      	str	r0, [r7, #12]
 c00068c:	60b9      	str	r1, [r7, #8]
 c00068e:	607a      	str	r2, [r7, #4]
  for (uint32_t i = (uint32_t)0U; i < len; i = i + (uint32_t)1U)
 c000690:	2300      	movs	r3, #0
 c000692:	61fb      	str	r3, [r7, #28]
 c000694:	e022      	b.n	c0006dc <Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes+0x58>
  {
    uint32_t hd1 = input[i];
 c000696:	69fb      	ldr	r3, [r7, #28]
 c000698:	009b      	lsls	r3, r3, #2
 c00069a:	68ba      	ldr	r2, [r7, #8]
 c00069c:	4413      	add	r3, r2
 c00069e:	681b      	ldr	r3, [r3, #0]
 c0006a0:	61bb      	str	r3, [r7, #24]
    uint8_t *x0 = output + (uint32_t)4U * i;
 c0006a2:	69fb      	ldr	r3, [r7, #28]
 c0006a4:	009b      	lsls	r3, r3, #2
 c0006a6:	68fa      	ldr	r2, [r7, #12]
 c0006a8:	4413      	add	r3, r2
 c0006aa:	617b      	str	r3, [r7, #20]
    store32_be(x0, hd1);
 c0006ac:	69bb      	ldr	r3, [r7, #24]
 c0006ae:	613b      	str	r3, [r7, #16]
 c0006b0:	693b      	ldr	r3, [r7, #16]
 c0006b2:	0e1a      	lsrs	r2, r3, #24
 c0006b4:	693b      	ldr	r3, [r7, #16]
 c0006b6:	0a1b      	lsrs	r3, r3, #8
 c0006b8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 c0006bc:	431a      	orrs	r2, r3
 c0006be:	693b      	ldr	r3, [r7, #16]
 c0006c0:	021b      	lsls	r3, r3, #8
 c0006c2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 c0006c6:	431a      	orrs	r2, r3
 c0006c8:	693b      	ldr	r3, [r7, #16]
 c0006ca:	061b      	lsls	r3, r3, #24
 c0006cc:	4313      	orrs	r3, r2
 c0006ce:	4619      	mov	r1, r3
 c0006d0:	6978      	ldr	r0, [r7, #20]
 c0006d2:	f7ff ff85 	bl	c0005e0 <store32>
  for (uint32_t i = (uint32_t)0U; i < len; i = i + (uint32_t)1U)
 c0006d6:	69fb      	ldr	r3, [r7, #28]
 c0006d8:	3301      	adds	r3, #1
 c0006da:	61fb      	str	r3, [r7, #28]
 c0006dc:	69fa      	ldr	r2, [r7, #28]
 c0006de:	687b      	ldr	r3, [r7, #4]
 c0006e0:	429a      	cmp	r2, r3
 c0006e2:	d3d8      	bcc.n	c000696 <Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes+0x12>
  }
}
 c0006e4:	bf00      	nop
 c0006e6:	bf00      	nop
 c0006e8:	3720      	adds	r7, #32
 c0006ea:	46bd      	mov	sp, r7
 c0006ec:	bd80      	pop	{r7, pc}
	...

0c0006f0 <Hacl_Impl_SHA2_256_init>:

static void Hacl_Impl_SHA2_256_init(uint32_t *state)
{
 c0006f0:	b480      	push	{r7}
 c0006f2:	b0a3      	sub	sp, #140	; 0x8c
 c0006f4:	af00      	add	r7, sp, #0
 c0006f6:	6078      	str	r0, [r7, #4]
  uint32_t *k1 = state;
 c0006f8:	687b      	ldr	r3, [r7, #4]
 c0006fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t *h_01 = state + (uint32_t)128U;
 c0006fe:	687b      	ldr	r3, [r7, #4]
 c000700:	f503 7300 	add.w	r3, r3, #512	; 0x200
 c000704:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t *p10 = k1;
 c000708:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c00070c:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t *p20 = k1 + (uint32_t)16U;
 c00070e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000712:	3340      	adds	r3, #64	; 0x40
 c000714:	67bb      	str	r3, [r7, #120]	; 0x78
  uint32_t *p3 = k1 + (uint32_t)32U;
 c000716:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c00071a:	3380      	adds	r3, #128	; 0x80
 c00071c:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t *p4 = k1 + (uint32_t)48U;
 c00071e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000722:	33c0      	adds	r3, #192	; 0xc0
 c000724:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t *p11 = p10;
 c000726:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 c000728:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t *p21 = p10 + (uint32_t)8U;
 c00072a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 c00072c:	3320      	adds	r3, #32
 c00072e:	66bb      	str	r3, [r7, #104]	; 0x68
  uint32_t *p12 = p11;
 c000730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c000732:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t *p22 = p11 + (uint32_t)4U;
 c000734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c000736:	3310      	adds	r3, #16
 c000738:	663b      	str	r3, [r7, #96]	; 0x60
  p12[0U] = (uint32_t)0x428a2f98U;
 c00073a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 c00073c:	4a8d      	ldr	r2, [pc, #564]	; (c000974 <Hacl_Impl_SHA2_256_init+0x284>)
 c00073e:	601a      	str	r2, [r3, #0]
  p12[1U] = (uint32_t)0x71374491U;
 c000740:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 c000742:	3304      	adds	r3, #4
 c000744:	4a8c      	ldr	r2, [pc, #560]	; (c000978 <Hacl_Impl_SHA2_256_init+0x288>)
 c000746:	601a      	str	r2, [r3, #0]
  p12[2U] = (uint32_t)0xb5c0fbcfU;
 c000748:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 c00074a:	3308      	adds	r3, #8
 c00074c:	4a8b      	ldr	r2, [pc, #556]	; (c00097c <Hacl_Impl_SHA2_256_init+0x28c>)
 c00074e:	601a      	str	r2, [r3, #0]
  p12[3U] = (uint32_t)0xe9b5dba5U;
 c000750:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 c000752:	330c      	adds	r3, #12
 c000754:	4a8a      	ldr	r2, [pc, #552]	; (c000980 <Hacl_Impl_SHA2_256_init+0x290>)
 c000756:	601a      	str	r2, [r3, #0]
  p22[0U] = (uint32_t)0x3956c25bU;
 c000758:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 c00075a:	4a8a      	ldr	r2, [pc, #552]	; (c000984 <Hacl_Impl_SHA2_256_init+0x294>)
 c00075c:	601a      	str	r2, [r3, #0]
  p22[1U] = (uint32_t)0x59f111f1U;
 c00075e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 c000760:	3304      	adds	r3, #4
 c000762:	4a89      	ldr	r2, [pc, #548]	; (c000988 <Hacl_Impl_SHA2_256_init+0x298>)
 c000764:	601a      	str	r2, [r3, #0]
  p22[2U] = (uint32_t)0x923f82a4U;
 c000766:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 c000768:	3308      	adds	r3, #8
 c00076a:	4a88      	ldr	r2, [pc, #544]	; (c00098c <Hacl_Impl_SHA2_256_init+0x29c>)
 c00076c:	601a      	str	r2, [r3, #0]
  p22[3U] = (uint32_t)0xab1c5ed5U;
 c00076e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 c000770:	330c      	adds	r3, #12
 c000772:	4a87      	ldr	r2, [pc, #540]	; (c000990 <Hacl_Impl_SHA2_256_init+0x2a0>)
 c000774:	601a      	str	r2, [r3, #0]
  uint32_t *p13 = p21;
 c000776:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 c000778:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t *p23 = p21 + (uint32_t)4U;
 c00077a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 c00077c:	3310      	adds	r3, #16
 c00077e:	65bb      	str	r3, [r7, #88]	; 0x58
  p13[0U] = (uint32_t)0xd807aa98U;
 c000780:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 c000782:	4a84      	ldr	r2, [pc, #528]	; (c000994 <Hacl_Impl_SHA2_256_init+0x2a4>)
 c000784:	601a      	str	r2, [r3, #0]
  p13[1U] = (uint32_t)0x12835b01U;
 c000786:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 c000788:	3304      	adds	r3, #4
 c00078a:	4a83      	ldr	r2, [pc, #524]	; (c000998 <Hacl_Impl_SHA2_256_init+0x2a8>)
 c00078c:	601a      	str	r2, [r3, #0]
  p13[2U] = (uint32_t)0x243185beU;
 c00078e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 c000790:	3308      	adds	r3, #8
 c000792:	4a82      	ldr	r2, [pc, #520]	; (c00099c <Hacl_Impl_SHA2_256_init+0x2ac>)
 c000794:	601a      	str	r2, [r3, #0]
  p13[3U] = (uint32_t)0x550c7dc3U;
 c000796:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 c000798:	330c      	adds	r3, #12
 c00079a:	4a81      	ldr	r2, [pc, #516]	; (c0009a0 <Hacl_Impl_SHA2_256_init+0x2b0>)
 c00079c:	601a      	str	r2, [r3, #0]
  p23[0U] = (uint32_t)0x72be5d74U;
 c00079e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 c0007a0:	4a80      	ldr	r2, [pc, #512]	; (c0009a4 <Hacl_Impl_SHA2_256_init+0x2b4>)
 c0007a2:	601a      	str	r2, [r3, #0]
  p23[1U] = (uint32_t)0x80deb1feU;
 c0007a4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 c0007a6:	3304      	adds	r3, #4
 c0007a8:	4a7f      	ldr	r2, [pc, #508]	; (c0009a8 <Hacl_Impl_SHA2_256_init+0x2b8>)
 c0007aa:	601a      	str	r2, [r3, #0]
  p23[2U] = (uint32_t)0x9bdc06a7U;
 c0007ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 c0007ae:	3308      	adds	r3, #8
 c0007b0:	4a7e      	ldr	r2, [pc, #504]	; (c0009ac <Hacl_Impl_SHA2_256_init+0x2bc>)
 c0007b2:	601a      	str	r2, [r3, #0]
  p23[3U] = (uint32_t)0xc19bf174U;
 c0007b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 c0007b6:	330c      	adds	r3, #12
 c0007b8:	4a7d      	ldr	r2, [pc, #500]	; (c0009b0 <Hacl_Impl_SHA2_256_init+0x2c0>)
 c0007ba:	601a      	str	r2, [r3, #0]
  uint32_t *p14 = p20;
 c0007bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c0007be:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t *p24 = p20 + (uint32_t)8U;
 c0007c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c0007c2:	3320      	adds	r3, #32
 c0007c4:	653b      	str	r3, [r7, #80]	; 0x50
  uint32_t *p15 = p14;
 c0007c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 c0007c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t *p25 = p14 + (uint32_t)4U;
 c0007ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 c0007cc:	3310      	adds	r3, #16
 c0007ce:	64bb      	str	r3, [r7, #72]	; 0x48
  p15[0U] = (uint32_t)0xe49b69c1U;
 c0007d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0007d2:	4a78      	ldr	r2, [pc, #480]	; (c0009b4 <Hacl_Impl_SHA2_256_init+0x2c4>)
 c0007d4:	601a      	str	r2, [r3, #0]
  p15[1U] = (uint32_t)0xefbe4786U;
 c0007d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0007d8:	3304      	adds	r3, #4
 c0007da:	4a77      	ldr	r2, [pc, #476]	; (c0009b8 <Hacl_Impl_SHA2_256_init+0x2c8>)
 c0007dc:	601a      	str	r2, [r3, #0]
  p15[2U] = (uint32_t)0x0fc19dc6U;
 c0007de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0007e0:	3308      	adds	r3, #8
 c0007e2:	4a76      	ldr	r2, [pc, #472]	; (c0009bc <Hacl_Impl_SHA2_256_init+0x2cc>)
 c0007e4:	601a      	str	r2, [r3, #0]
  p15[3U] = (uint32_t)0x240ca1ccU;
 c0007e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0007e8:	330c      	adds	r3, #12
 c0007ea:	4a75      	ldr	r2, [pc, #468]	; (c0009c0 <Hacl_Impl_SHA2_256_init+0x2d0>)
 c0007ec:	601a      	str	r2, [r3, #0]
  p25[0U] = (uint32_t)0x2de92c6fU;
 c0007ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c0007f0:	4a74      	ldr	r2, [pc, #464]	; (c0009c4 <Hacl_Impl_SHA2_256_init+0x2d4>)
 c0007f2:	601a      	str	r2, [r3, #0]
  p25[1U] = (uint32_t)0x4a7484aaU;
 c0007f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c0007f6:	3304      	adds	r3, #4
 c0007f8:	4a73      	ldr	r2, [pc, #460]	; (c0009c8 <Hacl_Impl_SHA2_256_init+0x2d8>)
 c0007fa:	601a      	str	r2, [r3, #0]
  p25[2U] = (uint32_t)0x5cb0a9dcU;
 c0007fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c0007fe:	3308      	adds	r3, #8
 c000800:	4a72      	ldr	r2, [pc, #456]	; (c0009cc <Hacl_Impl_SHA2_256_init+0x2dc>)
 c000802:	601a      	str	r2, [r3, #0]
  p25[3U] = (uint32_t)0x76f988daU;
 c000804:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c000806:	330c      	adds	r3, #12
 c000808:	4a71      	ldr	r2, [pc, #452]	; (c0009d0 <Hacl_Impl_SHA2_256_init+0x2e0>)
 c00080a:	601a      	str	r2, [r3, #0]
  uint32_t *p16 = p24;
 c00080c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c00080e:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t *p26 = p24 + (uint32_t)4U;
 c000810:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c000812:	3310      	adds	r3, #16
 c000814:	643b      	str	r3, [r7, #64]	; 0x40
  p16[0U] = (uint32_t)0x983e5152U;
 c000816:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c000818:	4a6e      	ldr	r2, [pc, #440]	; (c0009d4 <Hacl_Impl_SHA2_256_init+0x2e4>)
 c00081a:	601a      	str	r2, [r3, #0]
  p16[1U] = (uint32_t)0xa831c66dU;
 c00081c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c00081e:	3304      	adds	r3, #4
 c000820:	4a6d      	ldr	r2, [pc, #436]	; (c0009d8 <Hacl_Impl_SHA2_256_init+0x2e8>)
 c000822:	601a      	str	r2, [r3, #0]
  p16[2U] = (uint32_t)0xb00327c8U;
 c000824:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c000826:	3308      	adds	r3, #8
 c000828:	4a6c      	ldr	r2, [pc, #432]	; (c0009dc <Hacl_Impl_SHA2_256_init+0x2ec>)
 c00082a:	601a      	str	r2, [r3, #0]
  p16[3U] = (uint32_t)0xbf597fc7U;
 c00082c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 c00082e:	330c      	adds	r3, #12
 c000830:	4a6b      	ldr	r2, [pc, #428]	; (c0009e0 <Hacl_Impl_SHA2_256_init+0x2f0>)
 c000832:	601a      	str	r2, [r3, #0]
  p26[0U] = (uint32_t)0xc6e00bf3U;
 c000834:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c000836:	4a6b      	ldr	r2, [pc, #428]	; (c0009e4 <Hacl_Impl_SHA2_256_init+0x2f4>)
 c000838:	601a      	str	r2, [r3, #0]
  p26[1U] = (uint32_t)0xd5a79147U;
 c00083a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c00083c:	3304      	adds	r3, #4
 c00083e:	4a6a      	ldr	r2, [pc, #424]	; (c0009e8 <Hacl_Impl_SHA2_256_init+0x2f8>)
 c000840:	601a      	str	r2, [r3, #0]
  p26[2U] = (uint32_t)0x06ca6351U;
 c000842:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c000844:	3308      	adds	r3, #8
 c000846:	4a69      	ldr	r2, [pc, #420]	; (c0009ec <Hacl_Impl_SHA2_256_init+0x2fc>)
 c000848:	601a      	str	r2, [r3, #0]
  p26[3U] = (uint32_t)0x14292967U;
 c00084a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 c00084c:	330c      	adds	r3, #12
 c00084e:	4a68      	ldr	r2, [pc, #416]	; (c0009f0 <Hacl_Impl_SHA2_256_init+0x300>)
 c000850:	601a      	str	r2, [r3, #0]
  uint32_t *p17 = p3;
 c000852:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 c000854:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t *p27 = p3 + (uint32_t)8U;
 c000856:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 c000858:	3320      	adds	r3, #32
 c00085a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t *p18 = p17;
 c00085c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 c00085e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t *p28 = p17 + (uint32_t)4U;
 c000860:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 c000862:	3310      	adds	r3, #16
 c000864:	633b      	str	r3, [r7, #48]	; 0x30
  p18[0U] = (uint32_t)0x27b70a85U;
 c000866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c000868:	4a62      	ldr	r2, [pc, #392]	; (c0009f4 <Hacl_Impl_SHA2_256_init+0x304>)
 c00086a:	601a      	str	r2, [r3, #0]
  p18[1U] = (uint32_t)0x2e1b2138U;
 c00086c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c00086e:	3304      	adds	r3, #4
 c000870:	4a61      	ldr	r2, [pc, #388]	; (c0009f8 <Hacl_Impl_SHA2_256_init+0x308>)
 c000872:	601a      	str	r2, [r3, #0]
  p18[2U] = (uint32_t)0x4d2c6dfcU;
 c000874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c000876:	3308      	adds	r3, #8
 c000878:	4a60      	ldr	r2, [pc, #384]	; (c0009fc <Hacl_Impl_SHA2_256_init+0x30c>)
 c00087a:	601a      	str	r2, [r3, #0]
  p18[3U] = (uint32_t)0x53380d13U;
 c00087c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 c00087e:	330c      	adds	r3, #12
 c000880:	4a5f      	ldr	r2, [pc, #380]	; (c000a00 <Hacl_Impl_SHA2_256_init+0x310>)
 c000882:	601a      	str	r2, [r3, #0]
  p28[0U] = (uint32_t)0x650a7354U;
 c000884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c000886:	4a5f      	ldr	r2, [pc, #380]	; (c000a04 <Hacl_Impl_SHA2_256_init+0x314>)
 c000888:	601a      	str	r2, [r3, #0]
  p28[1U] = (uint32_t)0x766a0abbU;
 c00088a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c00088c:	3304      	adds	r3, #4
 c00088e:	4a5e      	ldr	r2, [pc, #376]	; (c000a08 <Hacl_Impl_SHA2_256_init+0x318>)
 c000890:	601a      	str	r2, [r3, #0]
  p28[2U] = (uint32_t)0x81c2c92eU;
 c000892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c000894:	3308      	adds	r3, #8
 c000896:	4a5d      	ldr	r2, [pc, #372]	; (c000a0c <Hacl_Impl_SHA2_256_init+0x31c>)
 c000898:	601a      	str	r2, [r3, #0]
  p28[3U] = (uint32_t)0x92722c85U;
 c00089a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 c00089c:	330c      	adds	r3, #12
 c00089e:	4a5c      	ldr	r2, [pc, #368]	; (c000a10 <Hacl_Impl_SHA2_256_init+0x320>)
 c0008a0:	601a      	str	r2, [r3, #0]
  uint32_t *p19 = p27;
 c0008a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 c0008a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t *p29 = p27 + (uint32_t)4U;
 c0008a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 c0008a8:	3310      	adds	r3, #16
 c0008aa:	62bb      	str	r3, [r7, #40]	; 0x28
  p19[0U] = (uint32_t)0xa2bfe8a1U;
 c0008ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0008ae:	4a59      	ldr	r2, [pc, #356]	; (c000a14 <Hacl_Impl_SHA2_256_init+0x324>)
 c0008b0:	601a      	str	r2, [r3, #0]
  p19[1U] = (uint32_t)0xa81a664bU;
 c0008b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0008b4:	3304      	adds	r3, #4
 c0008b6:	4a58      	ldr	r2, [pc, #352]	; (c000a18 <Hacl_Impl_SHA2_256_init+0x328>)
 c0008b8:	601a      	str	r2, [r3, #0]
  p19[2U] = (uint32_t)0xc24b8b70U;
 c0008ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0008bc:	3308      	adds	r3, #8
 c0008be:	4a57      	ldr	r2, [pc, #348]	; (c000a1c <Hacl_Impl_SHA2_256_init+0x32c>)
 c0008c0:	601a      	str	r2, [r3, #0]
  p19[3U] = (uint32_t)0xc76c51a3U;
 c0008c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 c0008c4:	330c      	adds	r3, #12
 c0008c6:	4a56      	ldr	r2, [pc, #344]	; (c000a20 <Hacl_Impl_SHA2_256_init+0x330>)
 c0008c8:	601a      	str	r2, [r3, #0]
  p29[0U] = (uint32_t)0xd192e819U;
 c0008ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0008cc:	4a55      	ldr	r2, [pc, #340]	; (c000a24 <Hacl_Impl_SHA2_256_init+0x334>)
 c0008ce:	601a      	str	r2, [r3, #0]
  p29[1U] = (uint32_t)0xd6990624U;
 c0008d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0008d2:	3304      	adds	r3, #4
 c0008d4:	4a54      	ldr	r2, [pc, #336]	; (c000a28 <Hacl_Impl_SHA2_256_init+0x338>)
 c0008d6:	601a      	str	r2, [r3, #0]
  p29[2U] = (uint32_t)0xf40e3585U;
 c0008d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0008da:	3308      	adds	r3, #8
 c0008dc:	4a53      	ldr	r2, [pc, #332]	; (c000a2c <Hacl_Impl_SHA2_256_init+0x33c>)
 c0008de:	601a      	str	r2, [r3, #0]
  p29[3U] = (uint32_t)0x106aa070U;
 c0008e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c0008e2:	330c      	adds	r3, #12
 c0008e4:	4a52      	ldr	r2, [pc, #328]	; (c000a30 <Hacl_Impl_SHA2_256_init+0x340>)
 c0008e6:	601a      	str	r2, [r3, #0]
  uint32_t *p110 = p4;
 c0008e8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c0008ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t *p210 = p4 + (uint32_t)8U;
 c0008ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c0008ee:	3320      	adds	r3, #32
 c0008f0:	623b      	str	r3, [r7, #32]
  uint32_t *p1 = p110;
 c0008f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c0008f4:	61fb      	str	r3, [r7, #28]
  uint32_t *p211 = p110 + (uint32_t)4U;
 c0008f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c0008f8:	3310      	adds	r3, #16
 c0008fa:	61bb      	str	r3, [r7, #24]
  p1[0U] = (uint32_t)0x19a4c116U;
 c0008fc:	69fb      	ldr	r3, [r7, #28]
 c0008fe:	4a4d      	ldr	r2, [pc, #308]	; (c000a34 <Hacl_Impl_SHA2_256_init+0x344>)
 c000900:	601a      	str	r2, [r3, #0]
  p1[1U] = (uint32_t)0x1e376c08U;
 c000902:	69fb      	ldr	r3, [r7, #28]
 c000904:	3304      	adds	r3, #4
 c000906:	4a4c      	ldr	r2, [pc, #304]	; (c000a38 <Hacl_Impl_SHA2_256_init+0x348>)
 c000908:	601a      	str	r2, [r3, #0]
  p1[2U] = (uint32_t)0x2748774cU;
 c00090a:	69fb      	ldr	r3, [r7, #28]
 c00090c:	3308      	adds	r3, #8
 c00090e:	4a4b      	ldr	r2, [pc, #300]	; (c000a3c <Hacl_Impl_SHA2_256_init+0x34c>)
 c000910:	601a      	str	r2, [r3, #0]
  p1[3U] = (uint32_t)0x34b0bcb5U;
 c000912:	69fb      	ldr	r3, [r7, #28]
 c000914:	330c      	adds	r3, #12
 c000916:	4a4a      	ldr	r2, [pc, #296]	; (c000a40 <Hacl_Impl_SHA2_256_init+0x350>)
 c000918:	601a      	str	r2, [r3, #0]
  p211[0U] = (uint32_t)0x391c0cb3U;
 c00091a:	69bb      	ldr	r3, [r7, #24]
 c00091c:	4a49      	ldr	r2, [pc, #292]	; (c000a44 <Hacl_Impl_SHA2_256_init+0x354>)
 c00091e:	601a      	str	r2, [r3, #0]
  p211[1U] = (uint32_t)0x4ed8aa4aU;
 c000920:	69bb      	ldr	r3, [r7, #24]
 c000922:	3304      	adds	r3, #4
 c000924:	4a48      	ldr	r2, [pc, #288]	; (c000a48 <Hacl_Impl_SHA2_256_init+0x358>)
 c000926:	601a      	str	r2, [r3, #0]
  p211[2U] = (uint32_t)0x5b9cca4fU;
 c000928:	69bb      	ldr	r3, [r7, #24]
 c00092a:	3308      	adds	r3, #8
 c00092c:	4a47      	ldr	r2, [pc, #284]	; (c000a4c <Hacl_Impl_SHA2_256_init+0x35c>)
 c00092e:	601a      	str	r2, [r3, #0]
  p211[3U] = (uint32_t)0x682e6ff3U;
 c000930:	69bb      	ldr	r3, [r7, #24]
 c000932:	330c      	adds	r3, #12
 c000934:	4a46      	ldr	r2, [pc, #280]	; (c000a50 <Hacl_Impl_SHA2_256_init+0x360>)
 c000936:	601a      	str	r2, [r3, #0]
  uint32_t *p111 = p210;
 c000938:	6a3b      	ldr	r3, [r7, #32]
 c00093a:	617b      	str	r3, [r7, #20]
  uint32_t *p212 = p210 + (uint32_t)4U;
 c00093c:	6a3b      	ldr	r3, [r7, #32]
 c00093e:	3310      	adds	r3, #16
 c000940:	613b      	str	r3, [r7, #16]
  p111[0U] = (uint32_t)0x748f82eeU;
 c000942:	697b      	ldr	r3, [r7, #20]
 c000944:	4a43      	ldr	r2, [pc, #268]	; (c000a54 <Hacl_Impl_SHA2_256_init+0x364>)
 c000946:	601a      	str	r2, [r3, #0]
  p111[1U] = (uint32_t)0x78a5636fU;
 c000948:	697b      	ldr	r3, [r7, #20]
 c00094a:	3304      	adds	r3, #4
 c00094c:	4a42      	ldr	r2, [pc, #264]	; (c000a58 <Hacl_Impl_SHA2_256_init+0x368>)
 c00094e:	601a      	str	r2, [r3, #0]
  p111[2U] = (uint32_t)0x84c87814U;
 c000950:	697b      	ldr	r3, [r7, #20]
 c000952:	3308      	adds	r3, #8
 c000954:	4a41      	ldr	r2, [pc, #260]	; (c000a5c <Hacl_Impl_SHA2_256_init+0x36c>)
 c000956:	601a      	str	r2, [r3, #0]
  p111[3U] = (uint32_t)0x8cc70208U;
 c000958:	697b      	ldr	r3, [r7, #20]
 c00095a:	330c      	adds	r3, #12
 c00095c:	4a40      	ldr	r2, [pc, #256]	; (c000a60 <Hacl_Impl_SHA2_256_init+0x370>)
 c00095e:	601a      	str	r2, [r3, #0]
  p212[0U] = (uint32_t)0x90befffaU;
 c000960:	693b      	ldr	r3, [r7, #16]
 c000962:	4a40      	ldr	r2, [pc, #256]	; (c000a64 <Hacl_Impl_SHA2_256_init+0x374>)
 c000964:	601a      	str	r2, [r3, #0]
  p212[1U] = (uint32_t)0xa4506cebU;
 c000966:	693b      	ldr	r3, [r7, #16]
 c000968:	3304      	adds	r3, #4
 c00096a:	4a3f      	ldr	r2, [pc, #252]	; (c000a68 <Hacl_Impl_SHA2_256_init+0x378>)
 c00096c:	601a      	str	r2, [r3, #0]
  p212[2U] = (uint32_t)0xbef9a3f7U;
 c00096e:	693b      	ldr	r3, [r7, #16]
 c000970:	e07c      	b.n	c000a6c <Hacl_Impl_SHA2_256_init+0x37c>
 c000972:	bf00      	nop
 c000974:	428a2f98 	.word	0x428a2f98
 c000978:	71374491 	.word	0x71374491
 c00097c:	b5c0fbcf 	.word	0xb5c0fbcf
 c000980:	e9b5dba5 	.word	0xe9b5dba5
 c000984:	3956c25b 	.word	0x3956c25b
 c000988:	59f111f1 	.word	0x59f111f1
 c00098c:	923f82a4 	.word	0x923f82a4
 c000990:	ab1c5ed5 	.word	0xab1c5ed5
 c000994:	d807aa98 	.word	0xd807aa98
 c000998:	12835b01 	.word	0x12835b01
 c00099c:	243185be 	.word	0x243185be
 c0009a0:	550c7dc3 	.word	0x550c7dc3
 c0009a4:	72be5d74 	.word	0x72be5d74
 c0009a8:	80deb1fe 	.word	0x80deb1fe
 c0009ac:	9bdc06a7 	.word	0x9bdc06a7
 c0009b0:	c19bf174 	.word	0xc19bf174
 c0009b4:	e49b69c1 	.word	0xe49b69c1
 c0009b8:	efbe4786 	.word	0xefbe4786
 c0009bc:	0fc19dc6 	.word	0x0fc19dc6
 c0009c0:	240ca1cc 	.word	0x240ca1cc
 c0009c4:	2de92c6f 	.word	0x2de92c6f
 c0009c8:	4a7484aa 	.word	0x4a7484aa
 c0009cc:	5cb0a9dc 	.word	0x5cb0a9dc
 c0009d0:	76f988da 	.word	0x76f988da
 c0009d4:	983e5152 	.word	0x983e5152
 c0009d8:	a831c66d 	.word	0xa831c66d
 c0009dc:	b00327c8 	.word	0xb00327c8
 c0009e0:	bf597fc7 	.word	0xbf597fc7
 c0009e4:	c6e00bf3 	.word	0xc6e00bf3
 c0009e8:	d5a79147 	.word	0xd5a79147
 c0009ec:	06ca6351 	.word	0x06ca6351
 c0009f0:	14292967 	.word	0x14292967
 c0009f4:	27b70a85 	.word	0x27b70a85
 c0009f8:	2e1b2138 	.word	0x2e1b2138
 c0009fc:	4d2c6dfc 	.word	0x4d2c6dfc
 c000a00:	53380d13 	.word	0x53380d13
 c000a04:	650a7354 	.word	0x650a7354
 c000a08:	766a0abb 	.word	0x766a0abb
 c000a0c:	81c2c92e 	.word	0x81c2c92e
 c000a10:	92722c85 	.word	0x92722c85
 c000a14:	a2bfe8a1 	.word	0xa2bfe8a1
 c000a18:	a81a664b 	.word	0xa81a664b
 c000a1c:	c24b8b70 	.word	0xc24b8b70
 c000a20:	c76c51a3 	.word	0xc76c51a3
 c000a24:	d192e819 	.word	0xd192e819
 c000a28:	d6990624 	.word	0xd6990624
 c000a2c:	f40e3585 	.word	0xf40e3585
 c000a30:	106aa070 	.word	0x106aa070
 c000a34:	19a4c116 	.word	0x19a4c116
 c000a38:	1e376c08 	.word	0x1e376c08
 c000a3c:	2748774c 	.word	0x2748774c
 c000a40:	34b0bcb5 	.word	0x34b0bcb5
 c000a44:	391c0cb3 	.word	0x391c0cb3
 c000a48:	4ed8aa4a 	.word	0x4ed8aa4a
 c000a4c:	5b9cca4f 	.word	0x5b9cca4f
 c000a50:	682e6ff3 	.word	0x682e6ff3
 c000a54:	748f82ee 	.word	0x748f82ee
 c000a58:	78a5636f 	.word	0x78a5636f
 c000a5c:	84c87814 	.word	0x84c87814
 c000a60:	8cc70208 	.word	0x8cc70208
 c000a64:	90befffa 	.word	0x90befffa
 c000a68:	a4506ceb 	.word	0xa4506ceb
 c000a6c:	3308      	adds	r3, #8
 c000a6e:	4a18      	ldr	r2, [pc, #96]	; (c000ad0 <Hacl_Impl_SHA2_256_init+0x3e0>)
 c000a70:	601a      	str	r2, [r3, #0]
  p212[3U] = (uint32_t)0xc67178f2U;
 c000a72:	693b      	ldr	r3, [r7, #16]
 c000a74:	330c      	adds	r3, #12
 c000a76:	4a17      	ldr	r2, [pc, #92]	; (c000ad4 <Hacl_Impl_SHA2_256_init+0x3e4>)
 c000a78:	601a      	str	r2, [r3, #0]
  uint32_t *p112 = h_01;
 c000a7a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000a7e:	60fb      	str	r3, [r7, #12]
  uint32_t *p2 = h_01 + (uint32_t)4U;
 c000a80:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000a84:	3310      	adds	r3, #16
 c000a86:	60bb      	str	r3, [r7, #8]
  p112[0U] = (uint32_t)0x6a09e667U;
 c000a88:	68fb      	ldr	r3, [r7, #12]
 c000a8a:	4a13      	ldr	r2, [pc, #76]	; (c000ad8 <Hacl_Impl_SHA2_256_init+0x3e8>)
 c000a8c:	601a      	str	r2, [r3, #0]
  p112[1U] = (uint32_t)0xbb67ae85U;
 c000a8e:	68fb      	ldr	r3, [r7, #12]
 c000a90:	3304      	adds	r3, #4
 c000a92:	4a12      	ldr	r2, [pc, #72]	; (c000adc <Hacl_Impl_SHA2_256_init+0x3ec>)
 c000a94:	601a      	str	r2, [r3, #0]
  p112[2U] = (uint32_t)0x3c6ef372U;
 c000a96:	68fb      	ldr	r3, [r7, #12]
 c000a98:	3308      	adds	r3, #8
 c000a9a:	4a11      	ldr	r2, [pc, #68]	; (c000ae0 <Hacl_Impl_SHA2_256_init+0x3f0>)
 c000a9c:	601a      	str	r2, [r3, #0]
  p112[3U] = (uint32_t)0xa54ff53aU;
 c000a9e:	68fb      	ldr	r3, [r7, #12]
 c000aa0:	330c      	adds	r3, #12
 c000aa2:	4a10      	ldr	r2, [pc, #64]	; (c000ae4 <Hacl_Impl_SHA2_256_init+0x3f4>)
 c000aa4:	601a      	str	r2, [r3, #0]
  p2[0U] = (uint32_t)0x510e527fU;
 c000aa6:	68bb      	ldr	r3, [r7, #8]
 c000aa8:	4a0f      	ldr	r2, [pc, #60]	; (c000ae8 <Hacl_Impl_SHA2_256_init+0x3f8>)
 c000aaa:	601a      	str	r2, [r3, #0]
  p2[1U] = (uint32_t)0x9b05688cU;
 c000aac:	68bb      	ldr	r3, [r7, #8]
 c000aae:	3304      	adds	r3, #4
 c000ab0:	4a0e      	ldr	r2, [pc, #56]	; (c000aec <Hacl_Impl_SHA2_256_init+0x3fc>)
 c000ab2:	601a      	str	r2, [r3, #0]
  p2[2U] = (uint32_t)0x1f83d9abU;
 c000ab4:	68bb      	ldr	r3, [r7, #8]
 c000ab6:	3308      	adds	r3, #8
 c000ab8:	4a0d      	ldr	r2, [pc, #52]	; (c000af0 <Hacl_Impl_SHA2_256_init+0x400>)
 c000aba:	601a      	str	r2, [r3, #0]
  p2[3U] = (uint32_t)0x5be0cd19U;
 c000abc:	68bb      	ldr	r3, [r7, #8]
 c000abe:	330c      	adds	r3, #12
 c000ac0:	4a0c      	ldr	r2, [pc, #48]	; (c000af4 <Hacl_Impl_SHA2_256_init+0x404>)
 c000ac2:	601a      	str	r2, [r3, #0]
}
 c000ac4:	bf00      	nop
 c000ac6:	378c      	adds	r7, #140	; 0x8c
 c000ac8:	46bd      	mov	sp, r7
 c000aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000ace:	4770      	bx	lr
 c000ad0:	bef9a3f7 	.word	0xbef9a3f7
 c000ad4:	c67178f2 	.word	0xc67178f2
 c000ad8:	6a09e667 	.word	0x6a09e667
 c000adc:	bb67ae85 	.word	0xbb67ae85
 c000ae0:	3c6ef372 	.word	0x3c6ef372
 c000ae4:	a54ff53a 	.word	0xa54ff53a
 c000ae8:	510e527f 	.word	0x510e527f
 c000aec:	9b05688c 	.word	0x9b05688c
 c000af0:	1f83d9ab 	.word	0x1f83d9ab
 c000af4:	5be0cd19 	.word	0x5be0cd19

0c000af8 <Hacl_Impl_SHA2_256_update>:

static void Hacl_Impl_SHA2_256_update(uint32_t *state, uint8_t *data)
{
 c000af8:	b580      	push	{r7, lr}
 c000afa:	b0bc      	sub	sp, #240	; 0xf0
 c000afc:	af00      	add	r7, sp, #0
 c000afe:	6078      	str	r0, [r7, #4]
 c000b00:	6039      	str	r1, [r7, #0]
  uint32_t data_w[16U] = { 0U };
 c000b02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 c000b06:	2240      	movs	r2, #64	; 0x40
 c000b08:	2100      	movs	r1, #0
 c000b0a:	4618      	mov	r0, r3
 c000b0c:	f006 fee5 	bl	c0078da <memset>
  Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes(data_w, data, (uint32_t)16U);
 c000b10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 c000b14:	2210      	movs	r2, #16
 c000b16:	6839      	ldr	r1, [r7, #0]
 c000b18:	4618      	mov	r0, r3
 c000b1a:	f7ff fd7f 	bl	c00061c <Hacl_Hash_Lib_LoadStore_uint32s_from_be_bytes>
  uint32_t *hash_w = state + (uint32_t)128U;
 c000b1e:	687b      	ldr	r3, [r7, #4]
 c000b20:	f503 7300 	add.w	r3, r3, #512	; 0x200
 c000b24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t *ws_w = state + (uint32_t)64U;
 c000b28:	687b      	ldr	r3, [r7, #4]
 c000b2a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 c000b2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t *k_w = state;
 c000b32:	687b      	ldr	r3, [r7, #4]
 c000b34:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  uint32_t *counter_w = state + (uint32_t)136U;
 c000b38:	687b      	ldr	r3, [r7, #4]
 c000b3a:	f503 7308 	add.w	r3, r3, #544	; 0x220
 c000b3e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)16U; i = i + (uint32_t)1U)
 c000b42:	2300      	movs	r3, #0
 c000b44:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 c000b48:	e014      	b.n	c000b74 <Hacl_Impl_SHA2_256_update+0x7c>
  {
    uint32_t b = data_w[i];
 c000b4a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 c000b4e:	009b      	lsls	r3, r3, #2
 c000b50:	33f0      	adds	r3, #240	; 0xf0
 c000b52:	443b      	add	r3, r7
 c000b54:	f853 3cc4 	ldr.w	r3, [r3, #-196]
 c000b58:	66fb      	str	r3, [r7, #108]	; 0x6c
    ws_w[i] = b;
 c000b5a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 c000b5e:	009b      	lsls	r3, r3, #2
 c000b60:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000b64:	4413      	add	r3, r2
 c000b66:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 c000b68:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)16U; i = i + (uint32_t)1U)
 c000b6a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 c000b6e:	3301      	adds	r3, #1
 c000b70:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 c000b74:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 c000b78:	2b0f      	cmp	r3, #15
 c000b7a:	d9e6      	bls.n	c000b4a <Hacl_Impl_SHA2_256_update+0x52>
  }
  for (uint32_t i = (uint32_t)16U; i < (uint32_t)64U; i = i + (uint32_t)1U)
 c000b7c:	2310      	movs	r3, #16
 c000b7e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 c000b82:	e050      	b.n	c000c26 <Hacl_Impl_SHA2_256_update+0x12e>
  {
    uint32_t t16 = ws_w[i - (uint32_t)16U];
 c000b84:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000b88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c000b8c:	3b10      	subs	r3, #16
 c000b8e:	009b      	lsls	r3, r3, #2
 c000b90:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000b94:	4413      	add	r3, r2
 c000b96:	681b      	ldr	r3, [r3, #0]
 c000b98:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint32_t t15 = ws_w[i - (uint32_t)15U];
 c000b9a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000b9e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c000ba2:	3b0f      	subs	r3, #15
 c000ba4:	009b      	lsls	r3, r3, #2
 c000ba6:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000baa:	4413      	add	r3, r2
 c000bac:	681b      	ldr	r3, [r3, #0]
 c000bae:	67bb      	str	r3, [r7, #120]	; 0x78
    uint32_t t7 = ws_w[i - (uint32_t)7U];
 c000bb0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000bb4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c000bb8:	3b07      	subs	r3, #7
 c000bba:	009b      	lsls	r3, r3, #2
 c000bbc:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000bc0:	4413      	add	r3, r2
 c000bc2:	681b      	ldr	r3, [r3, #0]
 c000bc4:	677b      	str	r3, [r7, #116]	; 0x74
    uint32_t t2 = ws_w[i - (uint32_t)2U];
 c000bc6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000bca:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 c000bce:	3b02      	subs	r3, #2
 c000bd0:	009b      	lsls	r3, r3, #2
 c000bd2:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000bd6:	4413      	add	r3, r2
 c000bd8:	681b      	ldr	r3, [r3, #0]
 c000bda:	673b      	str	r3, [r7, #112]	; 0x70
    ws_w[i] =
      ((t2 >> (uint32_t)17U | t2 << ((uint32_t)32U - (uint32_t)17U))
 c000bdc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c000bde:	ea4f 4273 	mov.w	r2, r3, ror #17
      ^ ((t2 >> (uint32_t)19U | t2 << ((uint32_t)32U - (uint32_t)19U)) ^ t2 >> (uint32_t)10U))
 c000be2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c000be4:	ea4f 41f3 	mov.w	r1, r3, ror #19
 c000be8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 c000bea:	0a9b      	lsrs	r3, r3, #10
 c000bec:	404b      	eors	r3, r1
 c000bee:	405a      	eors	r2, r3
      +
 c000bf0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 c000bf2:	441a      	add	r2, r3
        t7
        +
          ((t15 >> (uint32_t)7U | t15 << ((uint32_t)32U - (uint32_t)7U))
 c000bf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c000bf6:	ea4f 11f3 	mov.w	r1, r3, ror #7
          ^ ((t15 >> (uint32_t)18U | t15 << ((uint32_t)32U - (uint32_t)18U)) ^ t15 >> (uint32_t)3U))
 c000bfa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c000bfc:	ea4f 40b3 	mov.w	r0, r3, ror #18
 c000c00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 c000c02:	08db      	lsrs	r3, r3, #3
 c000c04:	4043      	eors	r3, r0
 c000c06:	404b      	eors	r3, r1
        +
 c000c08:	18d1      	adds	r1, r2, r3
    ws_w[i] =
 c000c0a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000c0e:	009b      	lsls	r3, r3, #2
 c000c10:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000c14:	4413      	add	r3, r2
          + t16;
 c000c16:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 c000c18:	440a      	add	r2, r1
    ws_w[i] =
 c000c1a:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)16U; i < (uint32_t)64U; i = i + (uint32_t)1U)
 c000c1c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000c20:	3301      	adds	r3, #1
 c000c22:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 c000c26:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 c000c2a:	2b3f      	cmp	r3, #63	; 0x3f
 c000c2c:	d9aa      	bls.n	c000b84 <Hacl_Impl_SHA2_256_update+0x8c>
  }
  uint32_t hash_0[8U] = { 0U };
 c000c2e:	f107 030c 	add.w	r3, r7, #12
 c000c32:	2220      	movs	r2, #32
 c000c34:	2100      	movs	r1, #0
 c000c36:	4618      	mov	r0, r3
 c000c38:	f006 fe4f 	bl	c0078da <memset>
  memcpy(hash_0, hash_w, (uint32_t)8U * sizeof hash_w[0U]);
 c000c3c:	f107 030c 	add.w	r3, r7, #12
 c000c40:	2220      	movs	r2, #32
 c000c42:	f8d7 10dc 	ldr.w	r1, [r7, #220]	; 0xdc
 c000c46:	4618      	mov	r0, r3
 c000c48:	f006 fe3a 	bl	c0078c0 <memcpy>
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)64U; i = i + (uint32_t)1U)
 c000c4c:	2300      	movs	r3, #0
 c000c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 c000c52:	e0b8      	b.n	c000dc6 <Hacl_Impl_SHA2_256_update+0x2ce>
  {
    uint32_t a = hash_0[0U];
 c000c54:	68fb      	ldr	r3, [r7, #12]
 c000c56:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    uint32_t b = hash_0[1U];
 c000c5a:	693b      	ldr	r3, [r7, #16]
 c000c5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    uint32_t c = hash_0[2U];
 c000c60:	697b      	ldr	r3, [r7, #20]
 c000c62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    uint32_t d = hash_0[3U];
 c000c66:	69bb      	ldr	r3, [r7, #24]
 c000c68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    uint32_t e = hash_0[4U];
 c000c6c:	69fb      	ldr	r3, [r7, #28]
 c000c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    uint32_t f1 = hash_0[5U];
 c000c72:	6a3b      	ldr	r3, [r7, #32]
 c000c74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    uint32_t g = hash_0[6U];
 c000c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c000c7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    uint32_t h = hash_0[7U];
 c000c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 c000c80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    uint32_t kt = k_w[i];
 c000c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 c000c88:	009b      	lsls	r3, r3, #2
 c000c8a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 c000c8e:	4413      	add	r3, r2
 c000c90:	681b      	ldr	r3, [r3, #0]
 c000c92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    uint32_t wst = ws_w[i];
 c000c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 c000c9a:	009b      	lsls	r3, r3, #2
 c000c9c:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000ca0:	4413      	add	r3, r2
 c000ca2:	681b      	ldr	r3, [r3, #0]
 c000ca4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    uint32_t
    t1 =
      h
      +
        ((e >> (uint32_t)6U | e << ((uint32_t)32U - (uint32_t)6U))
 c000ca8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000cac:	ea4f 12b3 	mov.w	r2, r3, ror #6
        ^
          ((e >> (uint32_t)11U | e << ((uint32_t)32U - (uint32_t)11U))
 c000cb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000cb4:	ea4f 21f3 	mov.w	r1, r3, ror #11
          ^ (e >> (uint32_t)25U | e << ((uint32_t)32U - (uint32_t)25U))))
 c000cb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000cbc:	ea4f 6373 	mov.w	r3, r3, ror #25
 c000cc0:	404b      	eors	r3, r1
        ^
 c000cc2:	405a      	eors	r2, r3
      +
 c000cc4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 c000cc8:	441a      	add	r2, r3
      + ((e & f1) ^ (~e & g))
 c000cca:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 c000cce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 c000cd2:	4019      	ands	r1, r3
 c000cd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000cd8:	43d8      	mvns	r0, r3
 c000cda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 c000cde:	4003      	ands	r3, r0
 c000ce0:	404b      	eors	r3, r1
 c000ce2:	441a      	add	r2, r3
      + kt
 c000ce4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 c000ce8:	4413      	add	r3, r2
    t1 =
 c000cea:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 c000cee:	4413      	add	r3, r2
 c000cf0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      + wst;
    uint32_t
    t2 =
      ((a >> (uint32_t)2U | a << ((uint32_t)32U - (uint32_t)2U))
 c000cf4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c000cf8:	ea4f 02b3 	mov.w	r2, r3, ror #2
      ^
        ((a >> (uint32_t)13U | a << ((uint32_t)32U - (uint32_t)13U))
 c000cfc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c000d00:	ea4f 3173 	mov.w	r1, r3, ror #13
        ^ (a >> (uint32_t)22U | a << ((uint32_t)32U - (uint32_t)22U))))
 c000d04:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 c000d08:	ea4f 53b3 	mov.w	r3, r3, ror #22
 c000d0c:	404b      	eors	r3, r1
      ^
 c000d0e:	405a      	eors	r2, r3
      + ((a & b) ^ ((a & c) ^ (b & c)));
 c000d10:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 c000d14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 c000d18:	4019      	ands	r1, r3
 c000d1a:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 c000d1e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 c000d22:	4058      	eors	r0, r3
 c000d24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000d28:	4003      	ands	r3, r0
 c000d2a:	404b      	eors	r3, r1
    t2 =
 c000d2c:	4413      	add	r3, r2
 c000d2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    uint32_t x1 = t1 + t2;
 c000d32:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 c000d36:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 c000d3a:	4413      	add	r3, r2
 c000d3c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    uint32_t x5 = d + t1;
 c000d40:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 c000d44:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 c000d48:	4413      	add	r3, r2
 c000d4a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    uint32_t *p1 = hash_0;
 c000d4e:	f107 030c 	add.w	r3, r7, #12
 c000d52:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint32_t *p2 = hash_0 + (uint32_t)4U;
 c000d56:	f107 030c 	add.w	r3, r7, #12
 c000d5a:	3310      	adds	r3, #16
 c000d5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    p1[0U] = x1;
 c000d60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000d64:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 c000d68:	601a      	str	r2, [r3, #0]
    p1[1U] = a;
 c000d6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000d6e:	3304      	adds	r3, #4
 c000d70:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 c000d74:	601a      	str	r2, [r3, #0]
    p1[2U] = b;
 c000d76:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000d7a:	3308      	adds	r3, #8
 c000d7c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 c000d80:	601a      	str	r2, [r3, #0]
    p1[3U] = c;
 c000d82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 c000d86:	330c      	adds	r3, #12
 c000d88:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 c000d8c:	601a      	str	r2, [r3, #0]
    p2[0U] = x5;
 c000d8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000d92:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 c000d96:	601a      	str	r2, [r3, #0]
    p2[1U] = e;
 c000d98:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000d9c:	3304      	adds	r3, #4
 c000d9e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 c000da2:	601a      	str	r2, [r3, #0]
    p2[2U] = f1;
 c000da4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000da8:	3308      	adds	r3, #8
 c000daa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 c000dae:	601a      	str	r2, [r3, #0]
    p2[3U] = g;
 c000db0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 c000db4:	330c      	adds	r3, #12
 c000db6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 c000dba:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)64U; i = i + (uint32_t)1U)
 c000dbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 c000dc0:	3301      	adds	r3, #1
 c000dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 c000dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 c000dca:	2b3f      	cmp	r3, #63	; 0x3f
 c000dcc:	f67f af42 	bls.w	c000c54 <Hacl_Impl_SHA2_256_update+0x15c>
  }
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)8U; i = i + (uint32_t)1U)
 c000dd0:	2300      	movs	r3, #0
 c000dd2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 c000dd6:	e022      	b.n	c000e1e <Hacl_Impl_SHA2_256_update+0x326>
  {
    uint32_t xi = hash_w[i];
 c000dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000ddc:	009b      	lsls	r3, r3, #2
 c000dde:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 c000de2:	4413      	add	r3, r2
 c000de4:	681b      	ldr	r3, [r3, #0]
 c000de6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    uint32_t yi = hash_0[i];
 c000dea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000dee:	009b      	lsls	r3, r3, #2
 c000df0:	33f0      	adds	r3, #240	; 0xf0
 c000df2:	443b      	add	r3, r7
 c000df4:	f853 3ce4 	ldr.w	r3, [r3, #-228]
 c000df8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    hash_w[i] = xi + yi;
 c000dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000e00:	009b      	lsls	r3, r3, #2
 c000e02:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 c000e06:	4413      	add	r3, r2
 c000e08:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
 c000e0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 c000e10:	440a      	add	r2, r1
 c000e12:	601a      	str	r2, [r3, #0]
  for (uint32_t i = (uint32_t)0U; i < (uint32_t)8U; i = i + (uint32_t)1U)
 c000e14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000e18:	3301      	adds	r3, #1
 c000e1a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 c000e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 c000e22:	2b07      	cmp	r3, #7
 c000e24:	d9d8      	bls.n	c000dd8 <Hacl_Impl_SHA2_256_update+0x2e0>
  }
  uint32_t c0 = counter_w[0U];
 c000e26:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 c000e2a:	681b      	ldr	r3, [r3, #0]
 c000e2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  uint32_t one1 = (uint32_t)1U;
 c000e30:	2301      	movs	r3, #1
 c000e32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  counter_w[0U] = c0 + one1;
 c000e36:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 c000e3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 c000e3e:	441a      	add	r2, r3
 c000e40:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 c000e44:	601a      	str	r2, [r3, #0]
}
 c000e46:	bf00      	nop
 c000e48:	37f0      	adds	r7, #240	; 0xf0
 c000e4a:	46bd      	mov	sp, r7
 c000e4c:	bd80      	pop	{r7, pc}

0c000e4e <Hacl_Impl_SHA2_256_update_multi>:

static void Hacl_Impl_SHA2_256_update_multi(uint32_t *state, uint8_t *data, uint32_t n1)
{
 c000e4e:	b580      	push	{r7, lr}
 c000e50:	b086      	sub	sp, #24
 c000e52:	af00      	add	r7, sp, #0
 c000e54:	60f8      	str	r0, [r7, #12]
 c000e56:	60b9      	str	r1, [r7, #8]
 c000e58:	607a      	str	r2, [r7, #4]
  for (uint32_t i = (uint32_t)0U; i < n1; i = i + (uint32_t)1U)
 c000e5a:	2300      	movs	r3, #0
 c000e5c:	617b      	str	r3, [r7, #20]
 c000e5e:	e00b      	b.n	c000e78 <Hacl_Impl_SHA2_256_update_multi+0x2a>
  {
    uint8_t *b = data + i * (uint32_t)64U;
 c000e60:	697b      	ldr	r3, [r7, #20]
 c000e62:	019b      	lsls	r3, r3, #6
 c000e64:	68ba      	ldr	r2, [r7, #8]
 c000e66:	4413      	add	r3, r2
 c000e68:	613b      	str	r3, [r7, #16]
    Hacl_Impl_SHA2_256_update(state, b);
 c000e6a:	6939      	ldr	r1, [r7, #16]
 c000e6c:	68f8      	ldr	r0, [r7, #12]
 c000e6e:	f7ff fe43 	bl	c000af8 <Hacl_Impl_SHA2_256_update>
  for (uint32_t i = (uint32_t)0U; i < n1; i = i + (uint32_t)1U)
 c000e72:	697b      	ldr	r3, [r7, #20]
 c000e74:	3301      	adds	r3, #1
 c000e76:	617b      	str	r3, [r7, #20]
 c000e78:	697a      	ldr	r2, [r7, #20]
 c000e7a:	687b      	ldr	r3, [r7, #4]
 c000e7c:	429a      	cmp	r2, r3
 c000e7e:	d3ef      	bcc.n	c000e60 <Hacl_Impl_SHA2_256_update_multi+0x12>
  }
}
 c000e80:	bf00      	nop
 c000e82:	bf00      	nop
 c000e84:	3718      	adds	r7, #24
 c000e86:	46bd      	mov	sp, r7
 c000e88:	bd80      	pop	{r7, pc}

0c000e8a <Hacl_Impl_SHA2_256_update_last>:

static void Hacl_Impl_SHA2_256_update_last(uint32_t *state, uint8_t *data, uint32_t len)
{
 c000e8a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 c000e8e:	b0ba      	sub	sp, #232	; 0xe8
 c000e90:	af00      	add	r7, sp, #0
 c000e92:	6278      	str	r0, [r7, #36]	; 0x24
 c000e94:	6239      	str	r1, [r7, #32]
 c000e96:	61fa      	str	r2, [r7, #28]
  uint8_t blocks[128U] = { 0U };
 c000e98:	2300      	movs	r3, #0
 c000e9a:	62bb      	str	r3, [r7, #40]	; 0x28
 c000e9c:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 c000ea0:	237c      	movs	r3, #124	; 0x7c
 c000ea2:	461a      	mov	r2, r3
 c000ea4:	2100      	movs	r1, #0
 c000ea6:	f006 fd18 	bl	c0078da <memset>
  uint32_t nb;
  if (len < (uint32_t)56U)
 c000eaa:	69fb      	ldr	r3, [r7, #28]
 c000eac:	2b37      	cmp	r3, #55	; 0x37
 c000eae:	d803      	bhi.n	c000eb8 <Hacl_Impl_SHA2_256_update_last+0x2e>
    nb = (uint32_t)1U;
 c000eb0:	2301      	movs	r3, #1
 c000eb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 c000eb6:	e002      	b.n	c000ebe <Hacl_Impl_SHA2_256_update_last+0x34>
  else
    nb = (uint32_t)2U;
 c000eb8:	2302      	movs	r3, #2
 c000eba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint8_t *final_blocks;
  if (len < (uint32_t)56U)
 c000ebe:	69fb      	ldr	r3, [r7, #28]
 c000ec0:	2b37      	cmp	r3, #55	; 0x37
 c000ec2:	d805      	bhi.n	c000ed0 <Hacl_Impl_SHA2_256_update_last+0x46>
    final_blocks = blocks + (uint32_t)64U;
 c000ec4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 c000ec8:	3340      	adds	r3, #64	; 0x40
 c000eca:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 c000ece:	e003      	b.n	c000ed8 <Hacl_Impl_SHA2_256_update_last+0x4e>
  else
    final_blocks = blocks;
 c000ed0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 c000ed4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  memcpy(final_blocks, data, len * sizeof data[0U]);
 c000ed8:	69fa      	ldr	r2, [r7, #28]
 c000eda:	6a39      	ldr	r1, [r7, #32]
 c000edc:	f8d7 00e0 	ldr.w	r0, [r7, #224]	; 0xe0
 c000ee0:	f006 fcee 	bl	c0078c0 <memcpy>
  uint32_t n1 = state[136U];
 c000ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c000ee6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 c000eea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint8_t *padding = final_blocks + len;
 c000eee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 c000ef2:	69fb      	ldr	r3, [r7, #28]
 c000ef4:	4413      	add	r3, r2
 c000ef6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t
  pad0len = ((uint32_t)64U - (len + (uint32_t)8U + (uint32_t)1U) % (uint32_t)64U) % (uint32_t)64U;
 c000efa:	69fa      	ldr	r2, [r7, #28]
 c000efc:	f06f 0308 	mvn.w	r3, #8
 c000f00:	1a9b      	subs	r3, r3, r2
 c000f02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 c000f06:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  uint8_t *buf1 = padding;
 c000f0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 c000f0e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  uint8_t *buf2 = padding + (uint32_t)1U + pad0len;
 c000f12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 c000f16:	3301      	adds	r3, #1
 c000f18:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 c000f1c:	4413      	add	r3, r2
 c000f1e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  uint64_t
  encodedlen = ((uint64_t)n1 * (uint64_t)(uint32_t)64U + (uint64_t)len) * (uint64_t)(uint32_t)8U;
 c000f22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 c000f26:	2200      	movs	r2, #0
 c000f28:	4698      	mov	r8, r3
 c000f2a:	4691      	mov	r9, r2
 c000f2c:	f04f 0200 	mov.w	r2, #0
 c000f30:	f04f 0300 	mov.w	r3, #0
 c000f34:	ea4f 1389 	mov.w	r3, r9, lsl #6
 c000f38:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 c000f3c:	ea4f 1288 	mov.w	r2, r8, lsl #6
 c000f40:	69f9      	ldr	r1, [r7, #28]
 c000f42:	2000      	movs	r0, #0
 c000f44:	6139      	str	r1, [r7, #16]
 c000f46:	6178      	str	r0, [r7, #20]
 c000f48:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 c000f4c:	4641      	mov	r1, r8
 c000f4e:	1854      	adds	r4, r2, r1
 c000f50:	4649      	mov	r1, r9
 c000f52:	eb43 0101 	adc.w	r1, r3, r1
 c000f56:	460d      	mov	r5, r1
 c000f58:	f04f 0200 	mov.w	r2, #0
 c000f5c:	f04f 0300 	mov.w	r3, #0
 c000f60:	00eb      	lsls	r3, r5, #3
 c000f62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 c000f66:	00e2      	lsls	r2, r4, #3
 c000f68:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
  buf1[0U] = (uint8_t)0x80U;
 c000f6c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 c000f70:	2280      	movs	r2, #128	; 0x80
 c000f72:	701a      	strb	r2, [r3, #0]
  store64_be(buf2, encodedlen);
 c000f74:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 c000f78:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
 c000f7c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 c000f80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 c000f84:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000f88:	0e1a      	lsrs	r2, r3, #24
 c000f8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000f8e:	0a1b      	lsrs	r3, r3, #8
 c000f90:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 c000f94:	431a      	orrs	r2, r3
 c000f96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000f9a:	021b      	lsls	r3, r3, #8
 c000f9c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 c000fa0:	431a      	orrs	r2, r3
 c000fa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 c000fa6:	061b      	lsls	r3, r3, #24
 c000fa8:	4313      	orrs	r3, r2
 c000faa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 c000fae:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 c000fb2:	f04f 0200 	mov.w	r2, #0
 c000fb6:	f04f 0300 	mov.w	r3, #0
 c000fba:	000a      	movs	r2, r1
 c000fbc:	2300      	movs	r3, #0
 c000fbe:	4613      	mov	r3, r2
 c000fc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 c000fc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000fc8:	0e1a      	lsrs	r2, r3, #24
 c000fca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000fce:	0a1b      	lsrs	r3, r3, #8
 c000fd0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 c000fd4:	431a      	orrs	r2, r3
 c000fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000fda:	021b      	lsls	r3, r3, #8
 c000fdc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 c000fe0:	431a      	orrs	r2, r3
 c000fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 c000fe6:	061b      	lsls	r3, r3, #24
 c000fe8:	4313      	orrs	r3, r2
 c000fea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 c000fee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 c000ff2:	2200      	movs	r2, #0
 c000ff4:	60bb      	str	r3, [r7, #8]
 c000ff6:	60fa      	str	r2, [r7, #12]
 c000ff8:	f04f 0200 	mov.w	r2, #0
 c000ffc:	f04f 0300 	mov.w	r3, #0
 c001000:	68b9      	ldr	r1, [r7, #8]
 c001002:	000b      	movs	r3, r1
 c001004:	2200      	movs	r2, #0
 c001006:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 c00100a:	2000      	movs	r0, #0
 c00100c:	468a      	mov	sl, r1
 c00100e:	4683      	mov	fp, r0
 c001010:	ea42 010a 	orr.w	r1, r2, sl
 c001014:	6039      	str	r1, [r7, #0]
 c001016:	ea43 030b 	orr.w	r3, r3, fp
 c00101a:	607b      	str	r3, [r7, #4]
 c00101c:	e9d7 2300 	ldrd	r2, r3, [r7]
 c001020:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 c001024:	f7ff faea 	bl	c0005fc <store64>
  Hacl_Impl_SHA2_256_update_multi(state, final_blocks, nb);
 c001028:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 c00102c:	f8d7 10e0 	ldr.w	r1, [r7, #224]	; 0xe0
 c001030:	6a78      	ldr	r0, [r7, #36]	; 0x24
 c001032:	f7ff ff0c 	bl	c000e4e <Hacl_Impl_SHA2_256_update_multi>
}
 c001036:	bf00      	nop
 c001038:	37e8      	adds	r7, #232	; 0xe8
 c00103a:	46bd      	mov	sp, r7
 c00103c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0c001040 <Hacl_Impl_SHA2_256_finish>:

static void Hacl_Impl_SHA2_256_finish(uint32_t *state, uint8_t *hash1)
{
 c001040:	b580      	push	{r7, lr}
 c001042:	b084      	sub	sp, #16
 c001044:	af00      	add	r7, sp, #0
 c001046:	6078      	str	r0, [r7, #4]
 c001048:	6039      	str	r1, [r7, #0]
  uint32_t *hash_w = state + (uint32_t)128U;
 c00104a:	687b      	ldr	r3, [r7, #4]
 c00104c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 c001050:	60fb      	str	r3, [r7, #12]
  Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes(hash1, hash_w, (uint32_t)8U);
 c001052:	2208      	movs	r2, #8
 c001054:	68f9      	ldr	r1, [r7, #12]
 c001056:	6838      	ldr	r0, [r7, #0]
 c001058:	f7ff fb14 	bl	c000684 <Hacl_Hash_Lib_LoadStore_uint32s_to_be_bytes>
}
 c00105c:	bf00      	nop
 c00105e:	3710      	adds	r7, #16
 c001060:	46bd      	mov	sp, r7
 c001062:	bd80      	pop	{r7, pc}

0c001064 <Hacl_Impl_SHA2_256_hash>:

static void Hacl_Impl_SHA2_256_hash(uint8_t *hash1, uint8_t *input, uint32_t len)
{
 c001064:	b580      	push	{r7, lr}
 c001066:	f5ad 7d12 	sub.w	sp, sp, #584	; 0x248
 c00106a:	af00      	add	r7, sp, #0
 c00106c:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c001070:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 c001074:	6018      	str	r0, [r3, #0]
 c001076:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c00107a:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 c00107e:	6019      	str	r1, [r3, #0]
 c001080:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c001084:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 c001088:	601a      	str	r2, [r3, #0]
  uint32_t state[137U] = { 0U };
 c00108a:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c00108e:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 c001092:	4618      	mov	r0, r3
 c001094:	f44f 7309 	mov.w	r3, #548	; 0x224
 c001098:	461a      	mov	r2, r3
 c00109a:	2100      	movs	r1, #0
 c00109c:	f006 fc1d 	bl	c0078da <memset>
  uint32_t n1 = len / (uint32_t)64U;
 c0010a0:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c0010a4:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 c0010a8:	681b      	ldr	r3, [r3, #0]
 c0010aa:	099b      	lsrs	r3, r3, #6
 c0010ac:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
  uint32_t r = len % (uint32_t)64U;
 c0010b0:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c0010b4:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 c0010b8:	681b      	ldr	r3, [r3, #0]
 c0010ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 c0010be:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
  uint8_t *input_blocks = input;
 c0010c2:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c0010c6:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 c0010ca:	681b      	ldr	r3, [r3, #0]
 c0010cc:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
  uint8_t *input_last = input + n1 * (uint32_t)64U;
 c0010d0:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 c0010d4:	019b      	lsls	r3, r3, #6
 c0010d6:	f507 7212 	add.w	r2, r7, #584	; 0x248
 c0010da:	f5a2 7210 	sub.w	r2, r2, #576	; 0x240
 c0010de:	6812      	ldr	r2, [r2, #0]
 c0010e0:	4413      	add	r3, r2
 c0010e2:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
  Hacl_Impl_SHA2_256_init(state);
 c0010e6:	f107 0314 	add.w	r3, r7, #20
 c0010ea:	4618      	mov	r0, r3
 c0010ec:	f7ff fb00 	bl	c0006f0 <Hacl_Impl_SHA2_256_init>
  Hacl_Impl_SHA2_256_update_multi(state, input_blocks, n1);
 c0010f0:	f107 0314 	add.w	r3, r7, #20
 c0010f4:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 c0010f8:	f8d7 123c 	ldr.w	r1, [r7, #572]	; 0x23c
 c0010fc:	4618      	mov	r0, r3
 c0010fe:	f7ff fea6 	bl	c000e4e <Hacl_Impl_SHA2_256_update_multi>
  Hacl_Impl_SHA2_256_update_last(state, input_last, r);
 c001102:	f107 0314 	add.w	r3, r7, #20
 c001106:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 c00110a:	f8d7 1238 	ldr.w	r1, [r7, #568]	; 0x238
 c00110e:	4618      	mov	r0, r3
 c001110:	f7ff febb 	bl	c000e8a <Hacl_Impl_SHA2_256_update_last>
  Hacl_Impl_SHA2_256_finish(state, hash1);
 c001114:	f507 7312 	add.w	r3, r7, #584	; 0x248
 c001118:	f5a3 730f 	sub.w	r3, r3, #572	; 0x23c
 c00111c:	f107 0214 	add.w	r2, r7, #20
 c001120:	6819      	ldr	r1, [r3, #0]
 c001122:	4610      	mov	r0, r2
 c001124:	f7ff ff8c 	bl	c001040 <Hacl_Impl_SHA2_256_finish>
}
 c001128:	bf00      	nop
 c00112a:	f507 7712 	add.w	r7, r7, #584	; 0x248
 c00112e:	46bd      	mov	sp, r7
 c001130:	bd80      	pop	{r7, pc}

0c001132 <Hacl_SHA2_256_hash>:
{
  Hacl_Impl_SHA2_256_finish(state, hash1);
}

void Hacl_SHA2_256_hash(uint8_t *hash1, uint8_t *input, uint32_t len)
{
 c001132:	b580      	push	{r7, lr}
 c001134:	b084      	sub	sp, #16
 c001136:	af00      	add	r7, sp, #0
 c001138:	60f8      	str	r0, [r7, #12]
 c00113a:	60b9      	str	r1, [r7, #8]
 c00113c:	607a      	str	r2, [r7, #4]
  Hacl_Impl_SHA2_256_hash(hash1, input, len);
 c00113e:	687a      	ldr	r2, [r7, #4]
 c001140:	68b9      	ldr	r1, [r7, #8]
 c001142:	68f8      	ldr	r0, [r7, #12]
 c001144:	f7ff ff8e 	bl	c001064 <Hacl_Impl_SHA2_256_hash>
}
 c001148:	bf00      	nop
 c00114a:	3710      	adds	r7, #16
 c00114c:	46bd      	mov	sp, r7
 c00114e:	bd80      	pop	{r7, pc}

0c001150 <_setup_data>:
	----------------------------- SUPERVISOR  --------------------------------------------
	---------------------------------------------------------------------------------
*/

//-------------------------- UTILS -------//
void _setup_data(){
 c001150:	b480      	push	{r7}
 c001152:	b083      	sub	sp, #12
 c001154:	af00      	add	r7, sp, #0
	for(unsigned int i = 0; i < CHAL_SIZE; ++i ){
 c001156:	2300      	movs	r3, #0
 c001158:	607b      	str	r3, [r7, #4]
 c00115a:	e014      	b.n	c001186 <_setup_data+0x36>
		cfa_engine_conf.hash_key[i] = i;
 c00115c:	687b      	ldr	r3, [r7, #4]
 c00115e:	b2d9      	uxtb	r1, r3
 c001160:	4a0e      	ldr	r2, [pc, #56]	; (c00119c <_setup_data+0x4c>)
 c001162:	687b      	ldr	r3, [r7, #4]
 c001164:	4413      	add	r3, r2
 c001166:	334a      	adds	r3, #74	; 0x4a
 c001168:	460a      	mov	r2, r1
 c00116a:	701a      	strb	r2, [r3, #0]
		cfa_engine_conf.challenge[i] = 0x65+i;
 c00116c:	687b      	ldr	r3, [r7, #4]
 c00116e:	b2db      	uxtb	r3, r3
 c001170:	3365      	adds	r3, #101	; 0x65
 c001172:	b2d9      	uxtb	r1, r3
 c001174:	4a09      	ldr	r2, [pc, #36]	; (c00119c <_setup_data+0x4c>)
 c001176:	687b      	ldr	r3, [r7, #4]
 c001178:	4413      	add	r3, r2
 c00117a:	3308      	adds	r3, #8
 c00117c:	460a      	mov	r2, r1
 c00117e:	701a      	strb	r2, [r3, #0]
	for(unsigned int i = 0; i < CHAL_SIZE; ++i ){
 c001180:	687b      	ldr	r3, [r7, #4]
 c001182:	3301      	adds	r3, #1
 c001184:	607b      	str	r3, [r7, #4]
 c001186:	687b      	ldr	r3, [r7, #4]
 c001188:	2b3f      	cmp	r3, #63	; 0x3f
 c00118a:	d9e7      	bls.n	c00115c <_setup_data+0xc>
	}
}
 c00118c:	bf00      	nop
 c00118e:	bf00      	nop
 c001190:	370c      	adds	r7, #12
 c001192:	46bd      	mov	sp, r7
 c001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001198:	4770      	bx	lr
 c00119a:	bf00      	nop
 c00119c:	300020b8 	.word	0x300020b8

0c0011a0 <_update_challenge>:

void _update_challenge(uint8_t* chl){
 c0011a0:	b4f0      	push	{r4, r5, r6, r7}
 c0011a2:	b082      	sub	sp, #8
 c0011a4:	af00      	add	r7, sp, #0
 c0011a6:	6078      	str	r0, [r7, #4]
	memcpy(cfa_engine_conf.challenge,chl, CHAL_SIZE);
 c0011a8:	4b15      	ldr	r3, [pc, #84]	; (c001200 <_update_challenge+0x60>)
 c0011aa:	687a      	ldr	r2, [r7, #4]
 c0011ac:	4614      	mov	r4, r2
 c0011ae:	f103 0608 	add.w	r6, r3, #8
 c0011b2:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 c0011b6:	4635      	mov	r5, r6
 c0011b8:	4623      	mov	r3, r4
 c0011ba:	6818      	ldr	r0, [r3, #0]
 c0011bc:	6859      	ldr	r1, [r3, #4]
 c0011be:	689a      	ldr	r2, [r3, #8]
 c0011c0:	68db      	ldr	r3, [r3, #12]
 c0011c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 c0011c4:	3410      	adds	r4, #16
 c0011c6:	3610      	adds	r6, #16
 c0011c8:	4564      	cmp	r4, ip
 c0011ca:	d1f4      	bne.n	c0011b6 <_update_challenge+0x16>
	memcpy(vrf_resp.new_challenge,chl, CHAL_SIZE);
 c0011cc:	4a0d      	ldr	r2, [pc, #52]	; (c001204 <_update_challenge+0x64>)
 c0011ce:	687b      	ldr	r3, [r7, #4]
 c0011d0:	461c      	mov	r4, r3
 c0011d2:	4616      	mov	r6, r2
 c0011d4:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 c0011d8:	4635      	mov	r5, r6
 c0011da:	4623      	mov	r3, r4
 c0011dc:	6818      	ldr	r0, [r3, #0]
 c0011de:	6859      	ldr	r1, [r3, #4]
 c0011e0:	689a      	ldr	r2, [r3, #8]
 c0011e2:	68db      	ldr	r3, [r3, #12]
 c0011e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 c0011e6:	3410      	adds	r4, #16
 c0011e8:	3610      	adds	r6, #16
 c0011ea:	4564      	cmp	r4, ip
 c0011ec:	d1f4      	bne.n	c0011d8 <_update_challenge+0x38>
	cfa_engine_conf.challenge_renewed = TRUE;
 c0011ee:	4b04      	ldr	r3, [pc, #16]	; (c001200 <_update_challenge+0x60>)
 c0011f0:	2201      	movs	r2, #1
 c0011f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 c0011f6:	bf00      	nop
 c0011f8:	3708      	adds	r7, #8
 c0011fa:	46bd      	mov	sp, r7
 c0011fc:	bcf0      	pop	{r4, r5, r6, r7}
 c0011fe:	4770      	bx	lr
 c001200:	300020b8 	.word	0x300020b8
 c001204:	30002144 	.word	0x30002144

0c001208 <_clean>:

void _clean(){
 c001208:	b480      	push	{r7}
 c00120a:	af00      	add	r7, sp, #0
	cfa_engine_conf.log_counter = 0;
 c00120c:	4b10      	ldr	r3, [pc, #64]	; (c001250 <_clean+0x48>)
 c00120e:	2200      	movs	r2, #0
 c001210:	80da      	strh	r2, [r3, #6]
	report_secure.number_of_logs_sent = 0;
 c001212:	4b10      	ldr	r3, [pc, #64]	; (c001254 <_clean+0x4c>)
 c001214:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 c001218:	2200      	movs	r2, #0
 c00121a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	cfa_engine_conf.initialized = INITIALIZED;
 c00121e:	4b0c      	ldr	r3, [pc, #48]	; (c001250 <_clean+0x48>)
 c001220:	22ee      	movs	r2, #238	; 0xee
 c001222:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	cfa_engine_conf.attestation_status = INACTIVE;
 c001226:	4b0a      	ldr	r3, [pc, #40]	; (c001250 <_clean+0x48>)
 c001228:	2200      	movs	r2, #0
 c00122a:	711a      	strb	r2, [r3, #4]
	report_secure.num_CF_Log_size = 0;
 c00122c:	4b09      	ldr	r3, [pc, #36]	; (c001254 <_clean+0x4c>)
 c00122e:	2200      	movs	r2, #0
 c001230:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	cfa_engine_conf.challenge_renewed = FALSE;
 c001234:	4b06      	ldr	r3, [pc, #24]	; (c001250 <_clean+0x48>)
 c001236:	2200      	movs	r2, #0
 c001238:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	report_secure.isFinal = FALSE;
 c00123c:	4b05      	ldr	r3, [pc, #20]	; (c001254 <_clean+0x4c>)
 c00123e:	2200      	movs	r2, #0
 c001240:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
 c001244:	bf00      	nop
 c001246:	46bd      	mov	sp, r7
 c001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00124c:	4770      	bx	lr
 c00124e:	bf00      	nop
 c001250:	300020b8 	.word	0x300020b8
 c001254:	30000034 	.word	0x30000034

0c001258 <_clean_partial>:

void _clean_partial(){
 c001258:	b480      	push	{r7}
 c00125a:	af00      	add	r7, sp, #0
	report_secure.num_CF_Log_size = 0;
 c00125c:	4b04      	ldr	r3, [pc, #16]	; (c001270 <_clean_partial+0x18>)
 c00125e:	2200      	movs	r2, #0
 c001260:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
}
 c001264:	bf00      	nop
 c001266:	46bd      	mov	sp, r7
 c001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00126c:	4770      	bx	lr
 c00126e:	bf00      	nop
 c001270:	30000034 	.word	0x30000034

0c001274 <_run_application>:

void _run_application(){
 c001274:	b598      	push	{r3, r4, r7, lr}
 c001276:	af00      	add	r7, sp, #0
	//start app
	if (cfa_engine_conf.iac.app_start_address != NULL){
 c001278:	4b18      	ldr	r3, [pc, #96]	; (c0012dc <_run_application+0x68>)
 c00127a:	681b      	ldr	r3, [r3, #0]
 c00127c:	2b00      	cmp	r3, #0
 c00127e:	d02b      	beq.n	c0012d8 <_run_application+0x64>
		cfa_engine_conf.iac.app_start_address();
 c001280:	4b16      	ldr	r3, [pc, #88]	; (c0012dc <_run_application+0x68>)
 c001282:	681b      	ldr	r3, [r3, #0]
 c001284:	461c      	mov	r4, r3
 c001286:	0864      	lsrs	r4, r4, #1
 c001288:	0064      	lsls	r4, r4, #1
 c00128a:	4620      	mov	r0, r4
 c00128c:	4621      	mov	r1, r4
 c00128e:	4622      	mov	r2, r4
 c001290:	4623      	mov	r3, r4
 c001292:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c001296:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c00129a:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00129e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0012a2:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0012a6:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0012aa:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0012ae:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0012b2:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0012b6:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0012ba:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0012be:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0012c2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0012c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0012ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0012ce:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0012d2:	f7fe ffb9 	bl	c000248 <__gnu_cmse_nonsecure_call>
	}
	return;
 c0012d6:	bf00      	nop
 c0012d8:	bf00      	nop
}
 c0012da:	bd98      	pop	{r3, r4, r7, pc}
 c0012dc:	300020b8 	.word	0x300020b8

0c0012e0 <record_output_data>:

uint32_t output_data = 0;
void record_output_data(uint32_t value){
 c0012e0:	b480      	push	{r7}
 c0012e2:	b083      	sub	sp, #12
 c0012e4:	af00      	add	r7, sp, #0
 c0012e6:	6078      	str	r0, [r7, #4]
	output_data = value;
 c0012e8:	4a04      	ldr	r2, [pc, #16]	; (c0012fc <record_output_data+0x1c>)
 c0012ea:	687b      	ldr	r3, [r7, #4]
 c0012ec:	6013      	str	r3, [r2, #0]
}
 c0012ee:	bf00      	nop
 c0012f0:	370c      	adds	r7, #12
 c0012f2:	46bd      	mov	sp, r7
 c0012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0012f8:	4770      	bx	lr
 c0012fa:	bf00      	nop
 c0012fc:	30002260 	.word	0x30002260

0c001300 <CFA_ENGINE_start>:
}
#endif

/* -------------  NON SECURE CALLABLES */

void CFA_ENGINE_start(){
 c001300:	b580      	push	{r7, lr}
 c001302:	af00      	add	r7, sp, #0
	while(1){
		_attest_memory();
 c001304:	f000 faae 	bl	c001864 <_attest_memory>
		_setup_data();
 c001308:	f7ff ff22 	bl	c001150 <_setup_data>
		_clean();
 c00130c:	f7ff ff7c 	bl	c001208 <_clean>
		_read_serial_loop();
 c001310:	f000 f8d8 	bl	c0014c4 <_read_serial_loop>
		_attest_memory();
 c001314:	e7f6      	b.n	c001304 <CFA_ENGINE_start+0x4>
	...

0c001318 <CFA_ENGINE_register_callback>:
	}
}

void CFA_ENGINE_register_callback(){
 c001318:	b480      	push	{r7}
 c00131a:	af00      	add	r7, sp, #0
	cfa_engine_conf.iac.app_start_address = (funcptr_NS)  pAttestationFunctionCallback;
 c00131c:	4b04      	ldr	r3, [pc, #16]	; (c001330 <CFA_ENGINE_register_callback+0x18>)
 c00131e:	681b      	ldr	r3, [r3, #0]
 c001320:	461a      	mov	r2, r3
 c001322:	4b04      	ldr	r3, [pc, #16]	; (c001334 <CFA_ENGINE_register_callback+0x1c>)
 c001324:	601a      	str	r2, [r3, #0]
	return;
 c001326:	bf00      	nop
}
 c001328:	46bd      	mov	sp, r7
 c00132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00132e:	4770      	bx	lr
 c001330:	300022ec 	.word	0x300022ec
 c001334:	300020b8 	.word	0x300020b8

0c001338 <STATE_initialize_attestation>:

/* --------------- - STATE HANDLING --------------------- */



int STATE_initialize_attestation(){
 c001338:	b580      	push	{r7, lr}
 c00133a:	b082      	sub	sp, #8
 c00133c:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.attestation_status == INACTIVE){
 c00133e:	4b13      	ldr	r3, [pc, #76]	; (c00138c <STATE_initialize_attestation+0x54>)
 c001340:	791b      	ldrb	r3, [r3, #4]
 c001342:	2b00      	cmp	r3, #0
 c001344:	d11c      	bne.n	c001380 <STATE_initialize_attestation+0x48>

		// send response to vrf
		uint8_t ready_char[COMMAND_SIZE+1] = INIT_ATTESTATION;
 c001346:	4a12      	ldr	r2, [pc, #72]	; (c001390 <STATE_initialize_attestation+0x58>)
 c001348:	463b      	mov	r3, r7
 c00134a:	e892 0003 	ldmia.w	r2, {r0, r1}
 c00134e:	6018      	str	r0, [r3, #0]
 c001350:	3304      	adds	r3, #4
 c001352:	7019      	strb	r1, [r3, #0]
		SecureUartTx(ready_char, COMMAND_SIZE);
 c001354:	463b      	mov	r3, r7
 c001356:	2104      	movs	r1, #4
 c001358:	4618      	mov	r0, r3
 c00135a:	f001 fd4f 	bl	c002dfc <SecureUartTx>

		// receive challange
		if(_receive_challenge()) return 1;
 c00135e:	f000 f955 	bl	c00160c <_receive_challenge>
 c001362:	4603      	mov	r3, r0
 c001364:	2b00      	cmp	r3, #0
 c001366:	d001      	beq.n	c00136c <STATE_initialize_attestation+0x34>
 c001368:	2301      	movs	r3, #1
 c00136a:	e00a      	b.n	c001382 <STATE_initialize_attestation+0x4a>

		// start application
		cfa_engine_conf.attestation_status = ACTIVE;
 c00136c:	4b07      	ldr	r3, [pc, #28]	; (c00138c <STATE_initialize_attestation+0x54>)
 c00136e:	2201      	movs	r2, #1
 c001370:	711a      	strb	r2, [r3, #4]
		CFA_ENGINE_run_attestation();
 c001372:	f000 fb85 	bl	c001a80 <CFA_ENGINE_run_attestation>
		cfa_engine_conf.attestation_status = COMPLETE;
 c001376:	4b05      	ldr	r3, [pc, #20]	; (c00138c <STATE_initialize_attestation+0x54>)
 c001378:	2202      	movs	r2, #2
 c00137a:	711a      	strb	r2, [r3, #4]

		// Send final report
		_send_report();
 c00137c:	f000 fa20 	bl	c0017c0 <_send_report>
	}
	return CONTINUE_LOOP;
 c001380:	2301      	movs	r3, #1
}
 c001382:	4618      	mov	r0, r3
 c001384:	3708      	adds	r7, #8
 c001386:	46bd      	mov	sp, r7
 c001388:	bd80      	pop	{r7, pc}
 c00138a:	bf00      	nop
 c00138c:	300020b8 	.word	0x300020b8
 c001390:	0c007904 	.word	0x0c007904

0c001394 <STATE_accept_report>:

int STATE_accept_report(){
 c001394:	b580      	push	{r7, lr}
 c001396:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.attestation_status == COMPLETE){
 c001398:	4b06      	ldr	r3, [pc, #24]	; (c0013b4 <STATE_accept_report+0x20>)
 c00139a:	791b      	ldrb	r3, [r3, #4]
 c00139c:	2b02      	cmp	r3, #2
 c00139e:	d106      	bne.n	c0013ae <STATE_accept_report+0x1a>
		cfa_engine_conf.attestation_status = INACTIVE; //temp
 c0013a0:	4b04      	ldr	r3, [pc, #16]	; (c0013b4 <STATE_accept_report+0x20>)
 c0013a2:	2200      	movs	r2, #0
 c0013a4:	711a      	strb	r2, [r3, #4]
		_clean();
 c0013a6:	f7ff ff2f 	bl	c001208 <_clean>
		return EXIT_LOOP;
 c0013aa:	2300      	movs	r3, #0
 c0013ac:	e000      	b.n	c0013b0 <STATE_accept_report+0x1c>
	}
	return CONTINUE_LOOP;
 c0013ae:	2301      	movs	r3, #1
}
 c0013b0:	4618      	mov	r0, r3
 c0013b2:	bd80      	pop	{r7, pc}
 c0013b4:	300020b8 	.word	0x300020b8

0c0013b8 <STATE_heal>:

int STATE_heal(){
 c0013b8:	b580      	push	{r7, lr}
 c0013ba:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.attestation_status == COMPLETE || cfa_engine_conf.attestation_status == WAITING_PARTIAL){
 c0013bc:	4b07      	ldr	r3, [pc, #28]	; (c0013dc <STATE_heal+0x24>)
 c0013be:	791b      	ldrb	r3, [r3, #4]
 c0013c0:	2b02      	cmp	r3, #2
 c0013c2:	d003      	beq.n	c0013cc <STATE_heal+0x14>
 c0013c4:	4b05      	ldr	r3, [pc, #20]	; (c0013dc <STATE_heal+0x24>)
 c0013c6:	791b      	ldrb	r3, [r3, #4]
 c0013c8:	2b04      	cmp	r3, #4
 c0013ca:	d103      	bne.n	c0013d4 <STATE_heal+0x1c>
		_heal_function();
 c0013cc:	f000 fc1c 	bl	c001c08 <_heal_function>
		return EXIT_LOOP;
 c0013d0:	2300      	movs	r3, #0
 c0013d2:	e000      	b.n	c0013d6 <STATE_heal+0x1e>
	}
	return CONTINUE_LOOP;
 c0013d4:	2301      	movs	r3, #1
}
 c0013d6:	4618      	mov	r0, r3
 c0013d8:	bd80      	pop	{r7, pc}
 c0013da:	bf00      	nop
 c0013dc:	300020b8 	.word	0x300020b8

0c0013e0 <STATE_continue>:

int STATE_continue(){
 c0013e0:	b580      	push	{r7, lr}
 c0013e2:	af00      	add	r7, sp, #0

	_receive_challenge();
 c0013e4:	f000 f912 	bl	c00160c <_receive_challenge>

	cfa_engine_conf.attestation_status = ACTIVE;
 c0013e8:	4b02      	ldr	r3, [pc, #8]	; (c0013f4 <STATE_continue+0x14>)
 c0013ea:	2201      	movs	r2, #1
 c0013ec:	711a      	strb	r2, [r3, #4]

//	_initialize_timer_interrupt();

	return EXIT_LOOP;
 c0013ee:	2300      	movs	r3, #0
}
 c0013f0:	4618      	mov	r0, r3
 c0013f2:	bd80      	pop	{r7, pc}
 c0013f4:	300020b8 	.word	0x300020b8

0c0013f8 <translate_command>:

/* ---------------------------  PROTOCOL  ----------------------------------------- */


char translate_command(int8_t command_received[]){
 c0013f8:	b580      	push	{r7, lr}
 c0013fa:	b082      	sub	sp, #8
 c0013fc:	af00      	add	r7, sp, #0
 c0013fe:	6078      	str	r0, [r7, #4]
	command_received[COMMAND_SIZE] = '\0';
 c001400:	687b      	ldr	r3, [r7, #4]
 c001402:	3304      	adds	r3, #4
 c001404:	2200      	movs	r2, #0
 c001406:	701a      	strb	r2, [r3, #0]
	if (!strcmp(command_received,INIT_ATTESTATION))
 c001408:	4914      	ldr	r1, [pc, #80]	; (c00145c <translate_command+0x64>)
 c00140a:	6878      	ldr	r0, [r7, #4]
 c00140c:	f7fe ff12 	bl	c000234 <strcmp>
 c001410:	4603      	mov	r3, r0
 c001412:	2b00      	cmp	r3, #0
 c001414:	d101      	bne.n	c00141a <translate_command+0x22>
		return INIT_ATTESTATION_CHAR;
 c001416:	2369      	movs	r3, #105	; 0x69
 c001418:	e01b      	b.n	c001452 <translate_command+0x5a>
	else if (!strcmp(command_received,ACCEPTED_REPORT))
 c00141a:	4911      	ldr	r1, [pc, #68]	; (c001460 <translate_command+0x68>)
 c00141c:	6878      	ldr	r0, [r7, #4]
 c00141e:	f7fe ff09 	bl	c000234 <strcmp>
 c001422:	4603      	mov	r3, r0
 c001424:	2b00      	cmp	r3, #0
 c001426:	d101      	bne.n	c00142c <translate_command+0x34>
		return ACCEPT_REPORT_CHAR;
 c001428:	2376      	movs	r3, #118	; 0x76
 c00142a:	e012      	b.n	c001452 <translate_command+0x5a>
	else if (!strcmp(command_received,CONTINUE_REQUEST))
 c00142c:	490d      	ldr	r1, [pc, #52]	; (c001464 <translate_command+0x6c>)
 c00142e:	6878      	ldr	r0, [r7, #4]
 c001430:	f7fe ff00 	bl	c000234 <strcmp>
 c001434:	4603      	mov	r3, r0
 c001436:	2b00      	cmp	r3, #0
 c001438:	d101      	bne.n	c00143e <translate_command+0x46>
		return CONTINUE_CHAR;
 c00143a:	2363      	movs	r3, #99	; 0x63
 c00143c:	e009      	b.n	c001452 <translate_command+0x5a>
	else if (!strcmp(command_received,HEAL_REQUEST))
 c00143e:	490a      	ldr	r1, [pc, #40]	; (c001468 <translate_command+0x70>)
 c001440:	6878      	ldr	r0, [r7, #4]
 c001442:	f7fe fef7 	bl	c000234 <strcmp>
 c001446:	4603      	mov	r3, r0
 c001448:	2b00      	cmp	r3, #0
 c00144a:	d101      	bne.n	c001450 <translate_command+0x58>
		return HEAL_CHAR;
 c00144c:	2368      	movs	r3, #104	; 0x68
 c00144e:	e000      	b.n	c001452 <translate_command+0x5a>
	return 'X';
 c001450:	2358      	movs	r3, #88	; 0x58

}
 c001452:	4618      	mov	r0, r3
 c001454:	3708      	adds	r7, #8
 c001456:	46bd      	mov	sp, r7
 c001458:	bd80      	pop	{r7, pc}
 c00145a:	bf00      	nop
 c00145c:	0c007904 	.word	0x0c007904
 c001460:	0c00790c 	.word	0x0c00790c
 c001464:	0c007914 	.word	0x0c007914
 c001468:	0c00791c 	.word	0x0c00791c

0c00146c <wait_for_command>:

void wait_for_command(char pattern[],int size){
 c00146c:	b580      	push	{r7, lr}
 c00146e:	b086      	sub	sp, #24
 c001470:	af00      	add	r7, sp, #0
 c001472:	6078      	str	r0, [r7, #4]
 c001474:	6039      	str	r1, [r7, #0]
	int found_size = 0;
 c001476:	2300      	movs	r3, #0
 c001478:	617b      	str	r3, [r7, #20]
	int i = 0;
 c00147a:	2300      	movs	r3, #0
 c00147c:	613b      	str	r3, [r7, #16]
	char read_char;
	while(found_size != size){
 c00147e:	e017      	b.n	c0014b0 <wait_for_command+0x44>
		SecureUartRx((uint8_t*)&read_char, 1);
 c001480:	f107 030f 	add.w	r3, r7, #15
 c001484:	2101      	movs	r1, #1
 c001486:	4618      	mov	r0, r3
 c001488:	f001 fccc 	bl	c002e24 <SecureUartRx>
		if (read_char == pattern[i]){
 c00148c:	693b      	ldr	r3, [r7, #16]
 c00148e:	687a      	ldr	r2, [r7, #4]
 c001490:	4413      	add	r3, r2
 c001492:	781a      	ldrb	r2, [r3, #0]
 c001494:	7bfb      	ldrb	r3, [r7, #15]
 c001496:	429a      	cmp	r2, r3
 c001498:	d106      	bne.n	c0014a8 <wait_for_command+0x3c>
			i++;
 c00149a:	693b      	ldr	r3, [r7, #16]
 c00149c:	3301      	adds	r3, #1
 c00149e:	613b      	str	r3, [r7, #16]
			found_size++;
 c0014a0:	697b      	ldr	r3, [r7, #20]
 c0014a2:	3301      	adds	r3, #1
 c0014a4:	617b      	str	r3, [r7, #20]
 c0014a6:	e003      	b.n	c0014b0 <wait_for_command+0x44>
		}
		else{
			i = 0;
 c0014a8:	2300      	movs	r3, #0
 c0014aa:	613b      	str	r3, [r7, #16]
			found_size = 0;
 c0014ac:	2300      	movs	r3, #0
 c0014ae:	617b      	str	r3, [r7, #20]
	while(found_size != size){
 c0014b0:	697a      	ldr	r2, [r7, #20]
 c0014b2:	683b      	ldr	r3, [r7, #0]
 c0014b4:	429a      	cmp	r2, r3
 c0014b6:	d1e3      	bne.n	c001480 <wait_for_command+0x14>
		}
	}
}
 c0014b8:	bf00      	nop
 c0014ba:	bf00      	nop
 c0014bc:	3718      	adds	r7, #24
 c0014be:	46bd      	mov	sp, r7
 c0014c0:	bd80      	pop	{r7, pc}
	...

0c0014c4 <_read_serial_loop>:

void _read_serial_loop(){
 c0014c4:	b580      	push	{r7, lr}
 c0014c6:	b082      	sub	sp, #8
 c0014c8:	af00      	add	r7, sp, #0
	uint8_t command_received[COMMAND_SIZE+1];
	uint8_t state = CONTINUE_LOOP;
 c0014ca:	2301      	movs	r3, #1
 c0014cc:	71fb      	strb	r3, [r7, #7]
	char aaa;
	while(state == CONTINUE_LOOP){
 c0014ce:	e054      	b.n	c00157a <_read_serial_loop+0xb6>
		wait_for_command(BEGGINING_OF_COMMAND,COMMAND_SIZE);
 c0014d0:	2104      	movs	r1, #4
 c0014d2:	482e      	ldr	r0, [pc, #184]	; (c00158c <_read_serial_loop+0xc8>)
 c0014d4:	f7ff ffca 	bl	c00146c <wait_for_command>
		_receive_request(COMMAND_SIZE, command_received);
 c0014d8:	463b      	mov	r3, r7
 c0014da:	4619      	mov	r1, r3
 c0014dc:	2004      	movs	r0, #4
 c0014de:	f000 f919 	bl	c001714 <_receive_request>
		aaa = translate_command(command_received);
 c0014e2:	463b      	mov	r3, r7
 c0014e4:	4618      	mov	r0, r3
 c0014e6:	f7ff ff87 	bl	c0013f8 <translate_command>
 c0014ea:	4603      	mov	r3, r0
 c0014ec:	71bb      	strb	r3, [r7, #6]
		switch(aaa){
 c0014ee:	79bb      	ldrb	r3, [r7, #6]
 c0014f0:	3b63      	subs	r3, #99	; 0x63
 c0014f2:	2b13      	cmp	r3, #19
 c0014f4:	d83e      	bhi.n	c001574 <_read_serial_loop+0xb0>
 c0014f6:	a201      	add	r2, pc, #4	; (adr r2, c0014fc <_read_serial_loop+0x38>)
 c0014f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c0014fc:	0c00156b 	.word	0x0c00156b
 c001500:	0c001575 	.word	0x0c001575
 c001504:	0c001575 	.word	0x0c001575
 c001508:	0c001575 	.word	0x0c001575
 c00150c:	0c001575 	.word	0x0c001575
 c001510:	0c001561 	.word	0x0c001561
 c001514:	0c00154d 	.word	0x0c00154d
 c001518:	0c001575 	.word	0x0c001575
 c00151c:	0c001575 	.word	0x0c001575
 c001520:	0c001575 	.word	0x0c001575
 c001524:	0c001575 	.word	0x0c001575
 c001528:	0c001575 	.word	0x0c001575
 c00152c:	0c001575 	.word	0x0c001575
 c001530:	0c001575 	.word	0x0c001575
 c001534:	0c001575 	.word	0x0c001575
 c001538:	0c001575 	.word	0x0c001575
 c00153c:	0c001575 	.word	0x0c001575
 c001540:	0c001575 	.word	0x0c001575
 c001544:	0c001575 	.word	0x0c001575
 c001548:	0c001557 	.word	0x0c001557

			case INIT_ATTESTATION_CHAR:
				state = STATE_initialize_attestation();
 c00154c:	f7ff fef4 	bl	c001338 <STATE_initialize_attestation>
 c001550:	4603      	mov	r3, r0
 c001552:	71fb      	strb	r3, [r7, #7]
				break;
 c001554:	e011      	b.n	c00157a <_read_serial_loop+0xb6>

			case ACCEPT_REPORT_CHAR:
				state = STATE_accept_report();
 c001556:	f7ff ff1d 	bl	c001394 <STATE_accept_report>
 c00155a:	4603      	mov	r3, r0
 c00155c:	71fb      	strb	r3, [r7, #7]
				break;
 c00155e:	e00c      	b.n	c00157a <_read_serial_loop+0xb6>

			case HEAL_CHAR:
				state = STATE_heal();
 c001560:	f7ff ff2a 	bl	c0013b8 <STATE_heal>
 c001564:	4603      	mov	r3, r0
 c001566:	71fb      	strb	r3, [r7, #7]
				break;
 c001568:	e007      	b.n	c00157a <_read_serial_loop+0xb6>

			case CONTINUE_CHAR:
				state = STATE_continue();
 c00156a:	f7ff ff39 	bl	c0013e0 <STATE_continue>
 c00156e:	4603      	mov	r3, r0
 c001570:	71fb      	strb	r3, [r7, #7]
				break;
 c001572:	e002      	b.n	c00157a <_read_serial_loop+0xb6>

			default:
				state = CONTINUE_LOOP;
 c001574:	2301      	movs	r3, #1
 c001576:	71fb      	strb	r3, [r7, #7]
				break;
 c001578:	bf00      	nop
	while(state == CONTINUE_LOOP){
 c00157a:	79fb      	ldrb	r3, [r7, #7]
 c00157c:	2b01      	cmp	r3, #1
 c00157e:	d0a7      	beq.n	c0014d0 <_read_serial_loop+0xc>
		}
	}
}
 c001580:	bf00      	nop
 c001582:	bf00      	nop
 c001584:	3708      	adds	r7, #8
 c001586:	46bd      	mov	sp, r7
 c001588:	bd80      	pop	{r7, pc}
 c00158a:	bf00      	nop
 c00158c:	0c007924 	.word	0x0c007924

0c001590 <_deactivate_timer_interrupt>:
void _activate_timeout_interrupt(){
	HAL_TIM_Base_Start(&htim3);
}


void _deactivate_timer_interrupt(){
 c001590:	b580      	push	{r7, lr}
 c001592:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop(&htim3);
 c001594:	4804      	ldr	r0, [pc, #16]	; (c0015a8 <_deactivate_timer_interrupt+0x18>)
 c001596:	f004 fe2c 	bl	c0061f2 <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_COUNTER(&htim3, 0); // reset count
 c00159a:	4b03      	ldr	r3, [pc, #12]	; (c0015a8 <_deactivate_timer_interrupt+0x18>)
 c00159c:	681b      	ldr	r3, [r3, #0]
 c00159e:	2200      	movs	r2, #0
 c0015a0:	625a      	str	r2, [r3, #36]	; 0x24
}
 c0015a2:	bf00      	nop
 c0015a4:	bd80      	pop	{r7, pc}
 c0015a6:	bf00      	nop
 c0015a8:	300022f0 	.word	0x300022f0

0c0015ac <CFA_time_interrupt_handler>:

void CFA_time_interrupt_handler(){
 c0015ac:	b580      	push	{r7, lr}
 c0015ae:	b082      	sub	sp, #8
 c0015b0:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM3_CLK_DISABLE();
 c0015b2:	4b13      	ldr	r3, [pc, #76]	; (c001600 <CFA_time_interrupt_handler+0x54>)
 c0015b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0015b6:	4a12      	ldr	r2, [pc, #72]	; (c001600 <CFA_time_interrupt_handler+0x54>)
 c0015b8:	f023 0302 	bic.w	r3, r3, #2
 c0015bc:	6593      	str	r3, [r2, #88]	; 0x58
	report_secure.isFinal = PARTIAL_REPORT;
 c0015be:	4b11      	ldr	r3, [pc, #68]	; (c001604 <CFA_time_interrupt_handler+0x58>)
 c0015c0:	2250      	movs	r2, #80	; 0x50
 c0015c2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	_sign_report();
 c0015c6:	f000 f973 	bl	c0018b0 <_sign_report>
	_send_report_message();
 c0015ca:	f000 f8b3 	bl	c001734 <_send_report_message>
	_clean_partial();
 c0015ce:	f7ff fe43 	bl	c001258 <_clean_partial>
	_read_serial_loop();
 c0015d2:	f7ff ff77 	bl	c0014c4 <_read_serial_loop>
	ti_reset_timer_counter(TIMER_INTERRUPT);
 c0015d6:	4b0c      	ldr	r3, [pc, #48]	; (c001608 <CFA_time_interrupt_handler+0x5c>)
 c0015d8:	681b      	ldr	r3, [r3, #0]
 c0015da:	2200      	movs	r2, #0
 c0015dc:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RCC_TIM3_CLK_ENABLE();
 c0015de:	4b08      	ldr	r3, [pc, #32]	; (c001600 <CFA_time_interrupt_handler+0x54>)
 c0015e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0015e2:	4a07      	ldr	r2, [pc, #28]	; (c001600 <CFA_time_interrupt_handler+0x54>)
 c0015e4:	f043 0302 	orr.w	r3, r3, #2
 c0015e8:	6593      	str	r3, [r2, #88]	; 0x58
 c0015ea:	4b05      	ldr	r3, [pc, #20]	; (c001600 <CFA_time_interrupt_handler+0x54>)
 c0015ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0015ee:	f003 0302 	and.w	r3, r3, #2
 c0015f2:	607b      	str	r3, [r7, #4]
 c0015f4:	687b      	ldr	r3, [r7, #4]
}
 c0015f6:	bf00      	nop
 c0015f8:	3708      	adds	r7, #8
 c0015fa:	46bd      	mov	sp, r7
 c0015fc:	bd80      	pop	{r7, pc}
 c0015fe:	bf00      	nop
 c001600:	50021000 	.word	0x50021000
 c001604:	30000034 	.word	0x30000034
 c001608:	300022f0 	.word	0x300022f0

0c00160c <_receive_challenge>:

/* -----------------------------  SENDING REPORT ------------------------------------ */
uint32_t receive_resp_time;
uint32_t verify_resp_time;
uint8_t  _receive_challenge(){
 c00160c:	b580      	push	{r7, lr}
 c00160e:	b096      	sub	sp, #88	; 0x58
 c001610:	af00      	add	r7, sp, #0
	uint8_t chl[64];
//	uint8_t init_chal[] = BEGGINING_OF_CHALLANGE;

	uint32_t start = HAL_GetTick();
 c001612:	f001 fcaf 	bl	c002f74 <HAL_GetTick>
 c001616:	64b8      	str	r0, [r7, #72]	; 0x48
	SecureUartRx((uint8_t*)chl, CHAL_SIZE);
 c001618:	463b      	mov	r3, r7
 c00161a:	2140      	movs	r1, #64	; 0x40
 c00161c:	4618      	mov	r0, r3
 c00161e:	f001 fc01 	bl	c002e24 <SecureUartRx>
//	SecureUartTx(init_chal, COMMAND_SIZE); // echo for debug
//	SecureUartTx((uint8_t*)chl, 64);

	// read verifier signature
	SecureUartRx((uint8_t*)(&vrf_resp.signature), SIGNATURE_SIZE_BYTES);
 c001622:	2140      	movs	r1, #64	; 0x40
 c001624:	4834      	ldr	r0, [pc, #208]	; (c0016f8 <_receive_challenge+0xec>)
 c001626:	f001 fbfd 	bl	c002e24 <SecureUartRx>
//	SecureUartTx((uint8_t*)(&vrf_resp.signature), SIGNATURE_SIZE_BYTES);


	uint32_t stop = HAL_GetTick();
 c00162a:	f001 fca3 	bl	c002f74 <HAL_GetTick>
 c00162e:	6478      	str	r0, [r7, #68]	; 0x44
	receive_resp_time = stop-start;
 c001630:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 c001632:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c001634:	1ad3      	subs	r3, r2, r3
 c001636:	4a31      	ldr	r2, [pc, #196]	; (c0016fc <_receive_challenge+0xf0>)
 c001638:	6013      	str	r3, [r2, #0]

	start = HAL_GetTick();
 c00163a:	f001 fc9b 	bl	c002f74 <HAL_GetTick>
 c00163e:	64b8      	str	r0, [r7, #72]	; 0x48

	// Check chal is greater than prev chal
	int valid_next_chal = 1;
 c001640:	2301      	movs	r3, #1
 c001642:	657b      	str	r3, [r7, #84]	; 0x54
	unsigned int i;
	#if MODE == AUD
	for(i=0; i<CHAL_SIZE; i++){
 c001644:	2300      	movs	r3, #0
 c001646:	653b      	str	r3, [r7, #80]	; 0x50
 c001648:	e00f      	b.n	c00166a <_receive_challenge+0x5e>
		if(chl[i] < cfa_engine_conf.challenge[i]){
 c00164a:	463a      	mov	r2, r7
 c00164c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c00164e:	4413      	add	r3, r2
 c001650:	781a      	ldrb	r2, [r3, #0]
 c001652:	492b      	ldr	r1, [pc, #172]	; (c001700 <_receive_challenge+0xf4>)
 c001654:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c001656:	440b      	add	r3, r1
 c001658:	3308      	adds	r3, #8
 c00165a:	781b      	ldrb	r3, [r3, #0]
 c00165c:	429a      	cmp	r2, r3
 c00165e:	d201      	bcs.n	c001664 <_receive_challenge+0x58>
			valid_next_chal = 0;
 c001660:	2300      	movs	r3, #0
 c001662:	657b      	str	r3, [r7, #84]	; 0x54
	for(i=0; i<CHAL_SIZE; i++){
 c001664:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c001666:	3301      	adds	r3, #1
 c001668:	653b      	str	r3, [r7, #80]	; 0x50
 c00166a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c00166c:	2b3f      	cmp	r3, #63	; 0x3f
 c00166e:	d9ec      	bls.n	c00164a <_receive_challenge+0x3e>
		}
	}
	#endif

	_update_challenge(chl);
 c001670:	463b      	mov	r3, r7
 c001672:	4618      	mov	r0, r3
 c001674:	f7ff fd94 	bl	c0011a0 <_update_challenge>

	// check verifier signature by sig = ECDSA(private_key, hash(report))
	// 1) get SHA256 hash over report (excluding buffer that holds signature)
	uint32_t response_size = CHAL_SIZE + 1 + HASH_SIZE_BYTES;
 c001678:	2361      	movs	r3, #97	; 0x61
 c00167a:	643b      	str	r3, [r7, #64]	; 0x40
//	Hacl_SHA2_256_hash(response_hash, (uint8_t*)(&vrf_resp), response_size);
	// 2) verify signature of hash
//    curve = uECC_secp256r1();
//    int valid_sig =  uECC_verify(public_key, response_hash, HASH_SIZE_BYTES, vrf_resp.signature, curve);

    HMAC_SHA_265((uint8_t*)(&vrf_resp), response_size, hash_output);
 c00167c:	4a21      	ldr	r2, [pc, #132]	; (c001704 <_receive_challenge+0xf8>)
 c00167e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 c001680:	4821      	ldr	r0, [pc, #132]	; (c001708 <_receive_challenge+0xfc>)
 c001682:	f000 fb9d 	bl	c001dc0 <HMAC_SHA_265>

    int valid_sig = 1;
 c001686:	2301      	movs	r3, #1
 c001688:	64fb      	str	r3, [r7, #76]	; 0x4c
    for(i=0; i<32; i++){
 c00168a:	2300      	movs	r3, #0
 c00168c:	653b      	str	r3, [r7, #80]	; 0x50
 c00168e:	e00f      	b.n	c0016b0 <_receive_challenge+0xa4>
    	if(hash_output[i] != vrf_resp.signature[i]){
 c001690:	4a1c      	ldr	r2, [pc, #112]	; (c001704 <_receive_challenge+0xf8>)
 c001692:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c001694:	4413      	add	r3, r2
 c001696:	781a      	ldrb	r2, [r3, #0]
 c001698:	491b      	ldr	r1, [pc, #108]	; (c001708 <_receive_challenge+0xfc>)
 c00169a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c00169c:	440b      	add	r3, r1
 c00169e:	3341      	adds	r3, #65	; 0x41
 c0016a0:	781b      	ldrb	r3, [r3, #0]
 c0016a2:	429a      	cmp	r2, r3
 c0016a4:	d001      	beq.n	c0016aa <_receive_challenge+0x9e>
    		valid_sig = 0;
 c0016a6:	2300      	movs	r3, #0
 c0016a8:	64fb      	str	r3, [r7, #76]	; 0x4c
    for(i=0; i<32; i++){
 c0016aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c0016ac:	3301      	adds	r3, #1
 c0016ae:	653b      	str	r3, [r7, #80]	; 0x50
 c0016b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 c0016b2:	2b1f      	cmp	r3, #31
 c0016b4:	d9ec      	bls.n	c001690 <_receive_challenge+0x84>
    	}
    }

    vrf_resp.verify_result = (valid_next_chal & valid_sig);
 c0016b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 c0016b8:	b25a      	sxtb	r2, r3
 c0016ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 c0016bc:	b25b      	sxtb	r3, r3
 c0016be:	4013      	ands	r3, r2
 c0016c0:	b25b      	sxtb	r3, r3
 c0016c2:	b2da      	uxtb	r2, r3
 c0016c4:	4b10      	ldr	r3, [pc, #64]	; (c001708 <_receive_challenge+0xfc>)
 c0016c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    stop = HAL_GetTick();
 c0016ca:	f001 fc53 	bl	c002f74 <HAL_GetTick>
 c0016ce:	6478      	str	r0, [r7, #68]	; 0x44
    verify_resp_time = stop-start;
 c0016d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 c0016d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 c0016d4:	1ad3      	subs	r3, r2, r3
 c0016d6:	4a0d      	ldr	r2, [pc, #52]	; (c00170c <_receive_challenge+0x100>)
 c0016d8:	6013      	str	r3, [r2, #0]
    recv_verify_response_time = receive_resp_time + verify_resp_time;
 c0016da:	4b08      	ldr	r3, [pc, #32]	; (c0016fc <_receive_challenge+0xf0>)
 c0016dc:	681a      	ldr	r2, [r3, #0]
 c0016de:	4b0b      	ldr	r3, [pc, #44]	; (c00170c <_receive_challenge+0x100>)
 c0016e0:	681b      	ldr	r3, [r3, #0]
 c0016e2:	4413      	add	r3, r2
 c0016e4:	4a0a      	ldr	r2, [pc, #40]	; (c001710 <_receive_challenge+0x104>)
 c0016e6:	6013      	str	r3, [r2, #0]

	return vrf_resp.verify_result;
 c0016e8:	4b07      	ldr	r3, [pc, #28]	; (c001708 <_receive_challenge+0xfc>)
 c0016ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
}
 c0016ee:	4618      	mov	r0, r3
 c0016f0:	3758      	adds	r7, #88	; 0x58
 c0016f2:	46bd      	mov	sp, r7
 c0016f4:	bd80      	pop	{r7, pc}
 c0016f6:	bf00      	nop
 c0016f8:	30002185 	.word	0x30002185
 c0016fc:	30002264 	.word	0x30002264
 c001700:	300020b8 	.word	0x300020b8
 c001704:	30002230 	.word	0x30002230
 c001708:	30002144 	.word	0x30002144
 c00170c:	30002268 	.word	0x30002268
 c001710:	30002250 	.word	0x30002250

0c001714 <_receive_request>:

void _receive_request(int size,uint8_t* read_char){
 c001714:	b580      	push	{r7, lr}
 c001716:	b082      	sub	sp, #8
 c001718:	af00      	add	r7, sp, #0
 c00171a:	6078      	str	r0, [r7, #4]
 c00171c:	6039      	str	r1, [r7, #0]
	SecureUartRx(read_char, size);
 c00171e:	687b      	ldr	r3, [r7, #4]
 c001720:	b29b      	uxth	r3, r3
 c001722:	4619      	mov	r1, r3
 c001724:	6838      	ldr	r0, [r7, #0]
 c001726:	f001 fb7d 	bl	c002e24 <SecureUartRx>
	return;
 c00172a:	bf00      	nop
}
 c00172c:	3708      	adds	r7, #8
 c00172e:	46bd      	mov	sp, r7
 c001730:	bd80      	pop	{r7, pc}
	...

0c001734 <_send_report_message>:

uint32_t send_report_time;
uint32_t send_report_start;
uint32_t send_report_stop;
void _send_report_message(){
 c001734:	b580      	push	{r7, lr}
 c001736:	b084      	sub	sp, #16
 c001738:	af00      	add	r7, sp, #0
	send_report_start = HAL_GetTick();
 c00173a:	f001 fc1b 	bl	c002f74 <HAL_GetTick>
 c00173e:	4603      	mov	r3, r0
 c001740:	4a19      	ldr	r2, [pc, #100]	; (c0017a8 <_send_report_message+0x74>)
 c001742:	6013      	str	r3, [r2, #0]
	uint8_t init_report[] = BEGGINING_OF_REPORT;
 c001744:	4a19      	ldr	r2, [pc, #100]	; (c0017ac <_send_report_message+0x78>)
 c001746:	463b      	mov	r3, r7
 c001748:	e892 0003 	ldmia.w	r2, {r0, r1}
 c00174c:	6018      	str	r0, [r3, #0]
 c00174e:	3304      	adds	r3, #4
 c001750:	7019      	strb	r1, [r3, #0]
	SecureUartTx(init_report, COMMAND_SIZE);
 c001752:	463b      	mov	r3, r7
 c001754:	2104      	movs	r1, #4
 c001756:	4618      	mov	r0, r3
 c001758:	f001 fb50 	bl	c002dfc <SecureUartTx>
	// Baseline End-to-end APP
//	SecureUartTx((uint8_t *)(&output_data), 4);
//	SecureUartTx(report_secure.signature, SIGNATURE_SIZE_BYTES);

	// CFA or TRACES
	SecureUartTx(report_secure.signature, SIGNATURE_SIZE_BYTES+2);
 c00175c:	2142      	movs	r1, #66	; 0x42
 c00175e:	4814      	ldr	r0, [pc, #80]	; (c0017b0 <_send_report_message+0x7c>)
 c001760:	f001 fb4c 	bl	c002dfc <SecureUartTx>
	int data_size = 2 + 4*report_secure.num_CF_Log_size;
 c001764:	4b12      	ldr	r3, [pc, #72]	; (c0017b0 <_send_report_message+0x7c>)
 c001766:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c00176a:	009b      	lsls	r3, r3, #2
 c00176c:	3302      	adds	r3, #2
 c00176e:	60fb      	str	r3, [r7, #12]
	uint8_t * report_addr = (uint8_t*)(&(report_secure.num_CF_Log_size));
 c001770:	4b10      	ldr	r3, [pc, #64]	; (c0017b4 <_send_report_message+0x80>)
 c001772:	60bb      	str	r3, [r7, #8]
	SecureUartTx(report_addr, data_size);
 c001774:	68fb      	ldr	r3, [r7, #12]
 c001776:	b29b      	uxth	r3, r3
 c001778:	4619      	mov	r1, r3
 c00177a:	68b8      	ldr	r0, [r7, #8]
 c00177c:	f001 fb3e 	bl	c002dfc <SecureUartTx>
	send_report_stop = HAL_GetTick();
 c001780:	f001 fbf8 	bl	c002f74 <HAL_GetTick>
 c001784:	4603      	mov	r3, r0
 c001786:	4a0c      	ldr	r2, [pc, #48]	; (c0017b8 <_send_report_message+0x84>)
 c001788:	6013      	str	r3, [r2, #0]
	send_report_time = send_report_stop - send_report_start;
 c00178a:	4b0b      	ldr	r3, [pc, #44]	; (c0017b8 <_send_report_message+0x84>)
 c00178c:	681a      	ldr	r2, [r3, #0]
 c00178e:	4b06      	ldr	r3, [pc, #24]	; (c0017a8 <_send_report_message+0x74>)
 c001790:	681b      	ldr	r3, [r3, #0]
 c001792:	1ad3      	subs	r3, r2, r3
 c001794:	4a09      	ldr	r2, [pc, #36]	; (c0017bc <_send_report_message+0x88>)
 c001796:	6013      	str	r3, [r2, #0]

	// timing for debug
	SecureUartTx((uint8_t *)(&send_report_time), 4);
 c001798:	2104      	movs	r1, #4
 c00179a:	4808      	ldr	r0, [pc, #32]	; (c0017bc <_send_report_message+0x88>)
 c00179c:	f001 fb2e 	bl	c002dfc <SecureUartTx>
}
 c0017a0:	bf00      	nop
 c0017a2:	3710      	adds	r7, #16
 c0017a4:	46bd      	mov	sp, r7
 c0017a6:	bd80      	pop	{r7, pc}
 c0017a8:	30002270 	.word	0x30002270
 c0017ac:	0c00792c 	.word	0x0c00792c
 c0017b0:	30000034 	.word	0x30000034
 c0017b4:	30000096 	.word	0x30000096
 c0017b8:	30002274 	.word	0x30002274
 c0017bc:	3000226c 	.word	0x3000226c

0c0017c0 <_send_report>:

uint32_t compute_send_report_time;
uint32_t compute_send_report_start;
uint32_t compute_send_report_stop;
void _send_report(){
 c0017c0:	b580      	push	{r7, lr}
 c0017c2:	af00      	add	r7, sp, #0
	_deactivate_timer_interrupt();
 c0017c4:	f7ff fee4 	bl	c001590 <_deactivate_timer_interrupt>
	report_secure.number_of_logs_sent ++;
 c0017c8:	4b21      	ldr	r3, [pc, #132]	; (c001850 <_send_report+0x90>)
 c0017ca:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 c0017ce:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 c0017d2:	3301      	adds	r3, #1
 c0017d4:	b29a      	uxth	r2, r3
 c0017d6:	4b1e      	ldr	r3, [pc, #120]	; (c001850 <_send_report+0x90>)
 c0017d8:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 c0017dc:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
	if (cfa_engine_conf.attestation_status == COMPLETE){
 c0017e0:	4b1c      	ldr	r3, [pc, #112]	; (c001854 <_send_report+0x94>)
 c0017e2:	791b      	ldrb	r3, [r3, #4]
 c0017e4:	2b02      	cmp	r3, #2
 c0017e6:	d112      	bne.n	c00180e <_send_report+0x4e>
		report_secure.isFinal = FINAL_REPORT;
 c0017e8:	4b19      	ldr	r3, [pc, #100]	; (c001850 <_send_report+0x90>)
 c0017ea:	2246      	movs	r2, #70	; 0x46
 c0017ec:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		compute_send_report_start = HAL_GetTick();
 c0017f0:	f001 fbc0 	bl	c002f74 <HAL_GetTick>
 c0017f4:	4603      	mov	r3, r0
 c0017f6:	4a18      	ldr	r2, [pc, #96]	; (c001858 <_send_report+0x98>)
 c0017f8:	6013      	str	r3, [r2, #0]
		_sign_report(); // must come after isFinal is set since signs all report data
 c0017fa:	f000 f859 	bl	c0018b0 <_sign_report>
		_send_report_message();
 c0017fe:	f7ff ff99 	bl	c001734 <_send_report_message>
		compute_send_report_stop = HAL_GetTick();
 c001802:	f001 fbb7 	bl	c002f74 <HAL_GetTick>
 c001806:	4603      	mov	r3, r0
 c001808:	4a14      	ldr	r2, [pc, #80]	; (c00185c <_send_report+0x9c>)
 c00180a:	6013      	str	r3, [r2, #0]
 c00180c:	e017      	b.n	c00183e <_send_report+0x7e>
	}
	else if(cfa_engine_conf.attestation_status == WAITING_PARTIAL){
 c00180e:	4b11      	ldr	r3, [pc, #68]	; (c001854 <_send_report+0x94>)
 c001810:	791b      	ldrb	r3, [r3, #4]
 c001812:	2b04      	cmp	r3, #4
 c001814:	d113      	bne.n	c00183e <_send_report+0x7e>
		report_secure.isFinal = PARTIAL_REPORT;
 c001816:	4b0e      	ldr	r3, [pc, #56]	; (c001850 <_send_report+0x90>)
 c001818:	2250      	movs	r2, #80	; 0x50
 c00181a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		compute_send_report_start = HAL_GetTick();
 c00181e:	f001 fba9 	bl	c002f74 <HAL_GetTick>
 c001822:	4603      	mov	r3, r0
 c001824:	4a0c      	ldr	r2, [pc, #48]	; (c001858 <_send_report+0x98>)
 c001826:	6013      	str	r3, [r2, #0]
		_sign_report();
 c001828:	f000 f842 	bl	c0018b0 <_sign_report>
		_send_report_message();
 c00182c:	f7ff ff82 	bl	c001734 <_send_report_message>
		_clean_partial();
 c001830:	f7ff fd12 	bl	c001258 <_clean_partial>
		compute_send_report_stop = HAL_GetTick();
 c001834:	f001 fb9e 	bl	c002f74 <HAL_GetTick>
 c001838:	4603      	mov	r3, r0
 c00183a:	4a08      	ldr	r2, [pc, #32]	; (c00185c <_send_report+0x9c>)
 c00183c:	6013      	str	r3, [r2, #0]
	}

	compute_send_report_time = compute_send_report_stop - compute_send_report_start;
 c00183e:	4b07      	ldr	r3, [pc, #28]	; (c00185c <_send_report+0x9c>)
 c001840:	681a      	ldr	r2, [r3, #0]
 c001842:	4b05      	ldr	r3, [pc, #20]	; (c001858 <_send_report+0x98>)
 c001844:	681b      	ldr	r3, [r3, #0]
 c001846:	1ad3      	subs	r3, r2, r3
 c001848:	4a05      	ldr	r2, [pc, #20]	; (c001860 <_send_report+0xa0>)
 c00184a:	6013      	str	r3, [r2, #0]
	return;
 c00184c:	bf00      	nop
}
 c00184e:	bd80      	pop	{r7, pc}
 c001850:	30000034 	.word	0x30000034
 c001854:	300020b8 	.word	0x300020b8
 c001858:	3000227c 	.word	0x3000227c
 c00185c:	30002280 	.word	0x30002280
 c001860:	30002278 	.word	0x30002278

0c001864 <_attest_memory>:

/* ----------------------------- CRYPTO-OPERATIONS --------------------------------- */
uint32_t time_hash_memory;
uint32_t time_hash_memory_start;
uint32_t time_hash_memory_end;
void _attest_memory(){
 c001864:	b580      	push	{r7, lr}
 c001866:	af00      	add	r7, sp, #0
	time_hash_memory_start = HAL_GetTick();
 c001868:	f001 fb84 	bl	c002f74 <HAL_GetTick>
 c00186c:	4603      	mov	r3, r0
 c00186e:	4a0b      	ldr	r2, [pc, #44]	; (c00189c <_attest_memory+0x38>)
 c001870:	6013      	str	r3, [r2, #0]
	// Compute sigle hash of non-secure memory
	Hacl_SHA2_256_hash(report_secure.mem_hash, (uint8_t*)(NONSECURE_FLASH_START), NONSECURE_FLASH_SIZE);
 c001872:	f640 2288 	movw	r2, #2696	; 0xa88
 c001876:	490a      	ldr	r1, [pc, #40]	; (c0018a0 <_attest_memory+0x3c>)
 c001878:	480a      	ldr	r0, [pc, #40]	; (c0018a4 <_attest_memory+0x40>)
 c00187a:	f7ff fc5a 	bl	c001132 <Hacl_SHA2_256_hash>
	time_hash_memory_end = HAL_GetTick();
 c00187e:	f001 fb79 	bl	c002f74 <HAL_GetTick>
 c001882:	4603      	mov	r3, r0
 c001884:	4a08      	ldr	r2, [pc, #32]	; (c0018a8 <_attest_memory+0x44>)
 c001886:	6013      	str	r3, [r2, #0]
	time_hash_memory = time_hash_memory_end-time_hash_memory_start;
 c001888:	4b07      	ldr	r3, [pc, #28]	; (c0018a8 <_attest_memory+0x44>)
 c00188a:	681a      	ldr	r2, [r3, #0]
 c00188c:	4b03      	ldr	r3, [pc, #12]	; (c00189c <_attest_memory+0x38>)
 c00188e:	681b      	ldr	r3, [r3, #0]
 c001890:	1ad3      	subs	r3, r2, r3
 c001892:	4a06      	ldr	r2, [pc, #24]	; (c0018ac <_attest_memory+0x48>)
 c001894:	6013      	str	r3, [r2, #0]
}
 c001896:	bf00      	nop
 c001898:	bd80      	pop	{r7, pc}
 c00189a:	bf00      	nop
 c00189c:	30002288 	.word	0x30002288
 c0018a0:	080401f8 	.word	0x080401f8
 c0018a4:	30000076 	.word	0x30000076
 c0018a8:	3000228c 	.word	0x3000228c
 c0018ac:	30002284 	.word	0x30002284

0c0018b0 <_sign_report>:

uint32_t time_sign_report;
uint32_t time_sign_report_start;
uint32_t time_sign_report_end;
void _sign_report(){
 c0018b0:	b580      	push	{r7, lr}
 c0018b2:	b082      	sub	sp, #8
 c0018b4:	af00      	add	r7, sp, #0
	time_sign_report_start = HAL_GetTick();
 c0018b6:	f001 fb5d 	bl	c002f74 <HAL_GetTick>
 c0018ba:	4603      	mov	r3, r0
 c0018bc:	4a0e      	ldr	r2, [pc, #56]	; (c0018f8 <_sign_report+0x48>)
 c0018be:	6013      	str	r3, [r2, #0]
	uint32_t report_size = 4; // in bytes
	HMAC_SHA_265((uint8_t*)(&output_data), report_size, report_secure.signature);
//	Hacl_SHA2_256_hash(report_hash, (uint8_t*)(&output_data), report_size);
	#else
	// CFA or TRACES
	uint32_t report_size = 2 + HASH_SIZE_BYTES + 2 + 4*report_secure.num_CF_Log_size;
 c0018c0:	4b0e      	ldr	r3, [pc, #56]	; (c0018fc <_sign_report+0x4c>)
 c0018c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0018c6:	3309      	adds	r3, #9
 c0018c8:	009b      	lsls	r3, r3, #2
 c0018ca:	607b      	str	r3, [r7, #4]
//	Hacl_SHA2_256_hash(report_hash, (uint8_t*)(&report_secure.isFinal), report_size);

//	hmac(report_secure.signature, att_key, 32, (uint8_t*)(&report_secure.isFinal), (uint32_t) report_size);

	HMAC_SHA_265((uint8_t*)(&report_secure.isFinal), report_size, report_secure.signature);
 c0018cc:	4a0b      	ldr	r2, [pc, #44]	; (c0018fc <_sign_report+0x4c>)
 c0018ce:	6879      	ldr	r1, [r7, #4]
 c0018d0:	480b      	ldr	r0, [pc, #44]	; (c001900 <_sign_report+0x50>)
 c0018d2:	f000 fa75 	bl	c001dc0 <HMAC_SHA_265>
//
//	// sign hash
//    curve = uECC_secp256r1();
//    int t =  uECC_sign(private_key, report_hash, HASH_SIZE_BYTES, report_secure.signature, curve);

    time_sign_report_end = HAL_GetTick();
 c0018d6:	f001 fb4d 	bl	c002f74 <HAL_GetTick>
 c0018da:	4603      	mov	r3, r0
 c0018dc:	4a09      	ldr	r2, [pc, #36]	; (c001904 <_sign_report+0x54>)
 c0018de:	6013      	str	r3, [r2, #0]
	time_sign_report = time_sign_report_end-time_sign_report_start;
 c0018e0:	4b08      	ldr	r3, [pc, #32]	; (c001904 <_sign_report+0x54>)
 c0018e2:	681a      	ldr	r2, [r3, #0]
 c0018e4:	4b04      	ldr	r3, [pc, #16]	; (c0018f8 <_sign_report+0x48>)
 c0018e6:	681b      	ldr	r3, [r3, #0]
 c0018e8:	1ad3      	subs	r3, r2, r3
 c0018ea:	4a07      	ldr	r2, [pc, #28]	; (c001908 <_sign_report+0x58>)
 c0018ec:	6013      	str	r3, [r2, #0]
}
 c0018ee:	bf00      	nop
 c0018f0:	3708      	adds	r7, #8
 c0018f2:	46bd      	mov	sp, r7
 c0018f4:	bd80      	pop	{r7, pc}
 c0018f6:	bf00      	nop
 c0018f8:	30002294 	.word	0x30002294
 c0018fc:	30000034 	.word	0x30000034
 c001900:	30000074 	.word	0x30000074
 c001904:	30002298 	.word	0x30002298
 c001908:	30002290 	.word	0x30002290

0c00190c <CFA_ENGINE_new_log_entry>:
uint8_t loop_detect = 0;
uint16_t loop_counter = 1;
uint32_t prev_entry;

//void CFA_ENGINE_new_log_entry(CFA_ENTRY value){
void CFA_ENGINE_new_log_entry(uint32_t value){
 c00190c:	b580      	push	{r7, lr}
 c00190e:	b082      	sub	sp, #8
 c001910:	af00      	add	r7, sp, #0
 c001912:	6078      	str	r0, [r7, #4]
	if(cfa_engine_conf.log_counter % MAX_CF_LOG_SIZE == 0 && cfa_engine_conf.log_counter > 0){
 c001914:	4b53      	ldr	r3, [pc, #332]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c001916:	88db      	ldrh	r3, [r3, #6]
 c001918:	f3c3 030a 	ubfx	r3, r3, #0, #11
 c00191c:	b29b      	uxth	r3, r3
 c00191e:	2b00      	cmp	r3, #0
 c001920:	d136      	bne.n	c001990 <CFA_ENGINE_new_log_entry+0x84>
 c001922:	4b50      	ldr	r3, [pc, #320]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c001924:	88db      	ldrh	r3, [r3, #6]
 c001926:	2b00      	cmp	r3, #0
 c001928:	d032      	beq.n	c001990 <CFA_ENGINE_new_log_entry+0x84>
		end = HAL_GetTick();
 c00192a:	f001 fb23 	bl	c002f74 <HAL_GetTick>
 c00192e:	4603      	mov	r3, r0
 c001930:	4a4d      	ldr	r2, [pc, #308]	; (c001a68 <CFA_ENGINE_new_log_entry+0x15c>)
 c001932:	6013      	str	r3, [r2, #0]
		app_exec_time += end - start;
 c001934:	4b4c      	ldr	r3, [pc, #304]	; (c001a68 <CFA_ENGINE_new_log_entry+0x15c>)
 c001936:	681a      	ldr	r2, [r3, #0]
 c001938:	4b4c      	ldr	r3, [pc, #304]	; (c001a6c <CFA_ENGINE_new_log_entry+0x160>)
 c00193a:	681b      	ldr	r3, [r3, #0]
 c00193c:	1ad2      	subs	r2, r2, r3
 c00193e:	4b4c      	ldr	r3, [pc, #304]	; (c001a70 <CFA_ENGINE_new_log_entry+0x164>)
 c001940:	681b      	ldr	r3, [r3, #0]
 c001942:	4413      	add	r3, r2
 c001944:	4a4a      	ldr	r2, [pc, #296]	; (c001a70 <CFA_ENGINE_new_log_entry+0x164>)
 c001946:	6013      	str	r3, [r2, #0]
		cfa_engine_conf.attestation_status = WAITING_PARTIAL;
 c001948:	4b46      	ldr	r3, [pc, #280]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c00194a:	2204      	movs	r2, #4
 c00194c:	711a      	strb	r2, [r3, #4]
		_send_report();
 c00194e:	f7ff ff37 	bl	c0017c0 <_send_report>

		#if CFLOG_TYPE == CFLOG_RAM
		report_secure.CFLog[report_secure.num_CF_Log_size] = value;
 c001952:	4b48      	ldr	r3, [pc, #288]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001954:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c001958:	4a46      	ldr	r2, [pc, #280]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c00195a:	3318      	adds	r3, #24
 c00195c:	009b      	lsls	r3, r3, #2
 c00195e:	4413      	add	r3, r2
 c001960:	687a      	ldr	r2, [r7, #4]
 c001962:	605a      	str	r2, [r3, #4]
		uint32_t addr = (uint32_t)(&FLASH_CFLog[report_secure.num_CF_Log_size]);
//		update_flash(addr, value);
		FLASH_CFLog[report_secure.num_CF_Log_size] = value;
		#endif

		report_secure.num_CF_Log_size++;
 c001964:	4b43      	ldr	r3, [pc, #268]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001966:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c00196a:	3301      	adds	r3, #1
 c00196c:	b29a      	uxth	r2, r3
 c00196e:	4b41      	ldr	r3, [pc, #260]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001970:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
		cfa_engine_conf.log_counter++;
 c001974:	4b3b      	ldr	r3, [pc, #236]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c001976:	88db      	ldrh	r3, [r3, #6]
 c001978:	3301      	adds	r3, #1
 c00197a:	b29a      	uxth	r2, r3
 c00197c:	4b39      	ldr	r3, [pc, #228]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c00197e:	80da      	strh	r2, [r3, #6]
		_read_serial_loop();
 c001980:	f7ff fda0 	bl	c0014c4 <_read_serial_loop>
		start = HAL_GetTick();
 c001984:	f001 faf6 	bl	c002f74 <HAL_GetTick>
 c001988:	4603      	mov	r3, r0
 c00198a:	4a38      	ldr	r2, [pc, #224]	; (c001a6c <CFA_ENGINE_new_log_entry+0x160>)
 c00198c:	6013      	str	r3, [r2, #0]
 c00198e:	e065      	b.n	c001a5c <CFA_ENGINE_new_log_entry+0x150>
	}
	else{
		// compare current value to previous, if equal, replace with counter
		#if CFLOG_TYPE == CFLOG_RAM
		if(report_secure.num_CF_Log_size != 0 && report_secure.CFLog[report_secure.num_CF_Log_size - 1] == value){
 c001990:	4b38      	ldr	r3, [pc, #224]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001992:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c001996:	2b00      	cmp	r3, #0
 c001998:	d022      	beq.n	c0019e0 <CFA_ENGINE_new_log_entry+0xd4>
 c00199a:	4b36      	ldr	r3, [pc, #216]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c00199c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0019a0:	3b01      	subs	r3, #1
 c0019a2:	4a34      	ldr	r2, [pc, #208]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c0019a4:	3318      	adds	r3, #24
 c0019a6:	009b      	lsls	r3, r3, #2
 c0019a8:	4413      	add	r3, r2
 c0019aa:	685b      	ldr	r3, [r3, #4]
 c0019ac:	687a      	ldr	r2, [r7, #4]
 c0019ae:	429a      	cmp	r2, r3
 c0019b0:	d116      	bne.n	c0019e0 <CFA_ENGINE_new_log_entry+0xd4>
		#else
		prev_entry = FLASH_CFLog[report_secure.num_CF_Log_size - 1];
		if(report_secure.num_CF_Log_size != 0 && prev_entry == value){
		#endif
			if (loop_detect == 0){
 c0019b2:	4b31      	ldr	r3, [pc, #196]	; (c001a78 <CFA_ENGINE_new_log_entry+0x16c>)
 c0019b4:	781b      	ldrb	r3, [r3, #0]
 c0019b6:	2b00      	cmp	r3, #0
 c0019b8:	d107      	bne.n	c0019ca <CFA_ENGINE_new_log_entry+0xbe>
				// since first instance of repeat, set flag
				loop_detect ^= 1;
 c0019ba:	4b2f      	ldr	r3, [pc, #188]	; (c001a78 <CFA_ENGINE_new_log_entry+0x16c>)
 c0019bc:	781b      	ldrb	r3, [r3, #0]
 c0019be:	f083 0301 	eor.w	r3, r3, #1
 c0019c2:	b2da      	uxtb	r2, r3
 c0019c4:	4b2c      	ldr	r3, [pc, #176]	; (c001a78 <CFA_ENGINE_new_log_entry+0x16c>)
 c0019c6:	701a      	strb	r2, [r3, #0]
			if (loop_detect == 0){
 c0019c8:	e047      	b.n	c001a5a <CFA_ENGINE_new_log_entry+0x14e>
			} else if (loop_detect == 1){
 c0019ca:	4b2b      	ldr	r3, [pc, #172]	; (c001a78 <CFA_ENGINE_new_log_entry+0x16c>)
 c0019cc:	781b      	ldrb	r3, [r3, #0]
 c0019ce:	2b01      	cmp	r3, #1
 c0019d0:	d143      	bne.n	c001a5a <CFA_ENGINE_new_log_entry+0x14e>
				// if more than one instance, increment counter
				loop_counter++;
 c0019d2:	4b2a      	ldr	r3, [pc, #168]	; (c001a7c <CFA_ENGINE_new_log_entry+0x170>)
 c0019d4:	881b      	ldrh	r3, [r3, #0]
 c0019d6:	3301      	adds	r3, #1
 c0019d8:	b29a      	uxth	r2, r3
 c0019da:	4b28      	ldr	r3, [pc, #160]	; (c001a7c <CFA_ENGINE_new_log_entry+0x170>)
 c0019dc:	801a      	strh	r2, [r3, #0]
			if (loop_detect == 0){
 c0019de:	e03c      	b.n	c001a5a <CFA_ENGINE_new_log_entry+0x14e>
			}
		}
		else{ // enter this block either because 1) not a loop or 2) loop exit
			if(loop_detect == 1){
 c0019e0:	4b25      	ldr	r3, [pc, #148]	; (c001a78 <CFA_ENGINE_new_log_entry+0x16c>)
 c0019e2:	781b      	ldrb	r3, [r3, #0]
 c0019e4:	2b01      	cmp	r3, #1
 c0019e6:	d120      	bne.n	c001a2a <CFA_ENGINE_new_log_entry+0x11e>
				uint32_t addr = (uint32_t)(&FLASH_CFLog[report_secure.num_CF_Log_size]);
				uint32_t data = 0xffff0000 + loop_counter;
//				update_flash(addr, data);
				FLASH_CFLog[report_secure.num_CF_Log_size] = data;
				#else
					report_secure.CFLog[report_secure.num_CF_Log_size] = (0xffff0000 + loop_counter);
 c0019e8:	4b24      	ldr	r3, [pc, #144]	; (c001a7c <CFA_ENGINE_new_log_entry+0x170>)
 c0019ea:	881b      	ldrh	r3, [r3, #0]
 c0019ec:	461a      	mov	r2, r3
 c0019ee:	4b21      	ldr	r3, [pc, #132]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c0019f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c0019f4:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 c0019f8:	491e      	ldr	r1, [pc, #120]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c0019fa:	3318      	adds	r3, #24
 c0019fc:	009b      	lsls	r3, r3, #2
 c0019fe:	440b      	add	r3, r1
 c001a00:	605a      	str	r2, [r3, #4]
				#endif

				loop_detect = 0;
 c001a02:	4b1d      	ldr	r3, [pc, #116]	; (c001a78 <CFA_ENGINE_new_log_entry+0x16c>)
 c001a04:	2200      	movs	r2, #0
 c001a06:	701a      	strb	r2, [r3, #0]
				cfa_engine_conf.log_counter++;
 c001a08:	4b16      	ldr	r3, [pc, #88]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c001a0a:	88db      	ldrh	r3, [r3, #6]
 c001a0c:	3301      	adds	r3, #1
 c001a0e:	b29a      	uxth	r2, r3
 c001a10:	4b14      	ldr	r3, [pc, #80]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c001a12:	80da      	strh	r2, [r3, #6]
				report_secure.num_CF_Log_size++;
 c001a14:	4b17      	ldr	r3, [pc, #92]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001a16:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c001a1a:	3301      	adds	r3, #1
 c001a1c:	b29a      	uxth	r2, r3
 c001a1e:	4b15      	ldr	r3, [pc, #84]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001a20:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
				loop_counter = 1;
 c001a24:	4b15      	ldr	r3, [pc, #84]	; (c001a7c <CFA_ENGINE_new_log_entry+0x170>)
 c001a26:	2201      	movs	r2, #1
 c001a28:	801a      	strh	r2, [r3, #0]
			}

			#if CFLOG_TYPE == CFLOG_RAM
			report_secure.CFLog[report_secure.num_CF_Log_size] = value;
 c001a2a:	4b12      	ldr	r3, [pc, #72]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001a2c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c001a30:	4a10      	ldr	r2, [pc, #64]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001a32:	3318      	adds	r3, #24
 c001a34:	009b      	lsls	r3, r3, #2
 c001a36:	4413      	add	r3, r2
 c001a38:	687a      	ldr	r2, [r7, #4]
 c001a3a:	605a      	str	r2, [r3, #4]
//			update_flash(addr, value);
			FLASH_CFLog[report_secure.num_CF_Log_size] = value;
			prev_entry = value;
			#endif

			cfa_engine_conf.log_counter++;
 c001a3c:	4b09      	ldr	r3, [pc, #36]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c001a3e:	88db      	ldrh	r3, [r3, #6]
 c001a40:	3301      	adds	r3, #1
 c001a42:	b29a      	uxth	r2, r3
 c001a44:	4b07      	ldr	r3, [pc, #28]	; (c001a64 <CFA_ENGINE_new_log_entry+0x158>)
 c001a46:	80da      	strh	r2, [r3, #6]
			report_secure.num_CF_Log_size++;
 c001a48:	4b0a      	ldr	r3, [pc, #40]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001a4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 c001a4e:	3301      	adds	r3, #1
 c001a50:	b29a      	uxth	r2, r3
 c001a52:	4b08      	ldr	r3, [pc, #32]	; (c001a74 <CFA_ENGINE_new_log_entry+0x168>)
 c001a54:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
		}
	}
	return;
 c001a58:	e000      	b.n	c001a5c <CFA_ENGINE_new_log_entry+0x150>
			if (loop_detect == 0){
 c001a5a:	bf00      	nop
	return;
 c001a5c:	bf00      	nop
}
 c001a5e:	3708      	adds	r7, #8
 c001a60:	46bd      	mov	sp, r7
 c001a62:	bd80      	pop	{r7, pc}
 c001a64:	300020b8 	.word	0x300020b8
 c001a68:	3000225c 	.word	0x3000225c
 c001a6c:	30002258 	.word	0x30002258
 c001a70:	30002254 	.word	0x30002254
 c001a74:	30000034 	.word	0x30000034
 c001a78:	3000229c 	.word	0x3000229c
 c001a7c:	30000024 	.word	0x30000024

0c001a80 <CFA_ENGINE_run_attestation>:


void CFA_ENGINE_run_attestation(){
 c001a80:	b580      	push	{r7, lr}
 c001a82:	af00      	add	r7, sp, #0
	if (cfa_engine_conf.initialized != INITIALIZED){
 c001a84:	4b19      	ldr	r3, [pc, #100]	; (c001aec <CFA_ENGINE_run_attestation+0x6c>)
 c001a86:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 c001a8a:	2bee      	cmp	r3, #238	; 0xee
 c001a8c:	d12c      	bne.n	c001ae8 <CFA_ENGINE_run_attestation+0x68>
	//	*ERROR = ERROR_CFA_ENGINE_NOT_INITIALIZED;
		return;
	}

	report_secure.num_CF_Log_size = 0;
 c001a8e:	4b18      	ldr	r3, [pc, #96]	; (c001af0 <CFA_ENGINE_run_attestation+0x70>)
 c001a90:	2200      	movs	r2, #0
 c001a92:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	cfa_engine_conf.attestation_status = ACTIVE;
 c001a96:	4b15      	ldr	r3, [pc, #84]	; (c001aec <CFA_ENGINE_run_attestation+0x6c>)
 c001a98:	2201      	movs	r2, #1
 c001a9a:	711a      	strb	r2, [r3, #4]
	cfa_engine_conf.log_counter = 0;
 c001a9c:	4b13      	ldr	r3, [pc, #76]	; (c001aec <CFA_ENGINE_run_attestation+0x6c>)
 c001a9e:	2200      	movs	r2, #0
 c001aa0:	80da      	strh	r2, [r3, #6]
	report_secure.number_of_logs_sent = 0;
 c001aa2:	4b13      	ldr	r3, [pc, #76]	; (c001af0 <CFA_ENGINE_run_attestation+0x70>)
 c001aa4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 c001aa8:	2200      	movs	r2, #0
 c001aaa:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64


//	_initialize_timer_interrupt();

	// Call the application
	start = HAL_GetTick();
 c001aae:	f001 fa61 	bl	c002f74 <HAL_GetTick>
 c001ab2:	4603      	mov	r3, r0
 c001ab4:	4a0f      	ldr	r2, [pc, #60]	; (c001af4 <CFA_ENGINE_run_attestation+0x74>)
 c001ab6:	6013      	str	r3, [r2, #0]
	_run_application();
 c001ab8:	f7ff fbdc 	bl	c001274 <_run_application>
	end = HAL_GetTick();
 c001abc:	f001 fa5a 	bl	c002f74 <HAL_GetTick>
 c001ac0:	4603      	mov	r3, r0
 c001ac2:	4a0d      	ldr	r2, [pc, #52]	; (c001af8 <CFA_ENGINE_run_attestation+0x78>)
 c001ac4:	6013      	str	r3, [r2, #0]
	app_exec_time += end - start;
 c001ac6:	4b0c      	ldr	r3, [pc, #48]	; (c001af8 <CFA_ENGINE_run_attestation+0x78>)
 c001ac8:	681a      	ldr	r2, [r3, #0]
 c001aca:	4b0a      	ldr	r3, [pc, #40]	; (c001af4 <CFA_ENGINE_run_attestation+0x74>)
 c001acc:	681b      	ldr	r3, [r3, #0]
 c001ace:	1ad2      	subs	r2, r2, r3
 c001ad0:	4b0a      	ldr	r3, [pc, #40]	; (c001afc <CFA_ENGINE_run_attestation+0x7c>)
 c001ad2:	681b      	ldr	r3, [r3, #0]
 c001ad4:	4413      	add	r3, r2
 c001ad6:	4a09      	ldr	r2, [pc, #36]	; (c001afc <CFA_ENGINE_run_attestation+0x7c>)
 c001ad8:	6013      	str	r3, [r2, #0]

	_deactivate_timer_interrupt();
 c001ada:	f7ff fd59 	bl	c001590 <_deactivate_timer_interrupt>

	// Set Final report Flag
	report_secure.isFinal = TRUE;
 c001ade:	4b04      	ldr	r3, [pc, #16]	; (c001af0 <CFA_ENGINE_run_attestation+0x70>)
 c001ae0:	2201      	movs	r2, #1
 c001ae2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	return;
 c001ae6:	e000      	b.n	c001aea <CFA_ENGINE_run_attestation+0x6a>
		return;
 c001ae8:	bf00      	nop
}
 c001aea:	bd80      	pop	{r7, pc}
 c001aec:	300020b8 	.word	0x300020b8
 c001af0:	30000034 	.word	0x30000034
 c001af4:	30002258 	.word	0x30002258
 c001af8:	3000225c 	.word	0x3000225c
 c001afc:	30002254 	.word	0x30002254

0c001b00 <TRACES_DMA_init>:

void TRACES_DMA_init(){
 c001b00:	b580      	push	{r7, lr}
 c001b02:	b082      	sub	sp, #8
 c001b04:	af00      	add	r7, sp, #0
	  /* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 c001b06:	4b2f      	ldr	r3, [pc, #188]	; (c001bc4 <TRACES_DMA_init+0xc4>)
 c001b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001b0a:	4a2e      	ldr	r2, [pc, #184]	; (c001bc4 <TRACES_DMA_init+0xc4>)
 c001b0c:	f043 0301 	orr.w	r3, r3, #1
 c001b10:	6493      	str	r3, [r2, #72]	; 0x48
 c001b12:	4b2c      	ldr	r3, [pc, #176]	; (c001bc4 <TRACES_DMA_init+0xc4>)
 c001b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001b16:	f003 0301 	and.w	r3, r3, #1
 c001b1a:	607b      	str	r3, [r7, #4]
 c001b1c:	687b      	ldr	r3, [r7, #4]

	  /* Configure DMA request hdma on DMA1_Channel1 */
	  hdma.Instance = DMA1_Channel1;
 c001b1e:	4b2a      	ldr	r3, [pc, #168]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b20:	4a2a      	ldr	r2, [pc, #168]	; (c001bcc <TRACES_DMA_init+0xcc>)
 c001b22:	601a      	str	r2, [r3, #0]
	  hdma.Init.Request = DMA_REQUEST_MEM2MEM;
 c001b24:	4b28      	ldr	r3, [pc, #160]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b26:	2200      	movs	r2, #0
 c001b28:	605a      	str	r2, [r3, #4]
	  hdma.Init.Direction = DMA_MEMORY_TO_MEMORY;
 c001b2a:	4b27      	ldr	r3, [pc, #156]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b2c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 c001b30:	609a      	str	r2, [r3, #8]
	  hdma.Init.PeriphInc = DMA_PINC_ENABLE;
 c001b32:	4b25      	ldr	r3, [pc, #148]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b34:	2240      	movs	r2, #64	; 0x40
 c001b36:	60da      	str	r2, [r3, #12]
	  hdma.Init.MemInc = DMA_MINC_ENABLE;
 c001b38:	4b23      	ldr	r3, [pc, #140]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b3a:	2280      	movs	r2, #128	; 0x80
 c001b3c:	611a      	str	r2, [r3, #16]
	  hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 c001b3e:	4b22      	ldr	r3, [pc, #136]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b40:	f44f 7200 	mov.w	r2, #512	; 0x200
 c001b44:	615a      	str	r2, [r3, #20]
	  hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 c001b46:	4b20      	ldr	r3, [pc, #128]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 c001b4c:	619a      	str	r2, [r3, #24]
	  hdma.Init.Mode = DMA_NORMAL;
 c001b4e:	4b1e      	ldr	r3, [pc, #120]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b50:	2200      	movs	r2, #0
 c001b52:	61da      	str	r2, [r3, #28]
	  hdma.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 c001b54:	4b1c      	ldr	r3, [pc, #112]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b56:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 c001b5a:	621a      	str	r2, [r3, #32]
	  if (HAL_DMA_Init(&hdma) != HAL_OK)
 c001b5c:	481a      	ldr	r0, [pc, #104]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b5e:	f001 fba1 	bl	c0032a4 <HAL_DMA_Init>
 c001b62:	4603      	mov	r3, r0
 c001b64:	2b00      	cmp	r3, #0
 c001b66:	d001      	beq.n	c001b6c <TRACES_DMA_init+0x6c>
	  {
	    Error_Handler( );
 c001b68:	f000 fafc 	bl	c002164 <Error_Handler>
	  }

	  /*  */
	  if (HAL_DMA_ConfigChannelAttributes(&hdma, DMA_CHANNEL_NPRIV) != HAL_OK)
 c001b6c:	2110      	movs	r1, #16
 c001b6e:	4816      	ldr	r0, [pc, #88]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b70:	f001 fc40 	bl	c0033f4 <HAL_DMA_ConfigChannelAttributes>
 c001b74:	4603      	mov	r3, r0
 c001b76:	2b00      	cmp	r3, #0
 c001b78:	d001      	beq.n	c001b7e <TRACES_DMA_init+0x7e>
	  {
	    Error_Handler( );
 c001b7a:	f000 faf3 	bl	c002164 <Error_Handler>
	  }

	  /*  */
	  if (HAL_DMA_ConfigChannelAttributes(&hdma, DMA_CHANNEL_SEC) != HAL_OK)
 c001b7e:	f04f 1102 	mov.w	r1, #131074	; 0x20002
 c001b82:	4811      	ldr	r0, [pc, #68]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b84:	f001 fc36 	bl	c0033f4 <HAL_DMA_ConfigChannelAttributes>
 c001b88:	4603      	mov	r3, r0
 c001b8a:	2b00      	cmp	r3, #0
 c001b8c:	d001      	beq.n	c001b92 <TRACES_DMA_init+0x92>
	  {
	    Error_Handler( );
 c001b8e:	f000 fae9 	bl	c002164 <Error_Handler>
	  }

	  /*  */
	  if (HAL_DMA_ConfigChannelAttributes(&hdma, DMA_CHANNEL_SRC_SEC) != HAL_OK)
 c001b92:	f04f 1104 	mov.w	r1, #262148	; 0x40004
 c001b96:	480c      	ldr	r0, [pc, #48]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001b98:	f001 fc2c 	bl	c0033f4 <HAL_DMA_ConfigChannelAttributes>
 c001b9c:	4603      	mov	r3, r0
 c001b9e:	2b00      	cmp	r3, #0
 c001ba0:	d001      	beq.n	c001ba6 <TRACES_DMA_init+0xa6>
	  {
	    Error_Handler( );
 c001ba2:	f000 fadf 	bl	c002164 <Error_Handler>
	  }

	  /*  */
	  if (HAL_DMA_ConfigChannelAttributes(&hdma, DMA_CHANNEL_DEST_SEC) != HAL_OK)
 c001ba6:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 c001baa:	4807      	ldr	r0, [pc, #28]	; (c001bc8 <TRACES_DMA_init+0xc8>)
 c001bac:	f001 fc22 	bl	c0033f4 <HAL_DMA_ConfigChannelAttributes>
 c001bb0:	4603      	mov	r3, r0
 c001bb2:	2b00      	cmp	r3, #0
 c001bb4:	d001      	beq.n	c001bba <TRACES_DMA_init+0xba>
	  {
	    Error_Handler( );
 c001bb6:	f000 fad5 	bl	c002164 <Error_Handler>
	  }
}
 c001bba:	bf00      	nop
 c001bbc:	3708      	adds	r7, #8
 c001bbe:	46bd      	mov	sp, r7
 c001bc0:	bd80      	pop	{r7, pc}
 c001bc2:	bf00      	nop
 c001bc4:	50021000 	.word	0x50021000
 c001bc8:	300021c8 	.word	0x300021c8
 c001bcc:	50020008 	.word	0x50020008

0c001bd0 <CFA_ENGINE_initialize>:

void CFA_ENGINE_initialize(){
 c001bd0:	b580      	push	{r7, lr}
 c001bd2:	af00      	add	r7, sp, #0

	if (cfa_engine_conf.initialized == INITIALIZED){
 c001bd4:	4b0a      	ldr	r3, [pc, #40]	; (c001c00 <CFA_ENGINE_initialize+0x30>)
 c001bd6:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 c001bda:	2bee      	cmp	r3, #238	; 0xee
 c001bdc:	d00e      	beq.n	c001bfc <CFA_ENGINE_initialize+0x2c>
		return; //ERROR_cfa_engine_ALREADY_INITIALIZED;;
	}

	set_hmac_key(att_key, 32);
 c001bde:	4b09      	ldr	r3, [pc, #36]	; (c001c04 <CFA_ENGINE_initialize+0x34>)
 c001be0:	681b      	ldr	r3, [r3, #0]
 c001be2:	2120      	movs	r1, #32
 c001be4:	4618      	mov	r0, r3
 c001be6:	f000 f901 	bl	c001dec <set_hmac_key>

	_attest_memory();
 c001bea:	f7ff fe3b 	bl	c001864 <_attest_memory>
	_setup_data();
 c001bee:	f7ff faaf 	bl	c001150 <_setup_data>
	_clean();
 c001bf2:	f7ff fb09 	bl	c001208 <_clean>

	// init DMA
	TRACES_DMA_init();
 c001bf6:	f7ff ff83 	bl	c001b00 <TRACES_DMA_init>
	////

	return;
 c001bfa:	e000      	b.n	c001bfe <CFA_ENGINE_initialize+0x2e>
		return; //ERROR_cfa_engine_ALREADY_INITIALIZED;;
 c001bfc:	bf00      	nop
}
 c001bfe:	bd80      	pop	{r7, pc}
 c001c00:	300020b8 	.word	0x300020b8
 c001c04:	30000020 	.word	0x30000020

0c001c08 <_heal_function>:
	HAL_NVIC_SystemReset();
	return;
}


void _heal_function(){
 c001c08:	b480      	push	{r7}
 c001c0a:	af00      	add	r7, sp, #0
	while(1);
 c001c0c:	e7fe      	b.n	c001c0c <_heal_function+0x4>
	...

0c001c10 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 c001c10:	b580      	push	{r7, lr}
 c001c12:	b082      	sub	sp, #8
 c001c14:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c001c16:	4b09      	ldr	r3, [pc, #36]	; (c001c3c <MX_GPIO_Init+0x2c>)
 c001c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001c1a:	4a08      	ldr	r2, [pc, #32]	; (c001c3c <MX_GPIO_Init+0x2c>)
 c001c1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c001c20:	64d3      	str	r3, [r2, #76]	; 0x4c
 c001c22:	4b06      	ldr	r3, [pc, #24]	; (c001c3c <MX_GPIO_Init+0x2c>)
 c001c24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c001c2a:	607b      	str	r3, [r7, #4]
 c001c2c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 c001c2e:	f002 fd71 	bl	c004714 <HAL_PWREx_EnableVddIO2>

}
 c001c32:	bf00      	nop
 c001c34:	3708      	adds	r7, #8
 c001c36:	46bd      	mov	sp, r7
 c001c38:	bd80      	pop	{r7, pc}
 c001c3a:	bf00      	nop
 c001c3c:	50021000 	.word	0x50021000

0c001c40 <MX_GTZC_S_Init>:

/* USER CODE END 0 */

/* GTZC_S init function */
void MX_GTZC_S_Init(void)
{
 c001c40:	b580      	push	{r7, lr}
 c001c42:	b09c      	sub	sp, #112	; 0x70
 c001c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 c001c46:	1d3b      	adds	r3, r7, #4
 c001c48:	226c      	movs	r2, #108	; 0x6c
 c001c4a:	2100      	movs	r1, #0
 c001c4c:	4618      	mov	r0, r3
 c001c4e:	f005 fe44 	bl	c0078da <memset>

  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_TIM3, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c001c52:	f240 3101 	movw	r1, #769	; 0x301
 c001c56:	2001      	movs	r0, #1
 c001c58:	f001 fe36 	bl	c0038c8 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c001c5c:	4603      	mov	r3, r0
 c001c5e:	2b00      	cmp	r3, #0
 c001c60:	d001      	beq.n	c001c66 <MX_GTZC_S_Init+0x26>
  {
    Error_Handler();
 c001c62:	f000 fa7f 	bl	c002164 <Error_Handler>
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_TIM4, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c001c66:	f240 3101 	movw	r1, #769	; 0x301
 c001c6a:	2002      	movs	r0, #2
 c001c6c:	f001 fe2c 	bl	c0038c8 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c001c70:	4603      	mov	r3, r0
 c001c72:	2b00      	cmp	r3, #0
 c001c74:	d001      	beq.n	c001c7a <MX_GTZC_S_Init+0x3a>
  {
    Error_Handler();
 c001c76:	f000 fa75 	bl	c002164 <Error_Handler>
  }
  if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_LPUART1, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_NPRIV) != HAL_OK)
 c001c7a:	f240 3101 	movw	r1, #769	; 0x301
 c001c7e:	2015      	movs	r0, #21
 c001c80:	f001 fe22 	bl	c0038c8 <HAL_GTZC_TZSC_ConfigPeriphAttributes>
 c001c84:	4603      	mov	r3, r0
 c001c86:	2b00      	cmp	r3, #0
 c001c88:	d001      	beq.n	c001c8e <MX_GTZC_S_Init+0x4e>
  {
    Error_Handler();
 c001c8a:	f000 fa6b 	bl	c002164 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c001c8e:	2300      	movs	r3, #0
 c001c90:	607b      	str	r3, [r7, #4]
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c001c92:	2300      	movs	r3, #0
 c001c94:	60bb      	str	r3, [r7, #8]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c001c96:	f04f 33ff 	mov.w	r3, #4294967295
 c001c9a:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c001c9c:	f04f 33ff 	mov.w	r3, #4294967295
 c001ca0:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 c001ca2:	f04f 33ff 	mov.w	r3, #4294967295
 c001ca6:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c001ca8:	f04f 33ff 	mov.w	r3, #4294967295
 c001cac:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 c001cae:	f04f 33ff 	mov.w	r3, #4294967295
 c001cb2:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c001cb4:	f04f 33ff 	mov.w	r3, #4294967295
 c001cb8:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 c001cba:	f04f 33ff 	mov.w	r3, #4294967295
 c001cbe:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c001cc0:	f04f 33ff 	mov.w	r3, #4294967295
 c001cc4:	62bb      	str	r3, [r7, #40]	; 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 c001cc6:	f04f 33ff 	mov.w	r3, #4294967295
 c001cca:	62fb      	str	r3, [r7, #44]	; 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c001ccc:	f04f 33ff 	mov.w	r3, #4294967295
 c001cd0:	633b      	str	r3, [r7, #48]	; 0x30
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 c001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 c001cd6:	637b      	str	r3, [r7, #52]	; 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c001cd8:	f04f 33ff 	mov.w	r3, #4294967295
 c001cdc:	63bb      	str	r3, [r7, #56]	; 0x38
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 c001cde:	2300      	movs	r3, #0
 c001ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c001ce2:	2300      	movs	r3, #0
 c001ce4:	643b      	str	r3, [r7, #64]	; 0x40
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 c001ce6:	2300      	movs	r3, #0
 c001ce8:	647b      	str	r3, [r7, #68]	; 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c001cea:	2300      	movs	r3, #0
 c001cec:	64bb      	str	r3, [r7, #72]	; 0x48
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 c001cee:	2300      	movs	r3, #0
 c001cf0:	64fb      	str	r3, [r7, #76]	; 0x4c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c001cf2:	2300      	movs	r3, #0
 c001cf4:	653b      	str	r3, [r7, #80]	; 0x50
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 c001cf6:	2300      	movs	r3, #0
 c001cf8:	657b      	str	r3, [r7, #84]	; 0x54
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c001cfa:	2300      	movs	r3, #0
 c001cfc:	65bb      	str	r3, [r7, #88]	; 0x58
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 c001cfe:	2300      	movs	r3, #0
 c001d00:	65fb      	str	r3, [r7, #92]	; 0x5c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 c001d02:	2300      	movs	r3, #0
 c001d04:	663b      	str	r3, [r7, #96]	; 0x60
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 c001d06:	2300      	movs	r3, #0
 c001d08:	667b      	str	r3, [r7, #100]	; 0x64
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 c001d0a:	2300      	movs	r3, #0
 c001d0c:	66bb      	str	r3, [r7, #104]	; 0x68
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c001d0e:	2300      	movs	r3, #0
 c001d10:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c001d12:	1d3b      	adds	r3, r7, #4
 c001d14:	4619      	mov	r1, r3
 c001d16:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 c001d1a:	f001 fead 	bl	c003a78 <HAL_GTZC_MPCBB_ConfigMem>
 c001d1e:	4603      	mov	r3, r0
 c001d20:	2b00      	cmp	r3, #0
 c001d22:	d001      	beq.n	c001d28 <MX_GTZC_S_Init+0xe8>
  {
    Error_Handler();
 c001d24:	f000 fa1e 	bl	c002164 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 c001d28:	2300      	movs	r3, #0
 c001d2a:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c001d2c:	2300      	movs	r3, #0
 c001d2e:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 c001d30:	2300      	movs	r3, #0
 c001d32:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c001d34:	2300      	movs	r3, #0
 c001d36:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 c001d38:	2300      	movs	r3, #0
 c001d3a:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c001d3c:	2300      	movs	r3, #0
 c001d3e:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 c001d40:	2300      	movs	r3, #0
 c001d42:	627b      	str	r3, [r7, #36]	; 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c001d44:	2300      	movs	r3, #0
 c001d46:	62bb      	str	r3, [r7, #40]	; 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c001d48:	2300      	movs	r3, #0
 c001d4a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c001d4c:	1d3b      	adds	r3, r7, #4
 c001d4e:	4619      	mov	r1, r3
 c001d50:	4809      	ldr	r0, [pc, #36]	; (c001d78 <MX_GTZC_S_Init+0x138>)
 c001d52:	f001 fe91 	bl	c003a78 <HAL_GTZC_MPCBB_ConfigMem>
 c001d56:	4603      	mov	r3, r0
 c001d58:	2b00      	cmp	r3, #0
 c001d5a:	d001      	beq.n	c001d60 <MX_GTZC_S_Init+0x120>
  {
    Error_Handler();
 c001d5c:	f000 fa02 	bl	c002164 <Error_Handler>
  }
  /* USER CODE BEGIN GTZC_S_Init 2 */
  if (HAL_GTZC_TZIC_EnableIT(GTZC_PERIPH_LPUART1) != HAL_OK)
 c001d60:	2015      	movs	r0, #21
 c001d62:	f001 ff0d 	bl	c003b80 <HAL_GTZC_TZIC_EnableIT>
 c001d66:	4603      	mov	r3, r0
 c001d68:	2b00      	cmp	r3, #0
 c001d6a:	d001      	beq.n	c001d70 <MX_GTZC_S_Init+0x130>
  {
    Error_Handler();
 c001d6c:	f000 f9fa 	bl	c002164 <Error_Handler>
  }

  /* USER CODE END GTZC_S_Init 2 */

}
 c001d70:	bf00      	nop
 c001d72:	3770      	adds	r7, #112	; 0x70
 c001d74:	46bd      	mov	sp, r7
 c001d76:	bd80      	pop	{r7, pc}
 c001d78:	30030000 	.word	0x30030000

0c001d7c <MX_HASH_Init>:
  * @retval None
  */
HASH_HandleTypeDef hhash;

void MX_HASH_Init(void)
{
 c001d7c:	b580      	push	{r7, lr}
 c001d7e:	b082      	sub	sp, #8
 c001d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HASH_Init 0 */

  /* USER CODE END HASH_Init 0 */

  /* USER CODE BEGIN HASH_Init 1 */
  __HASH_CLK_ENABLE();
 c001d82:	4b0d      	ldr	r3, [pc, #52]	; (c001db8 <MX_HASH_Init+0x3c>)
 c001d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001d86:	4a0c      	ldr	r2, [pc, #48]	; (c001db8 <MX_HASH_Init+0x3c>)
 c001d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c001d8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 c001d8e:	4b0a      	ldr	r3, [pc, #40]	; (c001db8 <MX_HASH_Init+0x3c>)
 c001d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c001d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c001d96:	607b      	str	r3, [r7, #4]
 c001d98:	687b      	ldr	r3, [r7, #4]
  hhash.Init.DataType = HASH_DATATYPE_8B;
 c001d9a:	4b08      	ldr	r3, [pc, #32]	; (c001dbc <MX_HASH_Init+0x40>)
 c001d9c:	2220      	movs	r2, #32
 c001d9e:	601a      	str	r2, [r3, #0]

  /* USER CODE END HASH_Init 1 */

  /* USER CODE BEGIN HASH_Init 2 */
  if (HAL_HASH_Init(&hhash) != HAL_OK)
 c001da0:	4806      	ldr	r0, [pc, #24]	; (c001dbc <MX_HASH_Init+0x40>)
 c001da2:	f001 ffc5 	bl	c003d30 <HAL_HASH_Init>
 c001da6:	4603      	mov	r3, r0
 c001da8:	2b00      	cmp	r3, #0
 c001daa:	d001      	beq.n	c001db0 <MX_HASH_Init+0x34>
  {
	  Error_Handler();
 c001dac:	f000 f9da 	bl	c002164 <Error_Handler>
  }
}
 c001db0:	bf00      	nop
 c001db2:	3708      	adds	r7, #8
 c001db4:	46bd      	mov	sp, r7
 c001db6:	bd80      	pop	{r7, pc}
 c001db8:	50021000 	.word	0x50021000
 c001dbc:	300022a0 	.word	0x300022a0

0c001dc0 <HMAC_SHA_265>:
HAL_StatusTypeDef HASH_SHA_265(uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer){
	//	(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)
	return HAL_HASHEx_SHA256_Start(&hhash, pInBuffer, Size, pOutBuffer, HASH_TIMEOUT);
}

HAL_StatusTypeDef HMAC_SHA_265(uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer){
 c001dc0:	b580      	push	{r7, lr}
 c001dc2:	b086      	sub	sp, #24
 c001dc4:	af02      	add	r7, sp, #8
 c001dc6:	60f8      	str	r0, [r7, #12]
 c001dc8:	60b9      	str	r1, [r7, #8]
 c001dca:	607a      	str	r2, [r7, #4]
	return HAL_HMACEx_SHA256_Start(&hhash, pInBuffer, Size, pOutBuffer, HASH_TIMEOUT);
 c001dcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 c001dd0:	9300      	str	r3, [sp, #0]
 c001dd2:	687b      	ldr	r3, [r7, #4]
 c001dd4:	68ba      	ldr	r2, [r7, #8]
 c001dd6:	68f9      	ldr	r1, [r7, #12]
 c001dd8:	4803      	ldr	r0, [pc, #12]	; (c001de8 <HMAC_SHA_265+0x28>)
 c001dda:	f002 fbd3 	bl	c004584 <HAL_HMACEx_SHA256_Start>
 c001dde:	4603      	mov	r3, r0
}
 c001de0:	4618      	mov	r0, r3
 c001de2:	3710      	adds	r7, #16
 c001de4:	46bd      	mov	sp, r7
 c001de6:	bd80      	pop	{r7, pc}
 c001de8:	300022a0 	.word	0x300022a0

0c001dec <set_hmac_key>:

void set_hmac_key(uint8_t * att_key, uint32_t size){
 c001dec:	b480      	push	{r7}
 c001dee:	b083      	sub	sp, #12
 c001df0:	af00      	add	r7, sp, #0
 c001df2:	6078      	str	r0, [r7, #4]
 c001df4:	6039      	str	r1, [r7, #0]
	hhash.Init.KeySize = size;
 c001df6:	4a06      	ldr	r2, [pc, #24]	; (c001e10 <set_hmac_key+0x24>)
 c001df8:	683b      	ldr	r3, [r7, #0]
 c001dfa:	6053      	str	r3, [r2, #4]
	hhash.Init.pKey = att_key;
 c001dfc:	4a04      	ldr	r2, [pc, #16]	; (c001e10 <set_hmac_key+0x24>)
 c001dfe:	687b      	ldr	r3, [r7, #4]
 c001e00:	6093      	str	r3, [r2, #8]
}
 c001e02:	bf00      	nop
 c001e04:	370c      	adds	r7, #12
 c001e06:	46bd      	mov	sp, r7
 c001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001e0c:	4770      	bx	lr
 c001e0e:	bf00      	nop
 c001e10:	300022a0 	.word	0x300022a0

0c001e14 <TZ_SAU_Setup>:
  \brief   Setup a SAU Region
  \details Writes the region information contained in SAU_Region to the
           registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
__STATIC_INLINE void TZ_SAU_Setup (void)
{
 c001e14:	b480      	push	{r7}
 c001e16:	af00      	add	r7, sp, #0

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c001e18:	4b34      	ldr	r3, [pc, #208]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e1a:	2200      	movs	r2, #0
 c001e1c:	609a      	str	r2, [r3, #8]
 c001e1e:	4b33      	ldr	r3, [pc, #204]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e20:	4a33      	ldr	r2, [pc, #204]	; (c001ef0 <TZ_SAU_Setup+0xdc>)
 c001e22:	60da      	str	r2, [r3, #12]
 c001e24:	4b31      	ldr	r3, [pc, #196]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e26:	4a33      	ldr	r2, [pc, #204]	; (c001ef4 <TZ_SAU_Setup+0xe0>)
 c001e28:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c001e2a:	4b30      	ldr	r3, [pc, #192]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e2c:	2201      	movs	r2, #1
 c001e2e:	609a      	str	r2, [r3, #8]
 c001e30:	4b2e      	ldr	r3, [pc, #184]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e32:	4a31      	ldr	r2, [pc, #196]	; (c001ef8 <TZ_SAU_Setup+0xe4>)
 c001e34:	60da      	str	r2, [r3, #12]
 c001e36:	4b2d      	ldr	r3, [pc, #180]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e38:	4a30      	ldr	r2, [pc, #192]	; (c001efc <TZ_SAU_Setup+0xe8>)
 c001e3a:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c001e3c:	4b2b      	ldr	r3, [pc, #172]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e3e:	2202      	movs	r2, #2
 c001e40:	609a      	str	r2, [r3, #8]
 c001e42:	4b2a      	ldr	r3, [pc, #168]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e44:	4a2e      	ldr	r2, [pc, #184]	; (c001f00 <TZ_SAU_Setup+0xec>)
 c001e46:	60da      	str	r2, [r3, #12]
 c001e48:	4b28      	ldr	r3, [pc, #160]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e4a:	4a2e      	ldr	r2, [pc, #184]	; (c001f04 <TZ_SAU_Setup+0xf0>)
 c001e4c:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
 c001e4e:	4b27      	ldr	r3, [pc, #156]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e50:	2203      	movs	r2, #3
 c001e52:	609a      	str	r2, [r3, #8]
 c001e54:	4b25      	ldr	r3, [pc, #148]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 c001e5a:	60da      	str	r2, [r3, #12]
 c001e5c:	4b23      	ldr	r3, [pc, #140]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e5e:	4a2a      	ldr	r2, [pc, #168]	; (c001f08 <TZ_SAU_Setup+0xf4>)
 c001e60:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c001e62:	4b22      	ldr	r3, [pc, #136]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e64:	2204      	movs	r2, #4
 c001e66:	609a      	str	r2, [r3, #8]
 c001e68:	4b20      	ldr	r3, [pc, #128]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e6a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 c001e6e:	60da      	str	r2, [r3, #12]
 c001e70:	4b1e      	ldr	r3, [pc, #120]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e72:	4a26      	ldr	r2, [pc, #152]	; (c001f0c <TZ_SAU_Setup+0xf8>)
 c001e74:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c001e76:	4b1d      	ldr	r3, [pc, #116]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e78:	2205      	movs	r2, #5
 c001e7a:	609a      	str	r2, [r3, #8]
 c001e7c:	4b1b      	ldr	r3, [pc, #108]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e7e:	4a24      	ldr	r2, [pc, #144]	; (c001f10 <TZ_SAU_Setup+0xfc>)
 c001e80:	60da      	str	r2, [r3, #12]
 c001e82:	4b1a      	ldr	r3, [pc, #104]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e84:	4a23      	ldr	r2, [pc, #140]	; (c001f14 <TZ_SAU_Setup+0x100>)
 c001e86:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION6) && (SAU_INIT_REGION6 == 1U)
    SAU_INIT_REGION(6);
 c001e88:	4b18      	ldr	r3, [pc, #96]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e8a:	2206      	movs	r2, #6
 c001e8c:	609a      	str	r2, [r3, #8]
 c001e8e:	4b17      	ldr	r3, [pc, #92]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e90:	4a21      	ldr	r2, [pc, #132]	; (c001f18 <TZ_SAU_Setup+0x104>)
 c001e92:	60da      	str	r2, [r3, #12]
 c001e94:	4b15      	ldr	r3, [pc, #84]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e96:	4a21      	ldr	r2, [pc, #132]	; (c001f1c <TZ_SAU_Setup+0x108>)
 c001e98:	611a      	str	r2, [r3, #16]
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c001e9a:	4b14      	ldr	r3, [pc, #80]	; (c001eec <TZ_SAU_Setup+0xd8>)
 c001e9c:	2201      	movs	r2, #1
 c001e9e:	601a      	str	r2, [r3, #0]
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c001ea0:	4b1f      	ldr	r3, [pc, #124]	; (c001f20 <TZ_SAU_Setup+0x10c>)
 c001ea2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c001ea6:	4a1e      	ldr	r2, [pc, #120]	; (c001f20 <TZ_SAU_Setup+0x10c>)
 c001ea8:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 c001eac:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c001eb0:	4b1c      	ldr	r3, [pc, #112]	; (c001f24 <TZ_SAU_Setup+0x110>)
 c001eb2:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c001eb4:	f023 53e0 	bic.w	r3, r3, #469762048	; 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c001eb8:	4a1a      	ldr	r2, [pc, #104]	; (c001f24 <TZ_SAU_Setup+0x110>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c001eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c001ebe:	6053      	str	r3, [r2, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c001ec0:	4b19      	ldr	r3, [pc, #100]	; (c001f28 <TZ_SAU_Setup+0x114>)
 c001ec2:	2200      	movs	r2, #0
 c001ec4:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c001ec8:	4b17      	ldr	r3, [pc, #92]	; (c001f28 <TZ_SAU_Setup+0x114>)
 c001eca:	2200      	movs	r2, #0
 c001ecc:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c001ed0:	4b15      	ldr	r3, [pc, #84]	; (c001f28 <TZ_SAU_Setup+0x114>)
 c001ed2:	2200      	movs	r2, #0
 c001ed4:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c001ed8:	4b13      	ldr	r3, [pc, #76]	; (c001f28 <TZ_SAU_Setup+0x114>)
 c001eda:	2200      	movs	r2, #0
 c001edc:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  #endif

}
 c001ee0:	bf00      	nop
 c001ee2:	46bd      	mov	sp, r7
 c001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001ee8:	4770      	bx	lr
 c001eea:	bf00      	nop
 c001eec:	e000edd0 	.word	0xe000edd0
 c001ef0:	0c03e000 	.word	0x0c03e000
 c001ef4:	0c03ffe3 	.word	0x0c03ffe3
 c001ef8:	08040000 	.word	0x08040000
 c001efc:	0807ffe1 	.word	0x0807ffe1
 c001f00:	20018000 	.word	0x20018000
 c001f04:	2003ffe1 	.word	0x2003ffe1
 c001f08:	4fffffe1 	.word	0x4fffffe1
 c001f0c:	9fffffe1 	.word	0x9fffffe1
 c001f10:	0bf90000 	.word	0x0bf90000
 c001f14:	0bfa8fe1 	.word	0x0bfa8fe1
 c001f18:	e002ed80 	.word	0xe002ed80
 c001f1c:	e002edc3 	.word	0xe002edc3
 c001f20:	e000ed00 	.word	0xe000ed00
 c001f24:	e000ef30 	.word	0xe000ef30
 c001f28:	e000e100 	.word	0xe000e100

0c001f2c <FLASH_init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void FLASH_init(){
 c001f2c:	b480      	push	{r7}
 c001f2e:	b083      	sub	sp, #12
 c001f30:	af00      	add	r7, sp, #0
	__HAL_RCC_FLASH_CLK_ENABLE();
 c001f32:	4b0c      	ldr	r3, [pc, #48]	; (c001f64 <FLASH_init+0x38>)
 c001f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001f36:	4a0b      	ldr	r2, [pc, #44]	; (c001f64 <FLASH_init+0x38>)
 c001f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c001f3c:	6493      	str	r3, [r2, #72]	; 0x48
 c001f3e:	4b09      	ldr	r3, [pc, #36]	; (c001f64 <FLASH_init+0x38>)
 c001f40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c001f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c001f46:	607b      	str	r3, [r7, #4]
 c001f48:	687b      	ldr	r3, [r7, #4]

	// set register to disable SRAM2 erase from software resets
	FLASH->OPTR |= OB_SRAM2_RST_NOT_ERASE;
 c001f4a:	4b07      	ldr	r3, [pc, #28]	; (c001f68 <FLASH_init+0x3c>)
 c001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c001f4e:	4a06      	ldr	r2, [pc, #24]	; (c001f68 <FLASH_init+0x3c>)
 c001f50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 c001f54:	6413      	str	r3, [r2, #64]	; 0x40
}
 c001f56:	bf00      	nop
 c001f58:	370c      	adds	r7, #12
 c001f5a:	46bd      	mov	sp, r7
 c001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001f60:	4770      	bx	lr
 c001f62:	bf00      	nop
 c001f64:	50021000 	.word	0x50021000
 c001f68:	50022000 	.word	0x50022000

0c001f6c <MPU_init>:

void MPU_init(){
 c001f6c:	b580      	push	{r7, lr}
 c001f6e:	b084      	sub	sp, #16
 c001f70:	af00      	add	r7, sp, #0
//	                                                     This parameter can be a value of @ref CORTEX_MPU_Instruction_Access            */
//	  uint8_t                IsShareable;           /*!< Specifies the shareability status of the protected region.
//	                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Shareable              */

	/* Disable MPU */
	HAL_MPU_Disable();
 c001f72:	f001 f93b 	bl	c0031ec <HAL_MPU_Disable>

	/* Configure NS-RAM region as Region 0 as R/W region */
	MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 c001f76:	2301      	movs	r3, #1
 c001f78:	703b      	strb	r3, [r7, #0]
	MPU_InitStruct.BaseAddress = 0x20000000;
 c001f7a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 c001f7e:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.LimitAddress = 0x20040000;
 c001f80:	4b17      	ldr	r3, [pc, #92]	; (c001fe0 <MPU_init+0x74>)
 c001f82:	60bb      	str	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_ALL_RW;
 c001f84:	2301      	movs	r3, #1
 c001f86:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 c001f88:	2300      	movs	r3, #0
 c001f8a:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 c001f8c:	2301      	movs	r3, #1
 c001f8e:	73bb      	strb	r3, [r7, #14]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 c001f90:	463b      	mov	r3, r7
 c001f92:	4618      	mov	r0, r3
 c001f94:	f001 f93c 	bl	c003210 <HAL_MPU_ConfigRegion>

	/* Configure NS-FLASH region as REGION 1 as R/X region */
	MPU_InitStruct.BaseAddress = 0x08000000;
 c001f98:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 c001f9c:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.LimitAddress = 0x08080000;
 c001f9e:	4b11      	ldr	r3, [pc, #68]	; (c001fe4 <MPU_init+0x78>)
 c001fa0:	60bb      	str	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_ALL_RO;
 c001fa2:	2303      	movs	r3, #3
 c001fa4:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 c001fa6:	2301      	movs	r3, #1
 c001fa8:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 c001faa:	2300      	movs	r3, #0
 c001fac:	73bb      	strb	r3, [r7, #14]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 c001fae:	463b      	mov	r3, r7
 c001fb0:	4618      	mov	r0, r3
 c001fb2:	f001 f92d 	bl	c003210 <HAL_MPU_ConfigRegion>

	/* Configure FLASH POTR region as REGION 2 as R only region */
//	uint32_t flash_addr = (uint32_t)FLASH;
//	flash_addr = &FLASH->PRIVCFGR;
	MPU_InitStruct.BaseAddress = (uint32_t)FLASH;
 c001fb6:	4b0c      	ldr	r3, [pc, #48]	; (c001fe8 <MPU_init+0x7c>)
 c001fb8:	607b      	str	r3, [r7, #4]
	MPU_InitStruct.LimitAddress = (uint32_t)(&FLASH->PRIVCFGR);
 c001fba:	4b0c      	ldr	r3, [pc, #48]	; (c001fec <MPU_init+0x80>)
 c001fbc:	60bb      	str	r3, [r7, #8]
	MPU_InitStruct.AccessPermission = MPU_REGION_ALL_RO;
 c001fbe:	2303      	movs	r3, #3
 c001fc0:	737b      	strb	r3, [r7, #13]
	MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 c001fc2:	2302      	movs	r3, #2
 c001fc4:	707b      	strb	r3, [r7, #1]
	MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 c001fc6:	2301      	movs	r3, #1
 c001fc8:	73bb      	strb	r3, [r7, #14]
	HAL_MPU_ConfigRegion(&MPU_InitStruct);
 c001fca:	463b      	mov	r3, r7
 c001fcc:	4618      	mov	r0, r3
 c001fce:	f001 f91f 	bl	c003210 <HAL_MPU_ConfigRegion>


	/* Enable MPU */
	HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 c001fd2:	2004      	movs	r0, #4
 c001fd4:	f001 f8ea 	bl	c0031ac <HAL_MPU_Enable>
}
 c001fd8:	bf00      	nop
 c001fda:	3710      	adds	r7, #16
 c001fdc:	46bd      	mov	sp, r7
 c001fde:	bd80      	pop	{r7, pc}
 c001fe0:	20040000 	.word	0x20040000
 c001fe4:	08080000 	.word	0x08080000
 c001fe8:	50022000 	.word	0x50022000
 c001fec:	500220c4 	.word	0x500220c4

0c001ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c001ff0:	b580      	push	{r7, lr}
 c001ff2:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and interrupts secure/non-secure allocation setup done */
  /* in SystemInit() based on partition_stm32l552xx.h file's definitions. */
  /* USER CODE BEGIN 1 */

  //enable SecureFault_Handler, without this HardFault_Handler will be raised.
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c001ff4:	4b10      	ldr	r3, [pc, #64]	; (c002038 <main+0x48>)
 c001ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c001ff8:	4a0f      	ldr	r2, [pc, #60]	; (c002038 <main+0x48>)
 c001ffa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 c001ffe:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c002000:	f000 ff4d 	bl	c002e9e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 c002004:	f000 f85e 	bl	c0020c4 <SystemClock_Config>
  /* GTZC initialisation */
  MX_GTZC_S_Init();
 c002008:	f7ff fe1a 	bl	c001c40 <MX_GTZC_S_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */
 
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 c00200c:	f7ff fe00 	bl	c001c10 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 c002010:	f000 fe48 	bl	c002ca4 <MX_LPUART1_UART_Init>
  MX_TIM3_Init();
 c002014:	f000 fd68 	bl	c002ae8 <MX_TIM3_Init>
  MX_TIM4_Init();
 c002018:	f000 fdb4 	bl	c002b84 <MX_TIM4_Init>
  MX_HASH_Init();
 c00201c:	f7ff feae 	bl	c001d7c <MX_HASH_Init>

  /* USER CODE BEGIN 2 */
  // Configure SAU and NVIC
  TZ_SAU_Setup();
 c002020:	f7ff fef8 	bl	c001e14 <TZ_SAU_Setup>
  FLASH_init();
 c002024:	f7ff ff82 	bl	c001f2c <FLASH_init>
  MPU_init();
 c002028:	f7ff ffa0 	bl	c001f6c <MPU_init>
  CFA_ENGINE_initialize();
 c00202c:	f7ff fdd0 	bl	c001bd0 <CFA_ENGINE_initialize>
  /* USER CODE END 2 */

  /*************** Setup and jump to non-secure *******************************/


  NonSecure_Init();
 c002030:	f000 f804 	bl	c00203c <NonSecure_Init>

  /* Non-secure software does not return, this code is not executed */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 c002034:	e7fe      	b.n	c002034 <main+0x44>
 c002036:	bf00      	nop
 c002038:	e000ed00 	.word	0xe000ed00

0c00203c <NonSecure_Init>:
  *         This function is responsible for Non-secure initialization and switch
  *         to non-secure state
  * @retval None
  */
static void NonSecure_Init(void)
{
 c00203c:	b590      	push	{r4, r7, lr}
 c00203e:	b083      	sub	sp, #12
 c002040:	af00      	add	r7, sp, #0
  funcptr_NS NonSecure_ResetHandler;

  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c002042:	4b1d      	ldr	r3, [pc, #116]	; (c0020b8 <NonSecure_Init+0x7c>)
 c002044:	4a1d      	ldr	r2, [pc, #116]	; (c0020bc <NonSecure_Init+0x80>)
 c002046:	609a      	str	r2, [r3, #8]

  /* Set non-secure main stack (MSP_NS) */
  __TZ_set_MSP_NS((*(uint32_t *)VTOR_TABLE_NS_START_ADDR));
 c002048:	4b1c      	ldr	r3, [pc, #112]	; (c0020bc <NonSecure_Init+0x80>)
 c00204a:	681b      	ldr	r3, [r3, #0]
 c00204c:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c00204e:	683b      	ldr	r3, [r7, #0]
 c002050:	f383 8888 	msr	MSP_NS, r3
}
 c002054:	bf00      	nop

  /* Get non-secure reset handler */
  NonSecure_ResetHandler = (funcptr_NS)(*((uint32_t *)((VTOR_TABLE_NS_START_ADDR) + 4U)));
 c002056:	4b1a      	ldr	r3, [pc, #104]	; (c0020c0 <NonSecure_Init+0x84>)
 c002058:	681b      	ldr	r3, [r3, #0]
 c00205a:	607b      	str	r3, [r7, #4]

  /* Start non-secure state software application */
  NonSecure_ResetHandler();
 c00205c:	687b      	ldr	r3, [r7, #4]
 c00205e:	461c      	mov	r4, r3
 c002060:	0864      	lsrs	r4, r4, #1
 c002062:	0064      	lsls	r4, r4, #1
 c002064:	4620      	mov	r0, r4
 c002066:	4621      	mov	r1, r4
 c002068:	4622      	mov	r2, r4
 c00206a:	4623      	mov	r3, r4
 c00206c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c002070:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c002074:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c002078:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c00207c:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c002080:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c002084:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c002088:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c00208c:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c002090:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c002094:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c002098:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c00209c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0020a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0020a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0020a8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0020ac:	f7fe f8cc 	bl	c000248 <__gnu_cmse_nonsecure_call>
}
 c0020b0:	bf00      	nop
 c0020b2:	370c      	adds	r7, #12
 c0020b4:	46bd      	mov	sp, r7
 c0020b6:	bd90      	pop	{r4, r7, pc}
 c0020b8:	e002ed00 	.word	0xe002ed00
 c0020bc:	08040000 	.word	0x08040000
 c0020c0:	08040004 	.word	0x08040004

0c0020c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 c0020c4:	b580      	push	{r7, lr}
 c0020c6:	b098      	sub	sp, #96	; 0x60
 c0020c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 c0020ca:	f107 0318 	add.w	r3, r7, #24
 c0020ce:	2248      	movs	r2, #72	; 0x48
 c0020d0:	2100      	movs	r1, #0
 c0020d2:	4618      	mov	r0, r3
 c0020d4:	f005 fc01 	bl	c0078da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 c0020d8:	1d3b      	adds	r3, r7, #4
 c0020da:	2200      	movs	r2, #0
 c0020dc:	601a      	str	r2, [r3, #0]
 c0020de:	605a      	str	r2, [r3, #4]
 c0020e0:	609a      	str	r2, [r3, #8]
 c0020e2:	60da      	str	r2, [r3, #12]
 c0020e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 c0020e6:	2000      	movs	r0, #0
 c0020e8:	f002 fab8 	bl	c00465c <HAL_PWREx_ControlVoltageScaling>
 c0020ec:	4603      	mov	r3, r0
 c0020ee:	2b00      	cmp	r3, #0
 c0020f0:	d001      	beq.n	c0020f6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 c0020f2:	f000 f837 	bl	c002164 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 c0020f6:	2302      	movs	r3, #2
 c0020f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 c0020fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 c0020fe:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 c002100:	2340      	movs	r3, #64	; 0x40
 c002102:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 c002104:	2302      	movs	r3, #2
 c002106:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 c002108:	2302      	movs	r3, #2
 c00210a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 4;
 c00210c:	2304      	movs	r3, #4
 c00210e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 c002110:	2337      	movs	r3, #55	; 0x37
 c002112:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 c002114:	2307      	movs	r3, #7
 c002116:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 c002118:	2302      	movs	r3, #2
 c00211a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 c00211c:	2302      	movs	r3, #2
 c00211e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 c002120:	f107 0318 	add.w	r3, r7, #24
 c002124:	4618      	mov	r0, r3
 c002126:	f002 fb39 	bl	c00479c <HAL_RCC_OscConfig>
 c00212a:	4603      	mov	r3, r0
 c00212c:	2b00      	cmp	r3, #0
 c00212e:	d001      	beq.n	c002134 <SystemClock_Config+0x70>
  {
    Error_Handler();
 c002130:	f000 f818 	bl	c002164 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 c002134:	230f      	movs	r3, #15
 c002136:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 c002138:	2303      	movs	r3, #3
 c00213a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 c00213c:	2300      	movs	r3, #0
 c00213e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 c002140:	2300      	movs	r3, #0
 c002142:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 c002144:	2300      	movs	r3, #0
 c002146:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 c002148:	1d3b      	adds	r3, r7, #4
 c00214a:	2105      	movs	r1, #5
 c00214c:	4618      	mov	r0, r3
 c00214e:	f003 f807 	bl	c005160 <HAL_RCC_ClockConfig>
 c002152:	4603      	mov	r3, r0
 c002154:	2b00      	cmp	r3, #0
 c002156:	d001      	beq.n	c00215c <SystemClock_Config+0x98>
  {
    Error_Handler();
 c002158:	f000 f804 	bl	c002164 <Error_Handler>
  }
}
 c00215c:	bf00      	nop
 c00215e:	3760      	adds	r7, #96	; 0x60
 c002160:	46bd      	mov	sp, r7
 c002162:	bd80      	pop	{r7, pc}

0c002164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 c002164:	b480      	push	{r7}
 c002166:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 c002168:	b672      	cpsid	i
}
 c00216a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 c00216c:	e7fe      	b.n	c00216c <Error_Handler+0x8>
	...

0c002170 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */

CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func){
 c002170:	b580      	push	{r7, lr}
 c002172:	b082      	sub	sp, #8
 c002174:	af00      	add	r7, sp, #0
 c002176:	4603      	mov	r3, r0
 c002178:	6039      	str	r1, [r7, #0]
 c00217a:	71fb      	strb	r3, [r7, #7]
  if(func != NULL)
 c00217c:	683b      	ldr	r3, [r7, #0]
 c00217e:	2b00      	cmp	r3, #0
 c002180:	d017      	beq.n	c0021b2 <__acle_se_SECURE_RegisterCallback+0x42>
  {
    switch(CallbackId)
 c002182:	79fb      	ldrb	r3, [r7, #7]
 c002184:	2b02      	cmp	r3, #2
 c002186:	d00e      	beq.n	c0021a6 <__acle_se_SECURE_RegisterCallback+0x36>
 c002188:	2b02      	cmp	r3, #2
 c00218a:	dc14      	bgt.n	c0021b6 <__acle_se_SECURE_RegisterCallback+0x46>
 c00218c:	2b00      	cmp	r3, #0
 c00218e:	d002      	beq.n	c002196 <__acle_se_SECURE_RegisterCallback+0x26>
 c002190:	2b01      	cmp	r3, #1
 c002192:	d004      	beq.n	c00219e <__acle_se_SECURE_RegisterCallback+0x2e>
      case ATTESTATION_APP_ID:
			pAttestationFunctionCallback = func;
			CFA_ENGINE_register_callback();
			break;
      default:
        break;
 c002194:	e00f      	b.n	c0021b6 <__acle_se_SECURE_RegisterCallback+0x46>
			pSecureFaultCallback = func;
 c002196:	4a25      	ldr	r2, [pc, #148]	; (c00222c <__acle_se_SECURE_RegisterCallback+0xbc>)
 c002198:	683b      	ldr	r3, [r7, #0]
 c00219a:	6013      	str	r3, [r2, #0]
			break;
 c00219c:	e00c      	b.n	c0021b8 <__acle_se_SECURE_RegisterCallback+0x48>
			pSecureErrorCallback = func;
 c00219e:	4a24      	ldr	r2, [pc, #144]	; (c002230 <__acle_se_SECURE_RegisterCallback+0xc0>)
 c0021a0:	683b      	ldr	r3, [r7, #0]
 c0021a2:	6013      	str	r3, [r2, #0]
			break;
 c0021a4:	e008      	b.n	c0021b8 <__acle_se_SECURE_RegisterCallback+0x48>
			pAttestationFunctionCallback = func;
 c0021a6:	4a23      	ldr	r2, [pc, #140]	; (c002234 <__acle_se_SECURE_RegisterCallback+0xc4>)
 c0021a8:	683b      	ldr	r3, [r7, #0]
 c0021aa:	6013      	str	r3, [r2, #0]
			CFA_ENGINE_register_callback();
 c0021ac:	f7ff f8b4 	bl	c001318 <CFA_ENGINE_register_callback>
			break;
 c0021b0:	e002      	b.n	c0021b8 <__acle_se_SECURE_RegisterCallback+0x48>
    }
  }
 c0021b2:	bf00      	nop
 c0021b4:	e000      	b.n	c0021b8 <__acle_se_SECURE_RegisterCallback+0x48>
        break;
 c0021b6:	bf00      	nop
}
 c0021b8:	bf00      	nop
 c0021ba:	3708      	adds	r7, #8
 c0021bc:	46bd      	mov	sp, r7
 c0021be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0021c2:	4670      	mov	r0, lr
 c0021c4:	4671      	mov	r1, lr
 c0021c6:	4672      	mov	r2, lr
 c0021c8:	4673      	mov	r3, lr
 c0021ca:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0021ce:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0021d2:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0021d6:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0021da:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0021de:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0021e2:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0021e6:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0021ea:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0021ee:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0021f2:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0021f6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0021fa:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0021fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c002202:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c002206:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c00220a:	f38e 8c00 	msr	CPSR_fs, lr
 c00220e:	b410      	push	{r4}
 c002210:	eef1 ca10 	vmrs	ip, fpscr
 c002214:	f64f 7460 	movw	r4, #65376	; 0xff60
 c002218:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c00221c:	ea0c 0c04 	and.w	ip, ip, r4
 c002220:	eee1 ca10 	vmsr	fpscr, ip
 c002224:	bc10      	pop	{r4}
 c002226:	46f4      	mov	ip, lr
 c002228:	4774      	bxns	lr
 c00222a:	bf00      	nop
 c00222c:	300022e4 	.word	0x300022e4
 c002230:	300022e8 	.word	0x300022e8
 c002234:	300022ec 	.word	0x300022ec

0c002238 <__acle_se_SECURE_RunCallback>:

CMSE_NS_ENTRY void SECURE_RunCallback(){
 c002238:	b580      	push	{r7, lr}
 c00223a:	af00      	add	r7, sp, #0
	CFA_ENGINE_run_attestation(0x23FA);
 c00223c:	f242 30fa 	movw	r0, #9210	; 0x23fa
 c002240:	f7ff fc1e 	bl	c001a80 <CFA_ENGINE_run_attestation>
	return;
 c002244:	bf00      	nop
}
 c002246:	46bd      	mov	sp, r7
 c002248:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c00224c:	4670      	mov	r0, lr
 c00224e:	4671      	mov	r1, lr
 c002250:	4672      	mov	r2, lr
 c002252:	4673      	mov	r3, lr
 c002254:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c002258:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c00225c:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c002260:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c002264:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c002268:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c00226c:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c002270:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c002274:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c002278:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c00227c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c002280:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c002284:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c002288:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c00228c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c002290:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c002294:	f38e 8c00 	msr	CPSR_fs, lr
 c002298:	b410      	push	{r4}
 c00229a:	eef1 ca10 	vmrs	ip, fpscr
 c00229e:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0022a2:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0022a6:	ea0c 0c04 	and.w	ip, ip, r4
 c0022aa:	eee1 ca10 	vmsr	fpscr, ip
 c0022ae:	bc10      	pop	{r4}
 c0022b0:	46f4      	mov	ip, lr
 c0022b2:	4774      	bxns	lr

0c0022b4 <__acle_se_SECURE_Initialize_CFA_engine>:

CMSE_NS_ENTRY void SECURE_Initialize_CFA_engine(){
 c0022b4:	b580      	push	{r7, lr}
 c0022b6:	af00      	add	r7, sp, #0
	CFA_ENGINE_initialize();
 c0022b8:	f7ff fc8a 	bl	c001bd0 <CFA_ENGINE_initialize>
	return;
 c0022bc:	bf00      	nop
}
 c0022be:	46bd      	mov	sp, r7
 c0022c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0022c4:	4670      	mov	r0, lr
 c0022c6:	4671      	mov	r1, lr
 c0022c8:	4672      	mov	r2, lr
 c0022ca:	4673      	mov	r3, lr
 c0022cc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c0022d0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c0022d4:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c0022d8:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c0022dc:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c0022e0:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c0022e4:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c0022e8:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0022ec:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0022f0:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0022f4:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0022f8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0022fc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c002300:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c002304:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c002308:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c00230c:	f38e 8c00 	msr	CPSR_fs, lr
 c002310:	b410      	push	{r4}
 c002312:	eef1 ca10 	vmrs	ip, fpscr
 c002316:	f64f 7460 	movw	r4, #65376	; 0xff60
 c00231a:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c00231e:	ea0c 0c04 	and.w	ip, ip, r4
 c002322:	eee1 ca10 	vmsr	fpscr, ip
 c002326:	bc10      	pop	{r4}
 c002328:	46f4      	mov	ip, lr
 c00232a:	4774      	bxns	lr

0c00232c <__acle_se_SECURE_Initialize_Attestation>:

CMSE_NS_ENTRY void SECURE_Initialize_Attestation(){
 c00232c:	b580      	push	{r7, lr}
 c00232e:	af00      	add	r7, sp, #0
	CFA_ENGINE_initialize();
 c002330:	f7ff fc4e 	bl	c001bd0 <CFA_ENGINE_initialize>
	return;
 c002334:	bf00      	nop
}
 c002336:	46bd      	mov	sp, r7
 c002338:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c00233c:	4670      	mov	r0, lr
 c00233e:	4671      	mov	r1, lr
 c002340:	4672      	mov	r2, lr
 c002342:	4673      	mov	r3, lr
 c002344:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c002348:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c00234c:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c002350:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c002354:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c002358:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c00235c:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c002360:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c002364:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c002368:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c00236c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c002370:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c002374:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c002378:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c00237c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c002380:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c002384:	f38e 8c00 	msr	CPSR_fs, lr
 c002388:	b410      	push	{r4}
 c00238a:	eef1 ca10 	vmrs	ip, fpscr
 c00238e:	f64f 7460 	movw	r4, #65376	; 0xff60
 c002392:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c002396:	ea0c 0c04 	and.w	ip, ip, r4
 c00239a:	eee1 ca10 	vmsr	fpscr, ip
 c00239e:	bc10      	pop	{r4}
 c0023a0:	46f4      	mov	ip, lr
 c0023a2:	4774      	bxns	lr

0c0023a4 <__acle_se_SECURE_log_ret>:

CMSE_NS_ENTRY __attribute ((naked)) void SECURE_log_ret(){
	__asm__ volatile("push	{r0, r1, r2, r3, r7, r12}");
 c0023a4:	e92d 108f 	stmdb	sp!, {r0, r1, r2, r3, r7, ip}
	__asm__ volatile("sub	sp, sp, #24");
 c0023a8:	b086      	sub	sp, #24
	__asm__ volatile("add	r7, sp, #0");
 c0023aa:	af00      	add	r7, sp, #0
	__asm__ volatile("push	{r7, lr}");
 c0023ac:	b580      	push	{r7, lr}
	__asm__ volatile("sub	sp, sp, #8");
 c0023ae:	b082      	sub	sp, #8
	__asm__ volatile("add	r7, sp, #0");
 c0023b0:	af00      	add	r7, sp, #0

	uint32_t inst_addr;
	asm("mov %0, lr" : "=r"(inst_addr));
 c0023b2:	4673      	mov	r3, lr
 c0023b4:	461c      	mov	r4, r3
	CFA_ENGINE_new_log_entry(inst_addr);
 c0023b6:	4620      	mov	r0, r4
 c0023b8:	f7ff faa8 	bl	c00190c <CFA_ENGINE_new_log_entry>

	__asm__ volatile("nop");
 c0023bc:	bf00      	nop
	__asm__ volatile("adds	r7, r7, #8");
 c0023be:	3708      	adds	r7, #8
	__asm__ volatile("mov	sp, r7");
 c0023c0:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r7, lr}");
 c0023c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	__asm__ volatile("mov	r0, lr");
 c0023c6:	4670      	mov	r0, lr
	__asm__ volatile("mov	r1, lr");
 c0023c8:	4671      	mov	r1, lr
	__asm__ volatile("mov	r2, lr");
 c0023ca:	4672      	mov	r2, lr
	__asm__ volatile("mov	r3, lr");
 c0023cc:	4673      	mov	r3, lr
	__asm__ volatile("vmov.f32	s0, #1.0e+0");
 c0023ce:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s1, #1.0e+0");
 c0023d2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s2, #1.0e+0");
 c0023d6:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s3, #1.0e+0");
 c0023da:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s4, #1.0e+0");
 c0023de:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s5, #1.0e+0");
 c0023e2:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s6, #1.0e+0");
 c0023e6:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s7, #1.0e+0");
 c0023ea:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s8, #1.0e+0");
 c0023ee:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s9, #1.0e+0");
 c0023f2:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s10, #1.0e+0");
 c0023f6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s11, #1.0e+0");
 c0023fa:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s12, #1.0e+0");
 c0023fe:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s13, #1.0e+0");
 c002402:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s14, #1.0e+0");
 c002406:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s15, #1.0e+0");
 c00240a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	__asm__ volatile("msr	APSR_nzcvqg, lr");
 c00240e:	f38e 8c00 	msr	CPSR_fs, lr
	__asm__ volatile("push	{r4}");
 c002412:	b410      	push	{r4}
	__asm__ volatile("vmrs	ip, fpscr");
 c002414:	eef1 ca10 	vmrs	ip, fpscr
	__asm__ volatile("movw	r4, #65376");
 c002418:	f64f 7460 	movw	r4, #65376	; 0xff60
	__asm__ volatile("movt	r4, #4095");
 c00241c:	f6c0 74ff 	movt	r4, #4095	; 0xfff
	__asm__ volatile("and	ip, r4");
 c002420:	ea0c 0c04 	and.w	ip, ip, r4
	__asm__ volatile("vmsr	fpscr, ip");
 c002424:	eee1 ca10 	vmsr	fpscr, ip
	__asm__ volatile("pop	{r4}");
 c002428:	bc10      	pop	{r4}
	__asm__ volatile("mov	ip, lr");
 c00242a:	46f4      	mov	ip, lr
	__asm__ volatile("adds	r7, r7, #24");
 c00242c:	3718      	adds	r7, #24
	__asm__ volatile("mov	sp, r7");
 c00242e:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r0, r1, r2, r3, r7, r12}");
 c002430:	e8bd 108f 	ldmia.w	sp!, {r0, r1, r2, r3, r7, ip}
	__asm__ volatile("bics	lr, #1");
 c002434:	f03e 0e01 	bics.w	lr, lr, #1
	__asm__ volatile("bxns	lr");
 c002438:	4774      	bxns	lr
}
 c00243a:	bf00      	nop

0c00243c <__acle_se_SECURE_log_call>:

CMSE_NS_ENTRY __attribute ((naked)) void SECURE_log_call(uint32_t addr){
	__asm__ volatile("push	{r0, r1, r2, r3, r7, r10}");
 c00243c:	e92d 048f 	stmdb	sp!, {r0, r1, r2, r3, r7, sl}
	__asm__ volatile("sub	sp, sp, #24");
 c002440:	b086      	sub	sp, #24
	__asm__ volatile("add	r7, sp, #0");
 c002442:	af00      	add	r7, sp, #0
	__asm__ volatile("push	{r7, lr}");
 c002444:	b580      	push	{r7, lr}
	__asm__ volatile("sub	sp, sp, #8");
 c002446:	b082      	sub	sp, #8
	__asm__ volatile("add	r7, sp, #0");
 c002448:	af00      	add	r7, sp, #0
	__asm__ volatile("sub	r0, r10, #1");
 c00244a:	f1aa 0001 	sub.w	r0, sl, #1
	__asm__ volatile("bl	CFA_ENGINE_new_log_entry");
 c00244e:	f7ff fa5d 	bl	c00190c <CFA_ENGINE_new_log_entry>
	__asm__ volatile("nop");
 c002452:	bf00      	nop
	__asm__ volatile("adds	r7, r7, #8");
 c002454:	3708      	adds	r7, #8
	__asm__ volatile("mov	sp, r7");
 c002456:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r7, lr}");
 c002458:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	__asm__ volatile("mov	r0, lr");
 c00245c:	4670      	mov	r0, lr
	__asm__ volatile("mov	r1, lr");
 c00245e:	4671      	mov	r1, lr
	__asm__ volatile("mov	r2, lr");
 c002460:	4672      	mov	r2, lr
	__asm__ volatile("mov	r3, lr");
 c002462:	4673      	mov	r3, lr
	__asm__ volatile("vmov.f32	s0, #1.0e+0");
 c002464:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s1, #1.0e+0");
 c002468:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s2, #1.0e+0");
 c00246c:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s3, #1.0e+0");
 c002470:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s4, #1.0e+0");
 c002474:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s5, #1.0e+0");
 c002478:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s6, #1.0e+0");
 c00247c:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s7, #1.0e+0");
 c002480:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s8, #1.0e+0");
 c002484:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s9, #1.0e+0");
 c002488:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s10, #1.0e+0");
 c00248c:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s11, #1.0e+0");
 c002490:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s12, #1.0e+0");
 c002494:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s13, #1.0e+0");
 c002498:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s14, #1.0e+0");
 c00249c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s15, #1.0e+0");
 c0024a0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	__asm__ volatile("msr	APSR_nzcvqg, lr");
 c0024a4:	f38e 8c00 	msr	CPSR_fs, lr
	__asm__ volatile("vmrs	ip, fpscr");
 c0024a8:	eef1 ca10 	vmrs	ip, fpscr
	__asm__ volatile("movw	r4, #65376");
 c0024ac:	f64f 7460 	movw	r4, #65376	; 0xff60
	__asm__ volatile("movt	r4, #4095");
 c0024b0:	f6c0 74ff 	movt	r4, #4095	; 0xfff
	__asm__ volatile("and	ip, r4");
 c0024b4:	ea0c 0c04 	and.w	ip, ip, r4
	__asm__ volatile("vmsr	fpscr, ip");
 c0024b8:	eee1 ca10 	vmsr	fpscr, ip
	__asm__ volatile("mov	ip, lr");
 c0024bc:	46f4      	mov	ip, lr
	__asm__ volatile("adds	r7, r7, #24");
 c0024be:	3718      	adds	r7, #24
	__asm__ volatile("mov	sp, r7");
 c0024c0:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r0, r1, r2, r3, r7, r10}");
 c0024c2:	e8bd 048f 	ldmia.w	sp!, {r0, r1, r2, r3, r7, sl}
	__asm__ volatile("bics	r10, #1");
 c0024c6:	f03a 0a01 	bics.w	sl, sl, #1
	__asm__ volatile("bxns	r10");
 c0024ca:	4754      	bxns	sl
}
 c0024cc:	bf00      	nop

0c0024ce <__acle_se_SECURE_log_cond_br>:


CMSE_NS_ENTRY __attribute ((naked)) void SECURE_log_cond_br(){;
	__asm__ volatile("push	{r0, r1, r2, r3, r7, r12}");
 c0024ce:	e92d 108f 	stmdb	sp!, {r0, r1, r2, r3, r7, ip}
	__asm__ volatile("sub	sp, sp, #24");
 c0024d2:	b086      	sub	sp, #24
	__asm__ volatile("add	r7, sp, #0");
 c0024d4:	af00      	add	r7, sp, #0
	__asm__ volatile("push	{r7, lr}");
 c0024d6:	b580      	push	{r7, lr}
	__asm__ volatile("sub	sp, sp, #8");
 c0024d8:	b082      	sub	sp, #8
	__asm__ volatile("add	r7, sp, #0");
 c0024da:	af00      	add	r7, sp, #0

	uint32_t inst_addr;
	asm("mov %0, lr" : "=r"(inst_addr));
 c0024dc:	4673      	mov	r3, lr
 c0024de:	461c      	mov	r4, r3
	inst_addr -= 4;
 c0024e0:	3c04      	subs	r4, #4
	CFA_ENGINE_new_log_entry(inst_addr);
 c0024e2:	4620      	mov	r0, r4
 c0024e4:	f7ff fa12 	bl	c00190c <CFA_ENGINE_new_log_entry>

	__asm__ volatile("nop");
 c0024e8:	bf00      	nop
	__asm__ volatile("adds	r7, r7, #8");
 c0024ea:	3708      	adds	r7, #8
	__asm__ volatile("mov	sp, r7");
 c0024ec:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r7, lr}");
 c0024ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
	__asm__ volatile("mov	r0, lr");
 c0024f2:	4670      	mov	r0, lr
	__asm__ volatile("mov	r1, lr");
 c0024f4:	4671      	mov	r1, lr
	__asm__ volatile("mov	r2, lr");
 c0024f6:	4672      	mov	r2, lr
	__asm__ volatile("mov	r3, lr");
 c0024f8:	4673      	mov	r3, lr
	__asm__ volatile("vmov.f32	s0, #1.0e+0");
 c0024fa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s1, #1.0e+0");
 c0024fe:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s2, #1.0e+0");
 c002502:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s3, #1.0e+0");
 c002506:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s4, #1.0e+0");
 c00250a:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s5, #1.0e+0");
 c00250e:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s6, #1.0e+0");
 c002512:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s7, #1.0e+0");
 c002516:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s8, #1.0e+0");
 c00251a:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s9, #1.0e+0");
 c00251e:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s10, #1.0e+0");
 c002522:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s11, #1.0e+0");
 c002526:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s12, #1.0e+0");
 c00252a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s13, #1.0e+0");
 c00252e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s14, #1.0e+0");
 c002532:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
	__asm__ volatile("vmov.f32	s15, #1.0e+0");
 c002536:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	__asm__ volatile("msr	APSR_nzcvqg, lr");
 c00253a:	f38e 8c00 	msr	CPSR_fs, lr
	__asm__ volatile("push	{r4}");
 c00253e:	b410      	push	{r4}
	__asm__ volatile("vmrs	ip, fpscr");
 c002540:	eef1 ca10 	vmrs	ip, fpscr
	__asm__ volatile("movw	r4, #65376");
 c002544:	f64f 7460 	movw	r4, #65376	; 0xff60
	__asm__ volatile("movt	r4, #4095");
 c002548:	f6c0 74ff 	movt	r4, #4095	; 0xfff
	__asm__ volatile("and	ip, r4");
 c00254c:	ea0c 0c04 	and.w	ip, ip, r4
	__asm__ volatile("vmsr	fpscr, ip");
 c002550:	eee1 ca10 	vmsr	fpscr, ip
	__asm__ volatile("pop	{r4}");
 c002554:	bc10      	pop	{r4}
	__asm__ volatile("mov	ip, lr");
 c002556:	46f4      	mov	ip, lr
	__asm__ volatile("adds	r7, r7, #24");
 c002558:	3718      	adds	r7, #24
	__asm__ volatile("mov	sp, r7");
 c00255a:	46bd      	mov	sp, r7
	__asm__ volatile("pop	{r0, r1, r2, r3, r7, r12}");
 c00255c:	e8bd 108f 	ldmia.w	sp!, {r0, r1, r2, r3, r7, ip}
	__asm__ volatile("bics	lr, #1");
 c002560:	f03e 0e01 	bics.w	lr, lr, #1
	__asm__ volatile("bxns	lr");
 c002564:	4774      	bxns	lr
}
 c002566:	bf00      	nop

0c002568 <__acle_se_SECURE_run_attestation_wait_mode>:

CMSE_NS_ENTRY void  SECURE_run_attestation_wait_mode(){
 c002568:	b580      	push	{r7, lr}
 c00256a:	af00      	add	r7, sp, #0
	CFA_ENGINE_start();
 c00256c:	f7fe fec8 	bl	c001300 <CFA_ENGINE_start>
	return;
 c002570:	bf00      	nop
};
 c002572:	46bd      	mov	sp, r7
 c002574:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c002578:	4670      	mov	r0, lr
 c00257a:	4671      	mov	r1, lr
 c00257c:	4672      	mov	r2, lr
 c00257e:	4673      	mov	r3, lr
 c002580:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c002584:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c002588:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00258c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c002590:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c002594:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c002598:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00259c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c0025a0:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c0025a4:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c0025a8:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c0025ac:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c0025b0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c0025b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c0025b8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c0025bc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c0025c0:	f38e 8c00 	msr	CPSR_fs, lr
 c0025c4:	b410      	push	{r4}
 c0025c6:	eef1 ca10 	vmrs	ip, fpscr
 c0025ca:	f64f 7460 	movw	r4, #65376	; 0xff60
 c0025ce:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c0025d2:	ea0c 0c04 	and.w	ip, ip, r4
 c0025d6:	eee1 ca10 	vmsr	fpscr, ip
 c0025da:	bc10      	pop	{r4}
 c0025dc:	46f4      	mov	ip, lr
 c0025de:	4774      	bxns	lr

0c0025e0 <__acle_se_SECURE_record_output_data>:

CMSE_NS_ENTRY void SECURE_record_output_data(uint32_t value){
 c0025e0:	b580      	push	{r7, lr}
 c0025e2:	b082      	sub	sp, #8
 c0025e4:	af00      	add	r7, sp, #0
 c0025e6:	6078      	str	r0, [r7, #4]
	record_output_data(value);
 c0025e8:	6878      	ldr	r0, [r7, #4]
 c0025ea:	f7fe fe79 	bl	c0012e0 <record_output_data>
	return;
 c0025ee:	bf00      	nop
};
 c0025f0:	3708      	adds	r7, #8
 c0025f2:	46bd      	mov	sp, r7
 c0025f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0025f8:	4670      	mov	r0, lr
 c0025fa:	4671      	mov	r1, lr
 c0025fc:	4672      	mov	r2, lr
 c0025fe:	4673      	mov	r3, lr
 c002600:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c002604:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c002608:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c00260c:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c002610:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c002614:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c002618:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c00261c:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c002620:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c002624:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c002628:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c00262c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c002630:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c002634:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c002638:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c00263c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c002640:	f38e 8c00 	msr	CPSR_fs, lr
 c002644:	b410      	push	{r4}
 c002646:	eef1 ca10 	vmrs	ip, fpscr
 c00264a:	f64f 7460 	movw	r4, #65376	; 0xff60
 c00264e:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c002652:	ea0c 0c04 	and.w	ip, ip, r4
 c002656:	eee1 ca10 	vmsr	fpscr, ip
 c00265a:	bc10      	pop	{r4}
 c00265c:	46f4      	mov	ip, lr
 c00265e:	4774      	bxns	lr

0c002660 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c002660:	b580      	push	{r7, lr}
 c002662:	b084      	sub	sp, #16
 c002664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c002666:	4b31      	ldr	r3, [pc, #196]	; (c00272c <HAL_MspInit+0xcc>)
 c002668:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c00266a:	4a30      	ldr	r2, [pc, #192]	; (c00272c <HAL_MspInit+0xcc>)
 c00266c:	f043 0301 	orr.w	r3, r3, #1
 c002670:	6613      	str	r3, [r2, #96]	; 0x60
 c002672:	4b2e      	ldr	r3, [pc, #184]	; (c00272c <HAL_MspInit+0xcc>)
 c002674:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c002676:	f003 0301 	and.w	r3, r3, #1
 c00267a:	60fb      	str	r3, [r7, #12]
 c00267c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 c00267e:	4b2b      	ldr	r3, [pc, #172]	; (c00272c <HAL_MspInit+0xcc>)
 c002680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002682:	4a2a      	ldr	r2, [pc, #168]	; (c00272c <HAL_MspInit+0xcc>)
 c002684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c002688:	6593      	str	r3, [r2, #88]	; 0x58
 c00268a:	4b28      	ldr	r3, [pc, #160]	; (c00272c <HAL_MspInit+0xcc>)
 c00268c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c00268e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c002692:	60bb      	str	r3, [r7, #8]
 c002694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c002696:	4b25      	ldr	r3, [pc, #148]	; (c00272c <HAL_MspInit+0xcc>)
 c002698:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c00269a:	4a24      	ldr	r2, [pc, #144]	; (c00272c <HAL_MspInit+0xcc>)
 c00269c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 c0026a0:	6493      	str	r3, [r2, #72]	; 0x48
 c0026a2:	4b22      	ldr	r3, [pc, #136]	; (c00272c <HAL_MspInit+0xcc>)
 c0026a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c0026a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c0026aa:	607b      	str	r3, [r7, #4]
 c0026ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c0026ae:	2200      	movs	r2, #0
 c0026b0:	2100      	movs	r1, #0
 c0026b2:	2008      	movs	r0, #8
 c0026b4:	f000 fd45 	bl	c003142 <HAL_NVIC_SetPriority>
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(GTZC_IRQn);
 c0026b8:	2008      	movs	r0, #8
 c0026ba:	f000 fd5c 	bl	c003176 <HAL_NVIC_EnableIRQ>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 c0026be:	f002 f839 	bl	c004734 <HAL_PWREx_DisableUCPDDeadBattery>

  /** PWR Non-Privilege/Non-Secure Items Configurations
  */
  HAL_PWR_ConfigAttributes(PWR_WKUP1, PWR_NSEC |PWR_NPRIV);
 c0026c2:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0026c6:	2001      	movs	r0, #1
 c0026c8:	f001 ff74 	bl	c0045b4 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP2, PWR_NSEC |PWR_NPRIV);
 c0026cc:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0026d0:	2002      	movs	r0, #2
 c0026d2:	f001 ff6f 	bl	c0045b4 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP3, PWR_NSEC |PWR_NPRIV);
 c0026d6:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0026da:	2004      	movs	r0, #4
 c0026dc:	f001 ff6a 	bl	c0045b4 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP4, PWR_NSEC |PWR_NPRIV);
 c0026e0:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0026e4:	2008      	movs	r0, #8
 c0026e6:	f001 ff65 	bl	c0045b4 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_WKUP5, PWR_NSEC |PWR_NPRIV);
 c0026ea:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0026ee:	2010      	movs	r0, #16
 c0026f0:	f001 ff60 	bl	c0045b4 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_VDM, PWR_NSEC |PWR_NPRIV);
 c0026f4:	f44f 7140 	mov.w	r1, #768	; 0x300
 c0026f8:	f44f 7000 	mov.w	r0, #512	; 0x200
 c0026fc:	f001 ff5a 	bl	c0045b4 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_APC, PWR_NSEC |PWR_NPRIV);
 c002700:	f44f 7140 	mov.w	r1, #768	; 0x300
 c002704:	f44f 6000 	mov.w	r0, #2048	; 0x800
 c002708:	f001 ff54 	bl	c0045b4 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_LPM, PWR_NSEC |PWR_NPRIV);
 c00270c:	f44f 7140 	mov.w	r1, #768	; 0x300
 c002710:	f44f 7080 	mov.w	r0, #256	; 0x100
 c002714:	f001 ff4e 	bl	c0045b4 <HAL_PWR_ConfigAttributes>
  HAL_PWR_ConfigAttributes(PWR_VB, PWR_NSEC |PWR_NPRIV);
 c002718:	f44f 7140 	mov.w	r1, #768	; 0x300
 c00271c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 c002720:	f001 ff48 	bl	c0045b4 <HAL_PWR_ConfigAttributes>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c002724:	bf00      	nop
 c002726:	3710      	adds	r7, #16
 c002728:	46bd      	mov	sp, r7
 c00272a:	bd80      	pop	{r7, pc}
 c00272c:	50021000 	.word	0x50021000

0c002730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 c002730:	b480      	push	{r7}
 c002732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 c002734:	e7fe      	b.n	c002734 <NMI_Handler+0x4>

0c002736 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 c002736:	b480      	push	{r7}
 c002738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c00273a:	e7fe      	b.n	c00273a <HardFault_Handler+0x4>

0c00273c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 c00273c:	b480      	push	{r7}
 c00273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c002740:	e7fe      	b.n	c002740 <MemManage_Handler+0x4>

0c002742 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 c002742:	b480      	push	{r7}
 c002744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c002746:	e7fe      	b.n	c002746 <BusFault_Handler+0x4>

0c002748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 c002748:	b480      	push	{r7}
 c00274a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c00274c:	e7fe      	b.n	c00274c <UsageFault_Handler+0x4>

0c00274e <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
 c00274e:	b480      	push	{r7}
 c002750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */

  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
 c002752:	e7fe      	b.n	c002752 <SecureFault_Handler+0x4>

0c002754 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 c002754:	b480      	push	{r7}
 c002756:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c002758:	bf00      	nop
 c00275a:	46bd      	mov	sp, r7
 c00275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002760:	4770      	bx	lr

0c002762 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 c002762:	b480      	push	{r7}
 c002764:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 c002766:	bf00      	nop
 c002768:	46bd      	mov	sp, r7
 c00276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00276e:	4770      	bx	lr

0c002770 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 c002770:	b480      	push	{r7}
 c002772:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 c002774:	bf00      	nop
 c002776:	46bd      	mov	sp, r7
 c002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00277c:	4770      	bx	lr

0c00277e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 c00277e:	b580      	push	{r7, lr}
 c002780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c002782:	f000 fbe3 	bl	c002f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 c002786:	bf00      	nop
 c002788:	bd80      	pop	{r7, pc}

0c00278a <GTZC_IRQHandler>:

/**
  * @brief This function handles Global TrustZone controller global interrupt.
  */
void GTZC_IRQHandler(void)
{
 c00278a:	b580      	push	{r7, lr}
 c00278c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GTZC_IRQn 0 */

  /* USER CODE END GTZC_IRQn 0 */
  HAL_GTZC_IRQHandler();
 c00278e:	f001 fa41 	bl	c003c14 <HAL_GTZC_IRQHandler>
  /* USER CODE BEGIN GTZC_IRQn 1 */

  /* USER CODE END GTZC_IRQn 1 */
}
 c002792:	bf00      	nop
 c002794:	bd80      	pop	{r7, pc}
	...

0c002798 <TIM3_IRQHandler>:
  * @brief This function handles TIM3 global interrupt.
  */

#include "cfa_engine.h"
void TIM3_IRQHandler(void)
{
 c002798:	b580      	push	{r7, lr}
 c00279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	CFA_time_interrupt_handler();
 c00279c:	f7fe ff06 	bl	c0015ac <CFA_time_interrupt_handler>

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 c0027a0:	4802      	ldr	r0, [pc, #8]	; (c0027ac <TIM3_IRQHandler+0x14>)
 c0027a2:	f003 fd4d 	bl	c006240 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 c0027a6:	bf00      	nop
 c0027a8:	bd80      	pop	{r7, pc}
 c0027aa:	bf00      	nop
 c0027ac:	300022f0 	.word	0x300022f0

0c0027b0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 c0027b0:	b580      	push	{r7, lr}
 c0027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 c0027b4:	4802      	ldr	r0, [pc, #8]	; (c0027c0 <TIM4_IRQHandler+0x10>)
 c0027b6:	f003 fd43 	bl	c006240 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 c0027ba:	bf00      	nop
 c0027bc:	bd80      	pop	{r7, pc}
 c0027be:	bf00      	nop
 c0027c0:	3000233c 	.word	0x3000233c

0c0027c4 <TZ_SAU_Setup>:
{
 c0027c4:	b480      	push	{r7}
 c0027c6:	af00      	add	r7, sp, #0
    SAU_INIT_REGION(0);
 c0027c8:	4b34      	ldr	r3, [pc, #208]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027ca:	2200      	movs	r2, #0
 c0027cc:	609a      	str	r2, [r3, #8]
 c0027ce:	4b33      	ldr	r3, [pc, #204]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027d0:	4a33      	ldr	r2, [pc, #204]	; (c0028a0 <TZ_SAU_Setup+0xdc>)
 c0027d2:	60da      	str	r2, [r3, #12]
 c0027d4:	4b31      	ldr	r3, [pc, #196]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027d6:	4a33      	ldr	r2, [pc, #204]	; (c0028a4 <TZ_SAU_Setup+0xe0>)
 c0027d8:	611a      	str	r2, [r3, #16]
    SAU_INIT_REGION(1);
 c0027da:	4b30      	ldr	r3, [pc, #192]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027dc:	2201      	movs	r2, #1
 c0027de:	609a      	str	r2, [r3, #8]
 c0027e0:	4b2e      	ldr	r3, [pc, #184]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027e2:	4a31      	ldr	r2, [pc, #196]	; (c0028a8 <TZ_SAU_Setup+0xe4>)
 c0027e4:	60da      	str	r2, [r3, #12]
 c0027e6:	4b2d      	ldr	r3, [pc, #180]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027e8:	4a30      	ldr	r2, [pc, #192]	; (c0028ac <TZ_SAU_Setup+0xe8>)
 c0027ea:	611a      	str	r2, [r3, #16]
    SAU_INIT_REGION(2);
 c0027ec:	4b2b      	ldr	r3, [pc, #172]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027ee:	2202      	movs	r2, #2
 c0027f0:	609a      	str	r2, [r3, #8]
 c0027f2:	4b2a      	ldr	r3, [pc, #168]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027f4:	4a2e      	ldr	r2, [pc, #184]	; (c0028b0 <TZ_SAU_Setup+0xec>)
 c0027f6:	60da      	str	r2, [r3, #12]
 c0027f8:	4b28      	ldr	r3, [pc, #160]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c0027fa:	4a2e      	ldr	r2, [pc, #184]	; (c0028b4 <TZ_SAU_Setup+0xf0>)
 c0027fc:	611a      	str	r2, [r3, #16]
    SAU_INIT_REGION(3);
 c0027fe:	4b27      	ldr	r3, [pc, #156]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c002800:	2203      	movs	r2, #3
 c002802:	609a      	str	r2, [r3, #8]
 c002804:	4b25      	ldr	r3, [pc, #148]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c002806:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 c00280a:	60da      	str	r2, [r3, #12]
 c00280c:	4b23      	ldr	r3, [pc, #140]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c00280e:	4a2a      	ldr	r2, [pc, #168]	; (c0028b8 <TZ_SAU_Setup+0xf4>)
 c002810:	611a      	str	r2, [r3, #16]
    SAU_INIT_REGION(4);
 c002812:	4b22      	ldr	r3, [pc, #136]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c002814:	2204      	movs	r2, #4
 c002816:	609a      	str	r2, [r3, #8]
 c002818:	4b20      	ldr	r3, [pc, #128]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c00281a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 c00281e:	60da      	str	r2, [r3, #12]
 c002820:	4b1e      	ldr	r3, [pc, #120]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c002822:	4a26      	ldr	r2, [pc, #152]	; (c0028bc <TZ_SAU_Setup+0xf8>)
 c002824:	611a      	str	r2, [r3, #16]
    SAU_INIT_REGION(5);
 c002826:	4b1d      	ldr	r3, [pc, #116]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c002828:	2205      	movs	r2, #5
 c00282a:	609a      	str	r2, [r3, #8]
 c00282c:	4b1b      	ldr	r3, [pc, #108]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c00282e:	4a24      	ldr	r2, [pc, #144]	; (c0028c0 <TZ_SAU_Setup+0xfc>)
 c002830:	60da      	str	r2, [r3, #12]
 c002832:	4b1a      	ldr	r3, [pc, #104]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c002834:	4a23      	ldr	r2, [pc, #140]	; (c0028c4 <TZ_SAU_Setup+0x100>)
 c002836:	611a      	str	r2, [r3, #16]
    SAU_INIT_REGION(6);
 c002838:	4b18      	ldr	r3, [pc, #96]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c00283a:	2206      	movs	r2, #6
 c00283c:	609a      	str	r2, [r3, #8]
 c00283e:	4b17      	ldr	r3, [pc, #92]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c002840:	4a21      	ldr	r2, [pc, #132]	; (c0028c8 <TZ_SAU_Setup+0x104>)
 c002842:	60da      	str	r2, [r3, #12]
 c002844:	4b15      	ldr	r3, [pc, #84]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c002846:	4a21      	ldr	r2, [pc, #132]	; (c0028cc <TZ_SAU_Setup+0x108>)
 c002848:	611a      	str	r2, [r3, #16]
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c00284a:	4b14      	ldr	r3, [pc, #80]	; (c00289c <TZ_SAU_Setup+0xd8>)
 c00284c:	2201      	movs	r2, #1
 c00284e:	601a      	str	r2, [r3, #0]
    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c002850:	4b1f      	ldr	r3, [pc, #124]	; (c0028d0 <TZ_SAU_Setup+0x10c>)
 c002852:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c002856:	4a1e      	ldr	r2, [pc, #120]	; (c0028d0 <TZ_SAU_Setup+0x10c>)
 c002858:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 c00285c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002860:	4b1c      	ldr	r3, [pc, #112]	; (c0028d4 <TZ_SAU_Setup+0x110>)
 c002862:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c002864:	f023 53e0 	bic.w	r3, r3, #469762048	; 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002868:	4a1a      	ldr	r2, [pc, #104]	; (c0028d4 <TZ_SAU_Setup+0x110>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c00286a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c00286e:	6053      	str	r3, [r2, #4]
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c002870:	4b19      	ldr	r3, [pc, #100]	; (c0028d8 <TZ_SAU_Setup+0x114>)
 c002872:	2200      	movs	r2, #0
 c002874:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c002878:	4b17      	ldr	r3, [pc, #92]	; (c0028d8 <TZ_SAU_Setup+0x114>)
 c00287a:	2200      	movs	r2, #0
 c00287c:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c002880:	4b15      	ldr	r3, [pc, #84]	; (c0028d8 <TZ_SAU_Setup+0x114>)
 c002882:	2200      	movs	r2, #0
 c002884:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c002888:	4b13      	ldr	r3, [pc, #76]	; (c0028d8 <TZ_SAU_Setup+0x114>)
 c00288a:	2200      	movs	r2, #0
 c00288c:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
}
 c002890:	bf00      	nop
 c002892:	46bd      	mov	sp, r7
 c002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002898:	4770      	bx	lr
 c00289a:	bf00      	nop
 c00289c:	e000edd0 	.word	0xe000edd0
 c0028a0:	0c03e000 	.word	0x0c03e000
 c0028a4:	0c03ffe3 	.word	0x0c03ffe3
 c0028a8:	08040000 	.word	0x08040000
 c0028ac:	0807ffe1 	.word	0x0807ffe1
 c0028b0:	20018000 	.word	0x20018000
 c0028b4:	2003ffe1 	.word	0x2003ffe1
 c0028b8:	4fffffe1 	.word	0x4fffffe1
 c0028bc:	9fffffe1 	.word	0x9fffffe1
 c0028c0:	0bf90000 	.word	0x0bf90000
 c0028c4:	0bfa8fe1 	.word	0x0bfa8fe1
 c0028c8:	e002ed80 	.word	0xe002ed80
 c0028cc:	e002edc3 	.word	0xe002edc3
 c0028d0:	e000ed00 	.word	0xe000ed00
 c0028d4:	e000ef30 	.word	0xe000ef30
 c0028d8:	e000e100 	.word	0xe000e100

0c0028dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c0028dc:	b580      	push	{r7, lr}
 c0028de:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
  TZ_SAU_Setup();
 c0028e0:	f7ff ff70 	bl	c0027c4 <TZ_SAU_Setup>
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c0028e4:	4b08      	ldr	r3, [pc, #32]	; (c002908 <SystemInit+0x2c>)
 c0028e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0028ea:	4a07      	ldr	r2, [pc, #28]	; (c002908 <SystemInit+0x2c>)
 c0028ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c0028f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c0028f4:	4b05      	ldr	r3, [pc, #20]	; (c00290c <SystemInit+0x30>)
 c0028f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0028fa:	4a04      	ldr	r2, [pc, #16]	; (c00290c <SystemInit+0x30>)
 c0028fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 c002900:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 c002904:	bf00      	nop
 c002906:	bd80      	pop	{r7, pc}
 c002908:	e000ed00 	.word	0xe000ed00
 c00290c:	e002ed00 	.word	0xe002ed00

0c002910 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 c002910:	b480      	push	{r7}
 c002912:	b087      	sub	sp, #28
 c002914:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c002916:	4b4f      	ldr	r3, [pc, #316]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c002918:	681b      	ldr	r3, [r3, #0]
 c00291a:	f003 0308 	and.w	r3, r3, #8
 c00291e:	2b00      	cmp	r3, #0
 c002920:	d107      	bne.n	c002932 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c002922:	4b4c      	ldr	r3, [pc, #304]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c002924:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c002928:	0a1b      	lsrs	r3, r3, #8
 c00292a:	f003 030f 	and.w	r3, r3, #15
 c00292e:	617b      	str	r3, [r7, #20]
 c002930:	e005      	b.n	c00293e <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c002932:	4b48      	ldr	r3, [pc, #288]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c002934:	681b      	ldr	r3, [r3, #0]
 c002936:	091b      	lsrs	r3, r3, #4
 c002938:	f003 030f 	and.w	r3, r3, #15
 c00293c:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c00293e:	4a46      	ldr	r2, [pc, #280]	; (c002a58 <SystemCoreClockUpdate+0x148>)
 c002940:	697b      	ldr	r3, [r7, #20]
 c002942:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c002946:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c002948:	4b42      	ldr	r3, [pc, #264]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c00294a:	689b      	ldr	r3, [r3, #8]
 c00294c:	f003 030c 	and.w	r3, r3, #12
 c002950:	2b0c      	cmp	r3, #12
 c002952:	d866      	bhi.n	c002a22 <SystemCoreClockUpdate+0x112>
 c002954:	a201      	add	r2, pc, #4	; (adr r2, c00295c <SystemCoreClockUpdate+0x4c>)
 c002956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c00295a:	bf00      	nop
 c00295c:	0c002991 	.word	0x0c002991
 c002960:	0c002a23 	.word	0x0c002a23
 c002964:	0c002a23 	.word	0x0c002a23
 c002968:	0c002a23 	.word	0x0c002a23
 c00296c:	0c002999 	.word	0x0c002999
 c002970:	0c002a23 	.word	0x0c002a23
 c002974:	0c002a23 	.word	0x0c002a23
 c002978:	0c002a23 	.word	0x0c002a23
 c00297c:	0c0029a1 	.word	0x0c0029a1
 c002980:	0c002a23 	.word	0x0c002a23
 c002984:	0c002a23 	.word	0x0c002a23
 c002988:	0c002a23 	.word	0x0c002a23
 c00298c:	0c0029a9 	.word	0x0c0029a9
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 c002990:	4a32      	ldr	r2, [pc, #200]	; (c002a5c <SystemCoreClockUpdate+0x14c>)
 c002992:	697b      	ldr	r3, [r7, #20]
 c002994:	6013      	str	r3, [r2, #0]
      break;
 c002996:	e048      	b.n	c002a2a <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 c002998:	4b30      	ldr	r3, [pc, #192]	; (c002a5c <SystemCoreClockUpdate+0x14c>)
 c00299a:	4a31      	ldr	r2, [pc, #196]	; (c002a60 <SystemCoreClockUpdate+0x150>)
 c00299c:	601a      	str	r2, [r3, #0]
      break;
 c00299e:	e044      	b.n	c002a2a <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 c0029a0:	4b2e      	ldr	r3, [pc, #184]	; (c002a5c <SystemCoreClockUpdate+0x14c>)
 c0029a2:	4a2f      	ldr	r2, [pc, #188]	; (c002a60 <SystemCoreClockUpdate+0x150>)
 c0029a4:	601a      	str	r2, [r3, #0]
      break;
 c0029a6:	e040      	b.n	c002a2a <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0029a8:	4b2a      	ldr	r3, [pc, #168]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c0029aa:	68db      	ldr	r3, [r3, #12]
 c0029ac:	f003 0303 	and.w	r3, r3, #3
 c0029b0:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c0029b2:	4b28      	ldr	r3, [pc, #160]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c0029b4:	68db      	ldr	r3, [r3, #12]
 c0029b6:	091b      	lsrs	r3, r3, #4
 c0029b8:	f003 030f 	and.w	r3, r3, #15
 c0029bc:	3301      	adds	r3, #1
 c0029be:	60bb      	str	r3, [r7, #8]
 c0029c0:	68fb      	ldr	r3, [r7, #12]
 c0029c2:	2b02      	cmp	r3, #2
 c0029c4:	d003      	beq.n	c0029ce <SystemCoreClockUpdate+0xbe>
 c0029c6:	68fb      	ldr	r3, [r7, #12]
 c0029c8:	2b03      	cmp	r3, #3
 c0029ca:	d006      	beq.n	c0029da <SystemCoreClockUpdate+0xca>
 c0029cc:	e00b      	b.n	c0029e6 <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 c0029ce:	4a24      	ldr	r2, [pc, #144]	; (c002a60 <SystemCoreClockUpdate+0x150>)
 c0029d0:	68bb      	ldr	r3, [r7, #8]
 c0029d2:	fbb2 f3f3 	udiv	r3, r2, r3
 c0029d6:	613b      	str	r3, [r7, #16]
          break;
 c0029d8:	e00b      	b.n	c0029f2 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 c0029da:	4a21      	ldr	r2, [pc, #132]	; (c002a60 <SystemCoreClockUpdate+0x150>)
 c0029dc:	68bb      	ldr	r3, [r7, #8]
 c0029de:	fbb2 f3f3 	udiv	r3, r2, r3
 c0029e2:	613b      	str	r3, [r7, #16]
          break;
 c0029e4:	e005      	b.n	c0029f2 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 c0029e6:	697a      	ldr	r2, [r7, #20]
 c0029e8:	68bb      	ldr	r3, [r7, #8]
 c0029ea:	fbb2 f3f3 	udiv	r3, r2, r3
 c0029ee:	613b      	str	r3, [r7, #16]
          break;
 c0029f0:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c0029f2:	4b18      	ldr	r3, [pc, #96]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c0029f4:	68db      	ldr	r3, [r3, #12]
 c0029f6:	0a1b      	lsrs	r3, r3, #8
 c0029f8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 c0029fc:	693b      	ldr	r3, [r7, #16]
 c0029fe:	fb02 f303 	mul.w	r3, r2, r3
 c002a02:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c002a04:	4b13      	ldr	r3, [pc, #76]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c002a06:	68db      	ldr	r3, [r3, #12]
 c002a08:	0e5b      	lsrs	r3, r3, #25
 c002a0a:	f003 0303 	and.w	r3, r3, #3
 c002a0e:	3301      	adds	r3, #1
 c002a10:	005b      	lsls	r3, r3, #1
 c002a12:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 c002a14:	693a      	ldr	r2, [r7, #16]
 c002a16:	687b      	ldr	r3, [r7, #4]
 c002a18:	fbb2 f3f3 	udiv	r3, r2, r3
 c002a1c:	4a0f      	ldr	r2, [pc, #60]	; (c002a5c <SystemCoreClockUpdate+0x14c>)
 c002a1e:	6013      	str	r3, [r2, #0]
      break;
 c002a20:	e003      	b.n	c002a2a <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 c002a22:	4a0e      	ldr	r2, [pc, #56]	; (c002a5c <SystemCoreClockUpdate+0x14c>)
 c002a24:	697b      	ldr	r3, [r7, #20]
 c002a26:	6013      	str	r3, [r2, #0]
      break;
 c002a28:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c002a2a:	4b0a      	ldr	r3, [pc, #40]	; (c002a54 <SystemCoreClockUpdate+0x144>)
 c002a2c:	689b      	ldr	r3, [r3, #8]
 c002a2e:	091b      	lsrs	r3, r3, #4
 c002a30:	f003 030f 	and.w	r3, r3, #15
 c002a34:	4a0b      	ldr	r2, [pc, #44]	; (c002a64 <SystemCoreClockUpdate+0x154>)
 c002a36:	5cd3      	ldrb	r3, [r2, r3]
 c002a38:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c002a3a:	4b08      	ldr	r3, [pc, #32]	; (c002a5c <SystemCoreClockUpdate+0x14c>)
 c002a3c:	681a      	ldr	r2, [r3, #0]
 c002a3e:	683b      	ldr	r3, [r7, #0]
 c002a40:	fa22 f303 	lsr.w	r3, r2, r3
 c002a44:	4a05      	ldr	r2, [pc, #20]	; (c002a5c <SystemCoreClockUpdate+0x14c>)
 c002a46:	6013      	str	r3, [r2, #0]
}
 c002a48:	bf00      	nop
 c002a4a:	371c      	adds	r7, #28
 c002a4c:	46bd      	mov	sp, r7
 c002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002a52:	4770      	bx	lr
 c002a54:	50021000 	.word	0x50021000
 c002a58:	0c00794c 	.word	0x0c00794c
 c002a5c:	30000028 	.word	0x30000028
 c002a60:	00f42400 	.word	0x00f42400
 c002a64:	0c007934 	.word	0x0c007934

0c002a68 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c002a68:	b580      	push	{r7, lr}
 c002a6a:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
 c002a6c:	f7ff ff50 	bl	c002910 <SystemCoreClockUpdate>
  
  return SystemCoreClock;
 c002a70:	4b1c      	ldr	r3, [pc, #112]	; (c002ae4 <__acle_se_SECURE_SystemCoreClockUpdate+0x7c>)
 c002a72:	681b      	ldr	r3, [r3, #0]
}
 c002a74:	4618      	mov	r0, r3
 c002a76:	46bd      	mov	sp, r7
 c002a78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c002a7c:	4671      	mov	r1, lr
 c002a7e:	4672      	mov	r2, lr
 c002a80:	4673      	mov	r3, lr
 c002a82:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 c002a86:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 c002a8a:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 c002a8e:	eef7 1a00 	vmov.f32	s3, #112	; 0x3f800000  1.0
 c002a92:	eeb7 2a00 	vmov.f32	s4, #112	; 0x3f800000  1.0
 c002a96:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 c002a9a:	eeb7 3a00 	vmov.f32	s6, #112	; 0x3f800000  1.0
 c002a9e:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
 c002aa2:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 c002aa6:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 c002aaa:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 c002aae:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 c002ab2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 c002ab6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 c002aba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 c002abe:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 c002ac2:	f38e 8c00 	msr	CPSR_fs, lr
 c002ac6:	b410      	push	{r4}
 c002ac8:	eef1 ca10 	vmrs	ip, fpscr
 c002acc:	f64f 7460 	movw	r4, #65376	; 0xff60
 c002ad0:	f6c0 74ff 	movt	r4, #4095	; 0xfff
 c002ad4:	ea0c 0c04 	and.w	ip, ip, r4
 c002ad8:	eee1 ca10 	vmsr	fpscr, ip
 c002adc:	bc10      	pop	{r4}
 c002ade:	46f4      	mov	ip, lr
 c002ae0:	4774      	bxns	lr
 c002ae2:	bf00      	nop
 c002ae4:	30000028 	.word	0x30000028

0c002ae8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 c002ae8:	b580      	push	{r7, lr}
 c002aea:	b088      	sub	sp, #32
 c002aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c002aee:	f107 0310 	add.w	r3, r7, #16
 c002af2:	2200      	movs	r2, #0
 c002af4:	601a      	str	r2, [r3, #0]
 c002af6:	605a      	str	r2, [r3, #4]
 c002af8:	609a      	str	r2, [r3, #8]
 c002afa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 c002afc:	1d3b      	adds	r3, r7, #4
 c002afe:	2200      	movs	r2, #0
 c002b00:	601a      	str	r2, [r3, #0]
 c002b02:	605a      	str	r2, [r3, #4]
 c002b04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 c002b06:	4b1d      	ldr	r3, [pc, #116]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b08:	4a1d      	ldr	r2, [pc, #116]	; (c002b80 <MX_TIM3_Init+0x98>)
 c002b0a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 c002b0c:	4b1b      	ldr	r3, [pc, #108]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b0e:	2200      	movs	r2, #0
 c002b10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 c002b12:	4b1a      	ldr	r3, [pc, #104]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b14:	2200      	movs	r2, #0
 c002b16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 c002b18:	4b18      	ldr	r3, [pc, #96]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 c002b1e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 c002b20:	4b16      	ldr	r3, [pc, #88]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b22:	2200      	movs	r2, #0
 c002b24:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 c002b26:	4b15      	ldr	r3, [pc, #84]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b28:	2200      	movs	r2, #0
 c002b2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 c002b2c:	4813      	ldr	r0, [pc, #76]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b2e:	f003 fb09 	bl	c006144 <HAL_TIM_Base_Init>
 c002b32:	4603      	mov	r3, r0
 c002b34:	2b00      	cmp	r3, #0
 c002b36:	d001      	beq.n	c002b3c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 c002b38:	f7ff fb14 	bl	c002164 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 c002b3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 c002b40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 c002b42:	f107 0310 	add.w	r3, r7, #16
 c002b46:	4619      	mov	r1, r3
 c002b48:	480c      	ldr	r0, [pc, #48]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b4a:	f003 fc98 	bl	c00647e <HAL_TIM_ConfigClockSource>
 c002b4e:	4603      	mov	r3, r0
 c002b50:	2b00      	cmp	r3, #0
 c002b52:	d001      	beq.n	c002b58 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 c002b54:	f7ff fb06 	bl	c002164 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 c002b58:	2300      	movs	r3, #0
 c002b5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 c002b5c:	2300      	movs	r3, #0
 c002b5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 c002b60:	1d3b      	adds	r3, r7, #4
 c002b62:	4619      	mov	r1, r3
 c002b64:	4805      	ldr	r0, [pc, #20]	; (c002b7c <MX_TIM3_Init+0x94>)
 c002b66:	f003 feb9 	bl	c0068dc <HAL_TIMEx_MasterConfigSynchronization>
 c002b6a:	4603      	mov	r3, r0
 c002b6c:	2b00      	cmp	r3, #0
 c002b6e:	d001      	beq.n	c002b74 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 c002b70:	f7ff faf8 	bl	c002164 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 c002b74:	bf00      	nop
 c002b76:	3720      	adds	r7, #32
 c002b78:	46bd      	mov	sp, r7
 c002b7a:	bd80      	pop	{r7, pc}
 c002b7c:	300022f0 	.word	0x300022f0
 c002b80:	50000400 	.word	0x50000400

0c002b84 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 c002b84:	b580      	push	{r7, lr}
 c002b86:	b088      	sub	sp, #32
 c002b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 c002b8a:	f107 0310 	add.w	r3, r7, #16
 c002b8e:	2200      	movs	r2, #0
 c002b90:	601a      	str	r2, [r3, #0]
 c002b92:	605a      	str	r2, [r3, #4]
 c002b94:	609a      	str	r2, [r3, #8]
 c002b96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 c002b98:	1d3b      	adds	r3, r7, #4
 c002b9a:	2200      	movs	r2, #0
 c002b9c:	601a      	str	r2, [r3, #0]
 c002b9e:	605a      	str	r2, [r3, #4]
 c002ba0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 c002ba2:	4b1d      	ldr	r3, [pc, #116]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002ba4:	4a1d      	ldr	r2, [pc, #116]	; (c002c1c <MX_TIM4_Init+0x98>)
 c002ba6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 c002ba8:	4b1b      	ldr	r3, [pc, #108]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002baa:	2200      	movs	r2, #0
 c002bac:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 c002bae:	4b1a      	ldr	r3, [pc, #104]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002bb0:	2200      	movs	r2, #0
 c002bb2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 c002bb4:	4b18      	ldr	r3, [pc, #96]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002bb6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 c002bba:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 c002bbc:	4b16      	ldr	r3, [pc, #88]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002bbe:	2200      	movs	r2, #0
 c002bc0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 c002bc2:	4b15      	ldr	r3, [pc, #84]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002bc4:	2200      	movs	r2, #0
 c002bc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 c002bc8:	4813      	ldr	r0, [pc, #76]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002bca:	f003 fabb 	bl	c006144 <HAL_TIM_Base_Init>
 c002bce:	4603      	mov	r3, r0
 c002bd0:	2b00      	cmp	r3, #0
 c002bd2:	d001      	beq.n	c002bd8 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 c002bd4:	f7ff fac6 	bl	c002164 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 c002bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 c002bdc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 c002bde:	f107 0310 	add.w	r3, r7, #16
 c002be2:	4619      	mov	r1, r3
 c002be4:	480c      	ldr	r0, [pc, #48]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002be6:	f003 fc4a 	bl	c00647e <HAL_TIM_ConfigClockSource>
 c002bea:	4603      	mov	r3, r0
 c002bec:	2b00      	cmp	r3, #0
 c002bee:	d001      	beq.n	c002bf4 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 c002bf0:	f7ff fab8 	bl	c002164 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 c002bf4:	2300      	movs	r3, #0
 c002bf6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 c002bf8:	2300      	movs	r3, #0
 c002bfa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 c002bfc:	1d3b      	adds	r3, r7, #4
 c002bfe:	4619      	mov	r1, r3
 c002c00:	4805      	ldr	r0, [pc, #20]	; (c002c18 <MX_TIM4_Init+0x94>)
 c002c02:	f003 fe6b 	bl	c0068dc <HAL_TIMEx_MasterConfigSynchronization>
 c002c06:	4603      	mov	r3, r0
 c002c08:	2b00      	cmp	r3, #0
 c002c0a:	d001      	beq.n	c002c10 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 c002c0c:	f7ff faaa 	bl	c002164 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 c002c10:	bf00      	nop
 c002c12:	3720      	adds	r7, #32
 c002c14:	46bd      	mov	sp, r7
 c002c16:	bd80      	pop	{r7, pc}
 c002c18:	3000233c 	.word	0x3000233c
 c002c1c:	50000800 	.word	0x50000800

0c002c20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 c002c20:	b580      	push	{r7, lr}
 c002c22:	b084      	sub	sp, #16
 c002c24:	af00      	add	r7, sp, #0
 c002c26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 c002c28:	687b      	ldr	r3, [r7, #4]
 c002c2a:	681b      	ldr	r3, [r3, #0]
 c002c2c:	4a1a      	ldr	r2, [pc, #104]	; (c002c98 <HAL_TIM_Base_MspInit+0x78>)
 c002c2e:	4293      	cmp	r3, r2
 c002c30:	d114      	bne.n	c002c5c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 c002c32:	4b1a      	ldr	r3, [pc, #104]	; (c002c9c <HAL_TIM_Base_MspInit+0x7c>)
 c002c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002c36:	4a19      	ldr	r2, [pc, #100]	; (c002c9c <HAL_TIM_Base_MspInit+0x7c>)
 c002c38:	f043 0302 	orr.w	r3, r3, #2
 c002c3c:	6593      	str	r3, [r2, #88]	; 0x58
 c002c3e:	4b17      	ldr	r3, [pc, #92]	; (c002c9c <HAL_TIM_Base_MspInit+0x7c>)
 c002c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002c42:	f003 0302 	and.w	r3, r3, #2
 c002c46:	60fb      	str	r3, [r7, #12]
 c002c48:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 c002c4a:	2200      	movs	r2, #0
 c002c4c:	2100      	movs	r1, #0
 c002c4e:	202e      	movs	r0, #46	; 0x2e
 c002c50:	f000 fa77 	bl	c003142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 c002c54:	202e      	movs	r0, #46	; 0x2e
 c002c56:	f000 fa8e 	bl	c003176 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 c002c5a:	e018      	b.n	c002c8e <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM4)
 c002c5c:	687b      	ldr	r3, [r7, #4]
 c002c5e:	681b      	ldr	r3, [r3, #0]
 c002c60:	4a0f      	ldr	r2, [pc, #60]	; (c002ca0 <HAL_TIM_Base_MspInit+0x80>)
 c002c62:	4293      	cmp	r3, r2
 c002c64:	d113      	bne.n	c002c8e <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 c002c66:	4b0d      	ldr	r3, [pc, #52]	; (c002c9c <HAL_TIM_Base_MspInit+0x7c>)
 c002c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002c6a:	4a0c      	ldr	r2, [pc, #48]	; (c002c9c <HAL_TIM_Base_MspInit+0x7c>)
 c002c6c:	f043 0304 	orr.w	r3, r3, #4
 c002c70:	6593      	str	r3, [r2, #88]	; 0x58
 c002c72:	4b0a      	ldr	r3, [pc, #40]	; (c002c9c <HAL_TIM_Base_MspInit+0x7c>)
 c002c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c002c76:	f003 0304 	and.w	r3, r3, #4
 c002c7a:	60bb      	str	r3, [r7, #8]
 c002c7c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 c002c7e:	2200      	movs	r2, #0
 c002c80:	2100      	movs	r1, #0
 c002c82:	202f      	movs	r0, #47	; 0x2f
 c002c84:	f000 fa5d 	bl	c003142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 c002c88:	202f      	movs	r0, #47	; 0x2f
 c002c8a:	f000 fa74 	bl	c003176 <HAL_NVIC_EnableIRQ>
}
 c002c8e:	bf00      	nop
 c002c90:	3710      	adds	r7, #16
 c002c92:	46bd      	mov	sp, r7
 c002c94:	bd80      	pop	{r7, pc}
 c002c96:	bf00      	nop
 c002c98:	50000400 	.word	0x50000400
 c002c9c:	50021000 	.word	0x50021000
 c002ca0:	50000800 	.word	0x50000800

0c002ca4 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 c002ca4:	b580      	push	{r7, lr}
 c002ca6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 c002ca8:	4b22      	ldr	r3, [pc, #136]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002caa:	4a23      	ldr	r2, [pc, #140]	; (c002d38 <MX_LPUART1_UART_Init+0x94>)
 c002cac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 921600;
 c002cae:	4b21      	ldr	r3, [pc, #132]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cb0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 c002cb4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 c002cb6:	4b1f      	ldr	r3, [pc, #124]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cb8:	2200      	movs	r2, #0
 c002cba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 c002cbc:	4b1d      	ldr	r3, [pc, #116]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cbe:	2200      	movs	r2, #0
 c002cc0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 c002cc2:	4b1c      	ldr	r3, [pc, #112]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cc4:	2200      	movs	r2, #0
 c002cc6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 c002cc8:	4b1a      	ldr	r3, [pc, #104]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cca:	220c      	movs	r2, #12
 c002ccc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 c002cce:	4b19      	ldr	r3, [pc, #100]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cd0:	2200      	movs	r2, #0
 c002cd2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c002cd4:	4b17      	ldr	r3, [pc, #92]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cd6:	2200      	movs	r2, #0
 c002cd8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 c002cda:	4b16      	ldr	r3, [pc, #88]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cdc:	2200      	movs	r2, #0
 c002cde:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 c002ce0:	4b14      	ldr	r3, [pc, #80]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002ce2:	2200      	movs	r2, #0
 c002ce4:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 c002ce6:	4b13      	ldr	r3, [pc, #76]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002ce8:	2200      	movs	r2, #0
 c002cea:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 c002cec:	4811      	ldr	r0, [pc, #68]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002cee:	f003 fe9b 	bl	c006a28 <HAL_UART_Init>
 c002cf2:	4603      	mov	r3, r0
 c002cf4:	2b00      	cmp	r3, #0
 c002cf6:	d001      	beq.n	c002cfc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 c002cf8:	f7ff fa34 	bl	c002164 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 c002cfc:	2100      	movs	r1, #0
 c002cfe:	480d      	ldr	r0, [pc, #52]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002d00:	f004 fcf0 	bl	c0076e4 <HAL_UARTEx_SetTxFifoThreshold>
 c002d04:	4603      	mov	r3, r0
 c002d06:	2b00      	cmp	r3, #0
 c002d08:	d001      	beq.n	c002d0e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 c002d0a:	f7ff fa2b 	bl	c002164 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 c002d0e:	2100      	movs	r1, #0
 c002d10:	4808      	ldr	r0, [pc, #32]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002d12:	f004 fd25 	bl	c007760 <HAL_UARTEx_SetRxFifoThreshold>
 c002d16:	4603      	mov	r3, r0
 c002d18:	2b00      	cmp	r3, #0
 c002d1a:	d001      	beq.n	c002d20 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 c002d1c:	f7ff fa22 	bl	c002164 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 c002d20:	4804      	ldr	r0, [pc, #16]	; (c002d34 <MX_LPUART1_UART_Init+0x90>)
 c002d22:	f004 fca6 	bl	c007672 <HAL_UARTEx_DisableFifoMode>
 c002d26:	4603      	mov	r3, r0
 c002d28:	2b00      	cmp	r3, #0
 c002d2a:	d001      	beq.n	c002d30 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 c002d2c:	f7ff fa1a 	bl	c002164 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 c002d30:	bf00      	nop
 c002d32:	bd80      	pop	{r7, pc}
 c002d34:	30002388 	.word	0x30002388
 c002d38:	50008000 	.word	0x50008000

0c002d3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 c002d3c:	b580      	push	{r7, lr}
 c002d3e:	b0ae      	sub	sp, #184	; 0xb8
 c002d40:	af00      	add	r7, sp, #0
 c002d42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 c002d44:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 c002d48:	2200      	movs	r2, #0
 c002d4a:	601a      	str	r2, [r3, #0]
 c002d4c:	605a      	str	r2, [r3, #4]
 c002d4e:	609a      	str	r2, [r3, #8]
 c002d50:	60da      	str	r2, [r3, #12]
 c002d52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 c002d54:	f107 0310 	add.w	r3, r7, #16
 c002d58:	2294      	movs	r2, #148	; 0x94
 c002d5a:	2100      	movs	r1, #0
 c002d5c:	4618      	mov	r0, r3
 c002d5e:	f004 fdbc 	bl	c0078da <memset>
  if(uartHandle->Instance==LPUART1)
 c002d62:	687b      	ldr	r3, [r7, #4]
 c002d64:	681b      	ldr	r3, [r3, #0]
 c002d66:	4a22      	ldr	r2, [pc, #136]	; (c002df0 <HAL_UART_MspInit+0xb4>)
 c002d68:	4293      	cmp	r3, r2
 c002d6a:	d13d      	bne.n	c002de8 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 c002d6c:	2320      	movs	r3, #32
 c002d6e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 c002d70:	2300      	movs	r3, #0
 c002d72:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 c002d74:	f107 0310 	add.w	r3, r7, #16
 c002d78:	4618      	mov	r0, r3
 c002d7a:	f002 fccd 	bl	c005718 <HAL_RCCEx_PeriphCLKConfig>
 c002d7e:	4603      	mov	r3, r0
 c002d80:	2b00      	cmp	r3, #0
 c002d82:	d001      	beq.n	c002d88 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 c002d84:	f7ff f9ee 	bl	c002164 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 c002d88:	4b1a      	ldr	r3, [pc, #104]	; (c002df4 <HAL_UART_MspInit+0xb8>)
 c002d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c002d8c:	4a19      	ldr	r2, [pc, #100]	; (c002df4 <HAL_UART_MspInit+0xb8>)
 c002d8e:	f043 0301 	orr.w	r3, r3, #1
 c002d92:	65d3      	str	r3, [r2, #92]	; 0x5c
 c002d94:	4b17      	ldr	r3, [pc, #92]	; (c002df4 <HAL_UART_MspInit+0xb8>)
 c002d96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c002d98:	f003 0301 	and.w	r3, r3, #1
 c002d9c:	60fb      	str	r3, [r7, #12]
 c002d9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 c002da0:	4b14      	ldr	r3, [pc, #80]	; (c002df4 <HAL_UART_MspInit+0xb8>)
 c002da2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002da4:	4a13      	ldr	r2, [pc, #76]	; (c002df4 <HAL_UART_MspInit+0xb8>)
 c002da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 c002daa:	64d3      	str	r3, [r2, #76]	; 0x4c
 c002dac:	4b11      	ldr	r3, [pc, #68]	; (c002df4 <HAL_UART_MspInit+0xb8>)
 c002dae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c002db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c002db4:	60bb      	str	r3, [r7, #8]
 c002db6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 c002db8:	f001 fcac 	bl	c004714 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 c002dbc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 c002dc0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c002dc4:	2302      	movs	r3, #2
 c002dc6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 c002dca:	2300      	movs	r3, #0
 c002dcc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 c002dd0:	2300      	movs	r3, #0
 c002dd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 c002dd6:	2308      	movs	r3, #8
 c002dd8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 c002ddc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 c002de0:	4619      	mov	r1, r3
 c002de2:	4805      	ldr	r0, [pc, #20]	; (c002df8 <HAL_UART_MspInit+0xbc>)
 c002de4:	f000 fbf0 	bl	c0035c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 c002de8:	bf00      	nop
 c002dea:	37b8      	adds	r7, #184	; 0xb8
 c002dec:	46bd      	mov	sp, r7
 c002dee:	bd80      	pop	{r7, pc}
 c002df0:	50008000 	.word	0x50008000
 c002df4:	50021000 	.word	0x50021000
 c002df8:	52021800 	.word	0x52021800

0c002dfc <SecureUartTx>:
}

/* USER CODE BEGIN 1 */

void SecureUartTx(uint8_t* data, uint16_t len)
{
 c002dfc:	b580      	push	{r7, lr}
 c002dfe:	b082      	sub	sp, #8
 c002e00:	af00      	add	r7, sp, #0
 c002e02:	6078      	str	r0, [r7, #4]
 c002e04:	460b      	mov	r3, r1
 c002e06:	807b      	strh	r3, [r7, #2]
  HAL_UART_Transmit(&hlpuart1, data, len, HAL_MAX_DELAY);
 c002e08:	887a      	ldrh	r2, [r7, #2]
 c002e0a:	f04f 33ff 	mov.w	r3, #4294967295
 c002e0e:	6879      	ldr	r1, [r7, #4]
 c002e10:	4803      	ldr	r0, [pc, #12]	; (c002e20 <SecureUartTx+0x24>)
 c002e12:	f003 fe59 	bl	c006ac8 <HAL_UART_Transmit>
}
 c002e16:	bf00      	nop
 c002e18:	3708      	adds	r7, #8
 c002e1a:	46bd      	mov	sp, r7
 c002e1c:	bd80      	pop	{r7, pc}
 c002e1e:	bf00      	nop
 c002e20:	30002388 	.word	0x30002388

0c002e24 <SecureUartRx>:

void SecureUartRx(uint8_t* data, uint16_t len)
{
 c002e24:	b580      	push	{r7, lr}
 c002e26:	b082      	sub	sp, #8
 c002e28:	af00      	add	r7, sp, #0
 c002e2a:	6078      	str	r0, [r7, #4]
 c002e2c:	460b      	mov	r3, r1
 c002e2e:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&hlpuart1, data, len, HAL_MAX_DELAY);
 c002e30:	887a      	ldrh	r2, [r7, #2]
 c002e32:	f04f 33ff 	mov.w	r3, #4294967295
 c002e36:	6879      	ldr	r1, [r7, #4]
 c002e38:	4803      	ldr	r0, [pc, #12]	; (c002e48 <SecureUartRx+0x24>)
 c002e3a:	f003 fedb 	bl	c006bf4 <HAL_UART_Receive>

}
 c002e3e:	bf00      	nop
 c002e40:	3708      	adds	r7, #8
 c002e42:	46bd      	mov	sp, r7
 c002e44:	bd80      	pop	{r7, pc}
 c002e46:	bf00      	nop
 c002e48:	30002388 	.word	0x30002388

0c002e4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 c002e4c:	f8df d034 	ldr.w	sp, [pc, #52]	; c002e84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 c002e50:	f7ff fd44 	bl	c0028dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c002e54:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c002e56:	e003      	b.n	c002e60 <LoopCopyDataInit>

0c002e58 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c002e58:	4b0b      	ldr	r3, [pc, #44]	; (c002e88 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c002e5a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c002e5c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c002e5e:	3104      	adds	r1, #4

0c002e60 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c002e60:	480a      	ldr	r0, [pc, #40]	; (c002e8c <LoopForever+0xa>)
	ldr	r3, =_edata
 c002e62:	4b0b      	ldr	r3, [pc, #44]	; (c002e90 <LoopForever+0xe>)
	adds	r2, r0, r1
 c002e64:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c002e66:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c002e68:	d3f6      	bcc.n	c002e58 <CopyDataInit>
	ldr	r2, =_sbss
 c002e6a:	4a0a      	ldr	r2, [pc, #40]	; (c002e94 <LoopForever+0x12>)
	b	LoopFillZerobss
 c002e6c:	e002      	b.n	c002e74 <LoopFillZerobss>

0c002e6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c002e6e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c002e70:	f842 3b04 	str.w	r3, [r2], #4

0c002e74 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c002e74:	4b08      	ldr	r3, [pc, #32]	; (c002e98 <LoopForever+0x16>)
	cmp	r2, r3
 c002e76:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c002e78:	d3f9      	bcc.n	c002e6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 c002e7a:	f004 fcfd 	bl	c007878 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c002e7e:	f7ff f8b7 	bl	c001ff0 <main>

0c002e82 <LoopForever>:

LoopForever:
    b LoopForever
 c002e82:	e7fe      	b.n	c002e82 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c002e84:	30010000 	.word	0x30010000
	ldr	r3, =_sidata
 c002e88:	0c0079c4 	.word	0x0c0079c4
	ldr	r0, =_sdata
 c002e8c:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c002e90:	30000034 	.word	0x30000034
	ldr	r2, =_sbss
 c002e94:	3000209c 	.word	0x3000209c
	ldr	r3, = _ebss
 c002e98:	3000241c 	.word	0x3000241c

0c002e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c002e9c:	e7fe      	b.n	c002e9c <ADC1_2_IRQHandler>

0c002e9e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 c002e9e:	b580      	push	{r7, lr}
 c002ea0:	b082      	sub	sp, #8
 c002ea2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 c002ea4:	2300      	movs	r3, #0
 c002ea6:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c002ea8:	2004      	movs	r0, #4
 c002eaa:	f000 f93f 	bl	c00312c <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 c002eae:	f7ff fd2f 	bl	c002910 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c002eb2:	2007      	movs	r0, #7
 c002eb4:	f000 f80e 	bl	c002ed4 <HAL_InitTick>
 c002eb8:	4603      	mov	r3, r0
 c002eba:	2b00      	cmp	r3, #0
 c002ebc:	d002      	beq.n	c002ec4 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 c002ebe:	2301      	movs	r3, #1
 c002ec0:	71fb      	strb	r3, [r7, #7]
 c002ec2:	e001      	b.n	c002ec8 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 c002ec4:	f7ff fbcc 	bl	c002660 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 c002ec8:	79fb      	ldrb	r3, [r7, #7]
}
 c002eca:	4618      	mov	r0, r3
 c002ecc:	3708      	adds	r7, #8
 c002ece:	46bd      	mov	sp, r7
 c002ed0:	bd80      	pop	{r7, pc}
	...

0c002ed4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c002ed4:	b580      	push	{r7, lr}
 c002ed6:	b084      	sub	sp, #16
 c002ed8:	af00      	add	r7, sp, #0
 c002eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 c002edc:	2300      	movs	r3, #0
 c002ede:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c002ee0:	4b17      	ldr	r3, [pc, #92]	; (c002f40 <HAL_InitTick+0x6c>)
 c002ee2:	781b      	ldrb	r3, [r3, #0]
 c002ee4:	2b00      	cmp	r3, #0
 c002ee6:	d023      	beq.n	c002f30 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c002ee8:	4b16      	ldr	r3, [pc, #88]	; (c002f44 <HAL_InitTick+0x70>)
 c002eea:	681a      	ldr	r2, [r3, #0]
 c002eec:	4b14      	ldr	r3, [pc, #80]	; (c002f40 <HAL_InitTick+0x6c>)
 c002eee:	781b      	ldrb	r3, [r3, #0]
 c002ef0:	4619      	mov	r1, r3
 c002ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 c002ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 c002efa:	fbb2 f3f3 	udiv	r3, r2, r3
 c002efe:	4618      	mov	r0, r3
 c002f00:	f000 f947 	bl	c003192 <HAL_SYSTICK_Config>
 c002f04:	4603      	mov	r3, r0
 c002f06:	2b00      	cmp	r3, #0
 c002f08:	d10f      	bne.n	c002f2a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c002f0a:	687b      	ldr	r3, [r7, #4]
 c002f0c:	2b07      	cmp	r3, #7
 c002f0e:	d809      	bhi.n	c002f24 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c002f10:	2200      	movs	r2, #0
 c002f12:	6879      	ldr	r1, [r7, #4]
 c002f14:	f04f 30ff 	mov.w	r0, #4294967295
 c002f18:	f000 f913 	bl	c003142 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c002f1c:	4a0a      	ldr	r2, [pc, #40]	; (c002f48 <HAL_InitTick+0x74>)
 c002f1e:	687b      	ldr	r3, [r7, #4]
 c002f20:	6013      	str	r3, [r2, #0]
 c002f22:	e007      	b.n	c002f34 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 c002f24:	2301      	movs	r3, #1
 c002f26:	73fb      	strb	r3, [r7, #15]
 c002f28:	e004      	b.n	c002f34 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 c002f2a:	2301      	movs	r3, #1
 c002f2c:	73fb      	strb	r3, [r7, #15]
 c002f2e:	e001      	b.n	c002f34 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 c002f30:	2301      	movs	r3, #1
 c002f32:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 c002f34:	7bfb      	ldrb	r3, [r7, #15]
}
 c002f36:	4618      	mov	r0, r3
 c002f38:	3710      	adds	r7, #16
 c002f3a:	46bd      	mov	sp, r7
 c002f3c:	bd80      	pop	{r7, pc}
 c002f3e:	bf00      	nop
 c002f40:	30000030 	.word	0x30000030
 c002f44:	30000028 	.word	0x30000028
 c002f48:	3000002c 	.word	0x3000002c

0c002f4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 c002f4c:	b480      	push	{r7}
 c002f4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 c002f50:	4b06      	ldr	r3, [pc, #24]	; (c002f6c <HAL_IncTick+0x20>)
 c002f52:	781b      	ldrb	r3, [r3, #0]
 c002f54:	461a      	mov	r2, r3
 c002f56:	4b06      	ldr	r3, [pc, #24]	; (c002f70 <HAL_IncTick+0x24>)
 c002f58:	681b      	ldr	r3, [r3, #0]
 c002f5a:	4413      	add	r3, r2
 c002f5c:	4a04      	ldr	r2, [pc, #16]	; (c002f70 <HAL_IncTick+0x24>)
 c002f5e:	6013      	str	r3, [r2, #0]
}
 c002f60:	bf00      	nop
 c002f62:	46bd      	mov	sp, r7
 c002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002f68:	4770      	bx	lr
 c002f6a:	bf00      	nop
 c002f6c:	30000030 	.word	0x30000030
 c002f70:	30002418 	.word	0x30002418

0c002f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 c002f74:	b480      	push	{r7}
 c002f76:	af00      	add	r7, sp, #0
  return uwTick;
 c002f78:	4b03      	ldr	r3, [pc, #12]	; (c002f88 <HAL_GetTick+0x14>)
 c002f7a:	681b      	ldr	r3, [r3, #0]
}
 c002f7c:	4618      	mov	r0, r3
 c002f7e:	46bd      	mov	sp, r7
 c002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002f84:	4770      	bx	lr
 c002f86:	bf00      	nop
 c002f88:	30002418 	.word	0x30002418

0c002f8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c002f8c:	b480      	push	{r7}
 c002f8e:	b085      	sub	sp, #20
 c002f90:	af00      	add	r7, sp, #0
 c002f92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 c002f94:	687b      	ldr	r3, [r7, #4]
 c002f96:	f003 0307 	and.w	r3, r3, #7
 c002f9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c002f9c:	4b0c      	ldr	r3, [pc, #48]	; (c002fd0 <__NVIC_SetPriorityGrouping+0x44>)
 c002f9e:	68db      	ldr	r3, [r3, #12]
 c002fa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c002fa2:	68ba      	ldr	r2, [r7, #8]
 c002fa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 c002fa8:	4013      	ands	r3, r2
 c002faa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c002fac:	68fb      	ldr	r3, [r7, #12]
 c002fae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c002fb0:	68bb      	ldr	r3, [r7, #8]
 c002fb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c002fb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 c002fb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c002fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 c002fbe:	4a04      	ldr	r2, [pc, #16]	; (c002fd0 <__NVIC_SetPriorityGrouping+0x44>)
 c002fc0:	68bb      	ldr	r3, [r7, #8]
 c002fc2:	60d3      	str	r3, [r2, #12]
}
 c002fc4:	bf00      	nop
 c002fc6:	3714      	adds	r7, #20
 c002fc8:	46bd      	mov	sp, r7
 c002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002fce:	4770      	bx	lr
 c002fd0:	e000ed00 	.word	0xe000ed00

0c002fd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 c002fd4:	b480      	push	{r7}
 c002fd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c002fd8:	4b04      	ldr	r3, [pc, #16]	; (c002fec <__NVIC_GetPriorityGrouping+0x18>)
 c002fda:	68db      	ldr	r3, [r3, #12]
 c002fdc:	0a1b      	lsrs	r3, r3, #8
 c002fde:	f003 0307 	and.w	r3, r3, #7
}
 c002fe2:	4618      	mov	r0, r3
 c002fe4:	46bd      	mov	sp, r7
 c002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002fea:	4770      	bx	lr
 c002fec:	e000ed00 	.word	0xe000ed00

0c002ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c002ff0:	b480      	push	{r7}
 c002ff2:	b083      	sub	sp, #12
 c002ff4:	af00      	add	r7, sp, #0
 c002ff6:	4603      	mov	r3, r0
 c002ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002ffe:	2b00      	cmp	r3, #0
 c003000:	db0b      	blt.n	c00301a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c003002:	79fb      	ldrb	r3, [r7, #7]
 c003004:	f003 021f 	and.w	r2, r3, #31
 c003008:	4907      	ldr	r1, [pc, #28]	; (c003028 <__NVIC_EnableIRQ+0x38>)
 c00300a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c00300e:	095b      	lsrs	r3, r3, #5
 c003010:	2001      	movs	r0, #1
 c003012:	fa00 f202 	lsl.w	r2, r0, r2
 c003016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 c00301a:	bf00      	nop
 c00301c:	370c      	adds	r7, #12
 c00301e:	46bd      	mov	sp, r7
 c003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003024:	4770      	bx	lr
 c003026:	bf00      	nop
 c003028:	e000e100 	.word	0xe000e100

0c00302c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 c00302c:	b480      	push	{r7}
 c00302e:	b083      	sub	sp, #12
 c003030:	af00      	add	r7, sp, #0
 c003032:	4603      	mov	r3, r0
 c003034:	6039      	str	r1, [r7, #0]
 c003036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c003038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c00303c:	2b00      	cmp	r3, #0
 c00303e:	db0a      	blt.n	c003056 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c003040:	683b      	ldr	r3, [r7, #0]
 c003042:	b2da      	uxtb	r2, r3
 c003044:	490c      	ldr	r1, [pc, #48]	; (c003078 <__NVIC_SetPriority+0x4c>)
 c003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c00304a:	0152      	lsls	r2, r2, #5
 c00304c:	b2d2      	uxtb	r2, r2
 c00304e:	440b      	add	r3, r1
 c003050:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 c003054:	e00a      	b.n	c00306c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c003056:	683b      	ldr	r3, [r7, #0]
 c003058:	b2da      	uxtb	r2, r3
 c00305a:	4908      	ldr	r1, [pc, #32]	; (c00307c <__NVIC_SetPriority+0x50>)
 c00305c:	79fb      	ldrb	r3, [r7, #7]
 c00305e:	f003 030f 	and.w	r3, r3, #15
 c003062:	3b04      	subs	r3, #4
 c003064:	0152      	lsls	r2, r2, #5
 c003066:	b2d2      	uxtb	r2, r2
 c003068:	440b      	add	r3, r1
 c00306a:	761a      	strb	r2, [r3, #24]
}
 c00306c:	bf00      	nop
 c00306e:	370c      	adds	r7, #12
 c003070:	46bd      	mov	sp, r7
 c003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003076:	4770      	bx	lr
 c003078:	e000e100 	.word	0xe000e100
 c00307c:	e000ed00 	.word	0xe000ed00

0c003080 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c003080:	b480      	push	{r7}
 c003082:	b089      	sub	sp, #36	; 0x24
 c003084:	af00      	add	r7, sp, #0
 c003086:	60f8      	str	r0, [r7, #12]
 c003088:	60b9      	str	r1, [r7, #8]
 c00308a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c00308c:	68fb      	ldr	r3, [r7, #12]
 c00308e:	f003 0307 	and.w	r3, r3, #7
 c003092:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c003094:	69fb      	ldr	r3, [r7, #28]
 c003096:	f1c3 0307 	rsb	r3, r3, #7
 c00309a:	2b03      	cmp	r3, #3
 c00309c:	bf28      	it	cs
 c00309e:	2303      	movcs	r3, #3
 c0030a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c0030a2:	69fb      	ldr	r3, [r7, #28]
 c0030a4:	3303      	adds	r3, #3
 c0030a6:	2b06      	cmp	r3, #6
 c0030a8:	d902      	bls.n	c0030b0 <NVIC_EncodePriority+0x30>
 c0030aa:	69fb      	ldr	r3, [r7, #28]
 c0030ac:	3b04      	subs	r3, #4
 c0030ae:	e000      	b.n	c0030b2 <NVIC_EncodePriority+0x32>
 c0030b0:	2300      	movs	r3, #0
 c0030b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c0030b4:	f04f 32ff 	mov.w	r2, #4294967295
 c0030b8:	69bb      	ldr	r3, [r7, #24]
 c0030ba:	fa02 f303 	lsl.w	r3, r2, r3
 c0030be:	43da      	mvns	r2, r3
 c0030c0:	68bb      	ldr	r3, [r7, #8]
 c0030c2:	401a      	ands	r2, r3
 c0030c4:	697b      	ldr	r3, [r7, #20]
 c0030c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c0030c8:	f04f 31ff 	mov.w	r1, #4294967295
 c0030cc:	697b      	ldr	r3, [r7, #20]
 c0030ce:	fa01 f303 	lsl.w	r3, r1, r3
 c0030d2:	43d9      	mvns	r1, r3
 c0030d4:	687b      	ldr	r3, [r7, #4]
 c0030d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c0030d8:	4313      	orrs	r3, r2
         );
}
 c0030da:	4618      	mov	r0, r3
 c0030dc:	3724      	adds	r7, #36	; 0x24
 c0030de:	46bd      	mov	sp, r7
 c0030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0030e4:	4770      	bx	lr
	...

0c0030e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 c0030e8:	b580      	push	{r7, lr}
 c0030ea:	b082      	sub	sp, #8
 c0030ec:	af00      	add	r7, sp, #0
 c0030ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c0030f0:	687b      	ldr	r3, [r7, #4]
 c0030f2:	3b01      	subs	r3, #1
 c0030f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c0030f8:	d301      	bcc.n	c0030fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 c0030fa:	2301      	movs	r3, #1
 c0030fc:	e00f      	b.n	c00311e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c0030fe:	4a0a      	ldr	r2, [pc, #40]	; (c003128 <SysTick_Config+0x40>)
 c003100:	687b      	ldr	r3, [r7, #4]
 c003102:	3b01      	subs	r3, #1
 c003104:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 c003106:	2107      	movs	r1, #7
 c003108:	f04f 30ff 	mov.w	r0, #4294967295
 c00310c:	f7ff ff8e 	bl	c00302c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c003110:	4b05      	ldr	r3, [pc, #20]	; (c003128 <SysTick_Config+0x40>)
 c003112:	2200      	movs	r2, #0
 c003114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c003116:	4b04      	ldr	r3, [pc, #16]	; (c003128 <SysTick_Config+0x40>)
 c003118:	2207      	movs	r2, #7
 c00311a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c00311c:	2300      	movs	r3, #0
}
 c00311e:	4618      	mov	r0, r3
 c003120:	3708      	adds	r7, #8
 c003122:	46bd      	mov	sp, r7
 c003124:	bd80      	pop	{r7, pc}
 c003126:	bf00      	nop
 c003128:	e000e010 	.word	0xe000e010

0c00312c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c00312c:	b580      	push	{r7, lr}
 c00312e:	b082      	sub	sp, #8
 c003130:	af00      	add	r7, sp, #0
 c003132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 c003134:	6878      	ldr	r0, [r7, #4]
 c003136:	f7ff ff29 	bl	c002f8c <__NVIC_SetPriorityGrouping>
}
 c00313a:	bf00      	nop
 c00313c:	3708      	adds	r7, #8
 c00313e:	46bd      	mov	sp, r7
 c003140:	bd80      	pop	{r7, pc}

0c003142 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c003142:	b580      	push	{r7, lr}
 c003144:	b086      	sub	sp, #24
 c003146:	af00      	add	r7, sp, #0
 c003148:	4603      	mov	r3, r0
 c00314a:	60b9      	str	r1, [r7, #8]
 c00314c:	607a      	str	r2, [r7, #4]
 c00314e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 c003150:	f7ff ff40 	bl	c002fd4 <__NVIC_GetPriorityGrouping>
 c003154:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 c003156:	687a      	ldr	r2, [r7, #4]
 c003158:	68b9      	ldr	r1, [r7, #8]
 c00315a:	6978      	ldr	r0, [r7, #20]
 c00315c:	f7ff ff90 	bl	c003080 <NVIC_EncodePriority>
 c003160:	4602      	mov	r2, r0
 c003162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c003166:	4611      	mov	r1, r2
 c003168:	4618      	mov	r0, r3
 c00316a:	f7ff ff5f 	bl	c00302c <__NVIC_SetPriority>
}
 c00316e:	bf00      	nop
 c003170:	3718      	adds	r7, #24
 c003172:	46bd      	mov	sp, r7
 c003174:	bd80      	pop	{r7, pc}

0c003176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c003176:	b580      	push	{r7, lr}
 c003178:	b082      	sub	sp, #8
 c00317a:	af00      	add	r7, sp, #0
 c00317c:	4603      	mov	r3, r0
 c00317e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 c003180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c003184:	4618      	mov	r0, r3
 c003186:	f7ff ff33 	bl	c002ff0 <__NVIC_EnableIRQ>
}
 c00318a:	bf00      	nop
 c00318c:	3708      	adds	r7, #8
 c00318e:	46bd      	mov	sp, r7
 c003190:	bd80      	pop	{r7, pc}

0c003192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 c003192:	b580      	push	{r7, lr}
 c003194:	b082      	sub	sp, #8
 c003196:	af00      	add	r7, sp, #0
 c003198:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 c00319a:	6878      	ldr	r0, [r7, #4]
 c00319c:	f7ff ffa4 	bl	c0030e8 <SysTick_Config>
 c0031a0:	4603      	mov	r3, r0
}
 c0031a2:	4618      	mov	r0, r3
 c0031a4:	3708      	adds	r7, #8
 c0031a6:	46bd      	mov	sp, r7
 c0031a8:	bd80      	pop	{r7, pc}
	...

0c0031ac <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 c0031ac:	b480      	push	{r7}
 c0031ae:	b083      	sub	sp, #12
 c0031b0:	af00      	add	r7, sp, #0
 c0031b2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 c0031b4:	4a0b      	ldr	r2, [pc, #44]	; (c0031e4 <HAL_MPU_Enable+0x38>)
 c0031b6:	687b      	ldr	r3, [r7, #4]
 c0031b8:	f043 0301 	orr.w	r3, r3, #1
 c0031bc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 c0031be:	4b0a      	ldr	r3, [pc, #40]	; (c0031e8 <HAL_MPU_Enable+0x3c>)
 c0031c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0031c2:	4a09      	ldr	r2, [pc, #36]	; (c0031e8 <HAL_MPU_Enable+0x3c>)
 c0031c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c0031c8:	6253      	str	r3, [r2, #36]	; 0x24
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 c0031ca:	f3bf 8f5f 	dmb	sy
}
 c0031ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 c0031d0:	f3bf 8f6f 	isb	sy
}
 c0031d4:	bf00      	nop

  /* Follow ARM recommendation with */
  /* - Data Memory Barrier and Instruction Synchronization to insure MPU usage */
  __DMB(); /* Force memory writes before continuing */
  __ISB(); /* Flush and refill pipeline with updated permissions */
}
 c0031d6:	bf00      	nop
 c0031d8:	370c      	adds	r7, #12
 c0031da:	46bd      	mov	sp, r7
 c0031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0031e0:	4770      	bx	lr
 c0031e2:	bf00      	nop
 c0031e4:	e000ed90 	.word	0xe000ed90
 c0031e8:	e000ed00 	.word	0xe000ed00

0c0031ec <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 c0031ec:	b480      	push	{r7}
 c0031ee:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 c0031f0:	f3bf 8f5f 	dmb	sy
}
 c0031f4:	bf00      	nop
  __DMB(); /* Force any outstanding transfers to complete before disabling MPU */

  /* Disable the MPU */
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 c0031f6:	4b05      	ldr	r3, [pc, #20]	; (c00320c <HAL_MPU_Disable+0x20>)
 c0031f8:	685b      	ldr	r3, [r3, #4]
 c0031fa:	4a04      	ldr	r2, [pc, #16]	; (c00320c <HAL_MPU_Disable+0x20>)
 c0031fc:	f023 0301 	bic.w	r3, r3, #1
 c003200:	6053      	str	r3, [r2, #4]
}
 c003202:	bf00      	nop
 c003204:	46bd      	mov	sp, r7
 c003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00320a:	4770      	bx	lr
 c00320c:	e000ed90 	.word	0xe000ed90

0c003210 <HAL_MPU_ConfigRegion>:
  * @param  MPU_RegionInit Pointer to a MPU_Region_InitTypeDef structure that contains
  *                        the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_RegionInit)
{
 c003210:	b580      	push	{r7, lr}
 c003212:	b082      	sub	sp, #8
 c003214:	af00      	add	r7, sp, #0
 c003216:	6078      	str	r0, [r7, #4]
  MPU_ConfigRegion(MPU, MPU_RegionInit);
 c003218:	6879      	ldr	r1, [r7, #4]
 c00321a:	4803      	ldr	r0, [pc, #12]	; (c003228 <HAL_MPU_ConfigRegion+0x18>)
 c00321c:	f000 f806 	bl	c00322c <MPU_ConfigRegion>
}
 c003220:	bf00      	nop
 c003222:	3708      	adds	r7, #8
 c003224:	46bd      	mov	sp, r7
 c003226:	bd80      	pop	{r7, pc}
 c003228:	e000ed90 	.word	0xe000ed90

0c00322c <MPU_ConfigRegion>:
  */

#if (__MPU_PRESENT == 1)

static void MPU_ConfigRegion(MPU_Type* MPUx, MPU_Region_InitTypeDef *MPU_RegionInit)
{
 c00322c:	b480      	push	{r7}
 c00322e:	b083      	sub	sp, #12
 c003230:	af00      	add	r7, sp, #0
 c003232:	6078      	str	r0, [r7, #4]
 c003234:	6039      	str	r1, [r7, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 c003236:	f3bf 8f5f 	dmb	sy
}
 c00323a:	bf00      	nop

  /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
  __DMB();

  /* Set the Region number */
  MPUx->RNR = MPU_RegionInit->Number;
 c00323c:	683b      	ldr	r3, [r7, #0]
 c00323e:	785b      	ldrb	r3, [r3, #1]
 c003240:	461a      	mov	r2, r3
 c003242:	687b      	ldr	r3, [r7, #4]
 c003244:	609a      	str	r2, [r3, #8]

  if (MPU_RegionInit->Enable != MPU_REGION_DISABLE)
 c003246:	683b      	ldr	r3, [r7, #0]
 c003248:	781b      	ldrb	r3, [r3, #0]
 c00324a:	2b00      	cmp	r3, #0
 c00324c:	d01e      	beq.n	c00328c <MPU_ConfigRegion+0x60>
    /* Check the parameters */
    assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_RegionInit->DisableExec));
    assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_RegionInit->AccessPermission));
    assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_RegionInit->IsShareable));

    MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c00324e:	683b      	ldr	r3, [r7, #0]
 c003250:	685b      	ldr	r3, [r3, #4]
 c003252:	f023 021f 	bic.w	r2, r3, #31
                  ((uint32_t)MPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 c003256:	683b      	ldr	r3, [r7, #0]
 c003258:	7bdb      	ldrb	r3, [r3, #15]
 c00325a:	00db      	lsls	r3, r3, #3
    MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c00325c:	431a      	orrs	r2, r3
                  ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 c00325e:	683b      	ldr	r3, [r7, #0]
 c003260:	7b5b      	ldrb	r3, [r3, #13]
 c003262:	005b      	lsls	r3, r3, #1
                  ((uint32_t)MPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 c003264:	4313      	orrs	r3, r2
                  ((uint32_t)MPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 c003266:	683a      	ldr	r2, [r7, #0]
 c003268:	7b92      	ldrb	r2, [r2, #14]
                  ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 c00326a:	431a      	orrs	r2, r3
    MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c00326c:	687b      	ldr	r3, [r7, #4]
 c00326e:	60da      	str	r2, [r3, #12]

    MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c003270:	683b      	ldr	r3, [r7, #0]
 c003272:	689b      	ldr	r3, [r3, #8]
 c003274:	f023 021f 	bic.w	r2, r3, #31
                  ((uint32_t)MPU_RegionInit->AttributesIndex << MPU_RLAR_AttrIndx_Pos) |
 c003278:	683b      	ldr	r3, [r7, #0]
 c00327a:	7b1b      	ldrb	r3, [r3, #12]
 c00327c:	005b      	lsls	r3, r3, #1
    MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c00327e:	4313      	orrs	r3, r2
                  ((uint32_t)MPU_RegionInit->Enable          << MPU_RLAR_EN_Pos));
 c003280:	683a      	ldr	r2, [r7, #0]
 c003282:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)MPU_RegionInit->AttributesIndex << MPU_RLAR_AttrIndx_Pos) |
 c003284:	431a      	orrs	r2, r3
    MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c003286:	687b      	ldr	r3, [r7, #4]
 c003288:	611a      	str	r2, [r3, #16]
  else
  {
    MPUx->RBAR = 0U;
    MPUx->RLAR = 0U;
  }
}
 c00328a:	e005      	b.n	c003298 <MPU_ConfigRegion+0x6c>
    MPUx->RBAR = 0U;
 c00328c:	687b      	ldr	r3, [r7, #4]
 c00328e:	2200      	movs	r2, #0
 c003290:	60da      	str	r2, [r3, #12]
    MPUx->RLAR = 0U;
 c003292:	687b      	ldr	r3, [r7, #4]
 c003294:	2200      	movs	r2, #0
 c003296:	611a      	str	r2, [r3, #16]
}
 c003298:	bf00      	nop
 c00329a:	370c      	adds	r7, #12
 c00329c:	46bd      	mov	sp, r7
 c00329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0032a2:	4770      	bx	lr

0c0032a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 c0032a4:	b580      	push	{r7, lr}
 c0032a6:	b084      	sub	sp, #16
 c0032a8:	af00      	add	r7, sp, #0
 c0032aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 c0032ac:	687b      	ldr	r3, [r7, #4]
 c0032ae:	2b00      	cmp	r3, #0
 c0032b0:	d101      	bne.n	c0032b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 c0032b2:	2301      	movs	r3, #1
 c0032b4:	e08d      	b.n	c0033d2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 c0032b6:	687b      	ldr	r3, [r7, #4]
 c0032b8:	681b      	ldr	r3, [r3, #0]
 c0032ba:	461a      	mov	r2, r3
 c0032bc:	4b47      	ldr	r3, [pc, #284]	; (c0033dc <HAL_DMA_Init+0x138>)
 c0032be:	429a      	cmp	r2, r3
 c0032c0:	d80f      	bhi.n	c0032e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 c0032c2:	687b      	ldr	r3, [r7, #4]
 c0032c4:	681b      	ldr	r3, [r3, #0]
 c0032c6:	461a      	mov	r2, r3
 c0032c8:	4b45      	ldr	r3, [pc, #276]	; (c0033e0 <HAL_DMA_Init+0x13c>)
 c0032ca:	4413      	add	r3, r2
 c0032cc:	4a45      	ldr	r2, [pc, #276]	; (c0033e4 <HAL_DMA_Init+0x140>)
 c0032ce:	fba2 2303 	umull	r2, r3, r2, r3
 c0032d2:	091b      	lsrs	r3, r3, #4
 c0032d4:	009a      	lsls	r2, r3, #2
 c0032d6:	687b      	ldr	r3, [r7, #4]
 c0032d8:	64da      	str	r2, [r3, #76]	; 0x4c
    hdma->DmaBaseAddress = DMA1;
 c0032da:	687b      	ldr	r3, [r7, #4]
 c0032dc:	4a42      	ldr	r2, [pc, #264]	; (c0033e8 <HAL_DMA_Init+0x144>)
 c0032de:	649a      	str	r2, [r3, #72]	; 0x48
 c0032e0:	e00e      	b.n	c003300 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 c0032e2:	687b      	ldr	r3, [r7, #4]
 c0032e4:	681b      	ldr	r3, [r3, #0]
 c0032e6:	461a      	mov	r2, r3
 c0032e8:	4b40      	ldr	r3, [pc, #256]	; (c0033ec <HAL_DMA_Init+0x148>)
 c0032ea:	4413      	add	r3, r2
 c0032ec:	4a3d      	ldr	r2, [pc, #244]	; (c0033e4 <HAL_DMA_Init+0x140>)
 c0032ee:	fba2 2303 	umull	r2, r3, r2, r3
 c0032f2:	091b      	lsrs	r3, r3, #4
 c0032f4:	009a      	lsls	r2, r3, #2
 c0032f6:	687b      	ldr	r3, [r7, #4]
 c0032f8:	64da      	str	r2, [r3, #76]	; 0x4c
    hdma->DmaBaseAddress = DMA2;
 c0032fa:	687b      	ldr	r3, [r7, #4]
 c0032fc:	4a3c      	ldr	r2, [pc, #240]	; (c0033f0 <HAL_DMA_Init+0x14c>)
 c0032fe:	649a      	str	r2, [r3, #72]	; 0x48
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 c003300:	687b      	ldr	r3, [r7, #4]
 c003302:	2202      	movs	r2, #2
 c003304:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 c003308:	687b      	ldr	r3, [r7, #4]
 c00330a:	681b      	ldr	r3, [r3, #0]
 c00330c:	681b      	ldr	r3, [r3, #0]
 c00330e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 c003310:	68fb      	ldr	r3, [r7, #12]
 c003312:	f423 33ff 	bic.w	r3, r3, #130560	; 0x1fe00
 c003316:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 c00331a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM | DMA_CCR_CT     |
                      DMA_CCR_DBM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 c00331c:	687b      	ldr	r3, [r7, #4]
 c00331e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c003320:	687b      	ldr	r3, [r7, #4]
 c003322:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 c003324:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c003326:	687b      	ldr	r3, [r7, #4]
 c003328:	691b      	ldr	r3, [r3, #16]
 c00332a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c00332c:	687b      	ldr	r3, [r7, #4]
 c00332e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c003330:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c003332:	687b      	ldr	r3, [r7, #4]
 c003334:	699b      	ldr	r3, [r3, #24]
 c003336:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 c003338:	687b      	ldr	r3, [r7, #4]
 c00333a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c00333c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 c00333e:	687b      	ldr	r3, [r7, #4]
 c003340:	6a1b      	ldr	r3, [r3, #32]
 c003342:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 c003344:	68fa      	ldr	r2, [r7, #12]
 c003346:	4313      	orrs	r3, r2
 c003348:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 c00334a:	687b      	ldr	r3, [r7, #4]
 c00334c:	681b      	ldr	r3, [r3, #0]
 c00334e:	68fa      	ldr	r2, [r7, #12]
 c003350:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 c003352:	6878      	ldr	r0, [r7, #4]
 c003354:	f000 f8d6 	bl	c003504 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 c003358:	687b      	ldr	r3, [r7, #4]
 c00335a:	689b      	ldr	r3, [r3, #8]
 c00335c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c003360:	d102      	bne.n	c003368 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 c003362:	687b      	ldr	r3, [r7, #4]
 c003364:	2200      	movs	r2, #0
 c003366:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 c003368:	687b      	ldr	r3, [r7, #4]
 c00336a:	685a      	ldr	r2, [r3, #4]
 c00336c:	687b      	ldr	r3, [r7, #4]
 c00336e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c003370:	b2d2      	uxtb	r2, r2
 c003372:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c003374:	687b      	ldr	r3, [r7, #4]
 c003376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c003378:	687a      	ldr	r2, [r7, #4]
 c00337a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 c00337c:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c00337e:	687b      	ldr	r3, [r7, #4]
 c003380:	685b      	ldr	r3, [r3, #4]
 c003382:	2b00      	cmp	r3, #0
 c003384:	d010      	beq.n	c0033a8 <HAL_DMA_Init+0x104>
 c003386:	687b      	ldr	r3, [r7, #4]
 c003388:	685b      	ldr	r3, [r3, #4]
 c00338a:	2b04      	cmp	r3, #4
 c00338c:	d80c      	bhi.n	c0033a8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 c00338e:	6878      	ldr	r0, [r7, #4]
 c003390:	f000 f8f6 	bl	c003580 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 c003394:	687b      	ldr	r3, [r7, #4]
 c003396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c003398:	2200      	movs	r2, #0
 c00339a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c00339c:	687b      	ldr	r3, [r7, #4]
 c00339e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c0033a0:	687a      	ldr	r2, [r7, #4]
 c0033a2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 c0033a4:	605a      	str	r2, [r3, #4]
 c0033a6:	e008      	b.n	c0033ba <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 c0033a8:	687b      	ldr	r3, [r7, #4]
 c0033aa:	2200      	movs	r2, #0
 c0033ac:	65da      	str	r2, [r3, #92]	; 0x5c
    hdma->DMAmuxRequestGenStatus = 0U;
 c0033ae:	687b      	ldr	r3, [r7, #4]
 c0033b0:	2200      	movs	r2, #0
 c0033b2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxRequestGenStatusMask = 0U;
 c0033b4:	687b      	ldr	r3, [r7, #4]
 c0033b6:	2200      	movs	r2, #0
 c0033b8:	665a      	str	r2, [r3, #100]	; 0x64
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c0033ba:	687b      	ldr	r3, [r7, #4]
 c0033bc:	2200      	movs	r2, #0
 c0033be:	645a      	str	r2, [r3, #68]	; 0x44

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 c0033c0:	687b      	ldr	r3, [r7, #4]
 c0033c2:	2201      	movs	r2, #1
 c0033c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 c0033c8:	687b      	ldr	r3, [r7, #4]
 c0033ca:	2200      	movs	r2, #0
 c0033cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 c0033d0:	2300      	movs	r3, #0
}
 c0033d2:	4618      	mov	r0, r3
 c0033d4:	3710      	adds	r7, #16
 c0033d6:	46bd      	mov	sp, r7
 c0033d8:	bd80      	pop	{r7, pc}
 c0033da:	bf00      	nop
 c0033dc:	50020407 	.word	0x50020407
 c0033e0:	affdfff8 	.word	0xaffdfff8
 c0033e4:	cccccccd 	.word	0xcccccccd
 c0033e8:	50020000 	.word	0x50020000
 c0033ec:	affdfbf8 	.word	0xaffdfbf8
 c0033f0:	50020400 	.word	0x50020400

0c0033f4 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *         This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 c0033f4:	b480      	push	{r7}
 c0033f6:	b087      	sub	sp, #28
 c0033f8:	af00      	add	r7, sp, #0
 c0033fa:	6078      	str	r0, [r7, #4]
 c0033fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c0033fe:	2300      	movs	r3, #0
 c003400:	75fb      	strb	r3, [r7, #23]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  uint32_t ccr_SECM;
#endif
  
  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 c003402:	687b      	ldr	r3, [r7, #4]
 c003404:	2b00      	cmp	r3, #0
 c003406:	d103      	bne.n	c003410 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 c003408:	2301      	movs	r3, #1
 c00340a:	75fb      	strb	r3, [r7, #23]
    return status;
 c00340c:	7dfb      	ldrb	r3, [r7, #23]
 c00340e:	e073      	b.n	c0034f8 <HAL_DMA_ConfigChannelAttributes+0x104>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 c003410:	687b      	ldr	r3, [r7, #4]
 c003412:	681b      	ldr	r3, [r3, #0]
 c003414:	681b      	ldr	r3, [r3, #0]
 c003416:	613b      	str	r3, [r7, #16]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 c003418:	683b      	ldr	r3, [r7, #0]
 c00341a:	f003 0310 	and.w	r3, r3, #16
 c00341e:	2b00      	cmp	r3, #0
 c003420:	d00d      	beq.n	c00343e <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 c003422:	683b      	ldr	r3, [r7, #0]
 c003424:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c003428:	2b00      	cmp	r3, #0
 c00342a:	d004      	beq.n	c003436 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 c00342c:	693b      	ldr	r3, [r7, #16]
 c00342e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c003432:	613b      	str	r3, [r7, #16]
 c003434:	e003      	b.n	c00343e <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 c003436:	693b      	ldr	r3, [r7, #16]
 c003438:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 c00343c:	613b      	str	r3, [r7, #16]
  }

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Channel */
  /* Check what is the current SECM status */
  if ((hdma->Instance->CCR & DMA_CCR_SECM) == DMA_CCR_SECM)
 c00343e:	687b      	ldr	r3, [r7, #4]
 c003440:	681b      	ldr	r3, [r3, #0]
 c003442:	681b      	ldr	r3, [r3, #0]
 c003444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c003448:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 c00344c:	d103      	bne.n	c003456 <HAL_DMA_ConfigChannelAttributes+0x62>
  {
    /* Channel is currently secure */
    ccr_SECM = DMA_CCR_SECM;
 c00344e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 c003452:	60fb      	str	r3, [r7, #12]
 c003454:	e001      	b.n	c00345a <HAL_DMA_ConfigChannelAttributes+0x66>
  }
  else
  {
    /* Channel is currently non-secure */
    ccr_SECM = 0U;
 c003456:	2300      	movs	r3, #0
 c003458:	60fb      	str	r3, [r7, #12]
  }

  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_MASK) != 0U)
 c00345a:	683b      	ldr	r3, [r7, #0]
 c00345c:	f003 0302 	and.w	r3, r3, #2
 c003460:	2b00      	cmp	r3, #0
 c003462:	d012      	beq.n	c00348a <HAL_DMA_ConfigChannelAttributes+0x96>
  {
    if((ChannelAttributes & DMA_CCR_SECM) != 0U)
 c003464:	683b      	ldr	r3, [r7, #0]
 c003466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c00346a:	2b00      	cmp	r3, #0
 c00346c:	d007      	beq.n	c00347e <HAL_DMA_ConfigChannelAttributes+0x8a>
    {
      SET_BIT(ccr, DMA_CCR_SECM);
 c00346e:	693b      	ldr	r3, [r7, #16]
 c003470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 c003474:	613b      	str	r3, [r7, #16]
      /* Channel changed to secure */
      ccr_SECM = DMA_CCR_SECM;
 c003476:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 c00347a:	60fb      	str	r3, [r7, #12]
 c00347c:	e005      	b.n	c00348a <HAL_DMA_ConfigChannelAttributes+0x96>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_SECM);
 c00347e:	693b      	ldr	r3, [r7, #16]
 c003480:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 c003484:	613b      	str	r3, [r7, #16]
      /* Channel changed to non-secure */
      ccr_SECM = 0U;
 c003486:	2300      	movs	r3, #0
 c003488:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Channel source */
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_SRC_MASK) != 0U)
 c00348a:	683b      	ldr	r3, [r7, #0]
 c00348c:	f003 0304 	and.w	r3, r3, #4
 c003490:	2b00      	cmp	r3, #0
 c003492:	d013      	beq.n	c0034bc <HAL_DMA_ConfigChannelAttributes+0xc8>
  {
    /* Configure Source security attributes */
    if ((ChannelAttributes & DMA_CCR_SSEC) != 0x0U)
 c003494:	683b      	ldr	r3, [r7, #0]
 c003496:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 c00349a:	2b00      	cmp	r3, #0
 c00349c:	d00a      	beq.n	c0034b4 <HAL_DMA_ConfigChannelAttributes+0xc0>
    {
      /* SSEC can only be set if channel is secure */
      /* Otherwise configuration is not taken into account */
      if (ccr_SECM == 0U)
 c00349e:	68fb      	ldr	r3, [r7, #12]
 c0034a0:	2b00      	cmp	r3, #0
 c0034a2:	d102      	bne.n	c0034aa <HAL_DMA_ConfigChannelAttributes+0xb6>
      {
        /* DSEC can not be secure */
        /* Source channel is non secure */
         status = HAL_ERROR;
 c0034a4:	2301      	movs	r3, #1
 c0034a6:	75fb      	strb	r3, [r7, #23]
 c0034a8:	e008      	b.n	c0034bc <HAL_DMA_ConfigChannelAttributes+0xc8>
      }
      else
      {
        SET_BIT(ccr, DMA_CCR_SSEC);
 c0034aa:	693b      	ldr	r3, [r7, #16]
 c0034ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c0034b0:	613b      	str	r3, [r7, #16]
 c0034b2:	e003      	b.n	c0034bc <HAL_DMA_ConfigChannelAttributes+0xc8>
      }
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_SSEC);
 c0034b4:	693b      	ldr	r3, [r7, #16]
 c0034b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c0034ba:	613b      	str	r3, [r7, #16]
    }
  }

  /* Channel destination */
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_DEST_MASK) != 0U)
 c0034bc:	683b      	ldr	r3, [r7, #0]
 c0034be:	f003 0308 	and.w	r3, r3, #8
 c0034c2:	2b00      	cmp	r3, #0
 c0034c4:	d013      	beq.n	c0034ee <HAL_DMA_ConfigChannelAttributes+0xfa>
  {
    /* Configure Destination security attributes */
    if((ChannelAttributes & DMA_CCR_DSEC) != 0U)
 c0034c6:	683b      	ldr	r3, [r7, #0]
 c0034c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 c0034cc:	2b00      	cmp	r3, #0
 c0034ce:	d00a      	beq.n	c0034e6 <HAL_DMA_ConfigChannelAttributes+0xf2>
    {
      if (ccr_SECM == 0U)
 c0034d0:	68fb      	ldr	r3, [r7, #12]
 c0034d2:	2b00      	cmp	r3, #0
 c0034d4:	d102      	bne.n	c0034dc <HAL_DMA_ConfigChannelAttributes+0xe8>
      {
        /* DSEC can only be set if channel is secure */
        /* Destination channel is non secure */
         status = HAL_ERROR;
 c0034d6:	2301      	movs	r3, #1
 c0034d8:	75fb      	strb	r3, [r7, #23]
 c0034da:	e008      	b.n	c0034ee <HAL_DMA_ConfigChannelAttributes+0xfa>
      }
      else
      {
        SET_BIT(ccr, DMA_CCR_DSEC);
 c0034dc:	693b      	ldr	r3, [r7, #16]
 c0034de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 c0034e2:	613b      	str	r3, [r7, #16]
 c0034e4:	e003      	b.n	c0034ee <HAL_DMA_ConfigChannelAttributes+0xfa>
      }
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_DSEC);
 c0034e6:	693b      	ldr	r3, [r7, #16]
 c0034e8:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 c0034ec:	613b      	str	r3, [r7, #16]
  }

#endif /* __ARM_FEATURE_CMSE */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 c0034ee:	687b      	ldr	r3, [r7, #4]
 c0034f0:	681b      	ldr	r3, [r3, #0]
 c0034f2:	693a      	ldr	r2, [r7, #16]
 c0034f4:	601a      	str	r2, [r3, #0]

  return status;
 c0034f6:	7dfb      	ldrb	r3, [r7, #23]
}
 c0034f8:	4618      	mov	r0, r3
 c0034fa:	371c      	adds	r7, #28
 c0034fc:	46bd      	mov	sp, r7
 c0034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003502:	4770      	bx	lr

0c003504 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 c003504:	b480      	push	{r7}
 c003506:	b085      	sub	sp, #20
 c003508:	af00      	add	r7, sp, #0
 c00350a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 c00350c:	687b      	ldr	r3, [r7, #4]
 c00350e:	681b      	ldr	r3, [r3, #0]
 c003510:	461a      	mov	r2, r3
 c003512:	4b17      	ldr	r3, [pc, #92]	; (c003570 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 c003514:	429a      	cmp	r2, r3
 c003516:	d80a      	bhi.n	c00352e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 c003518:	687b      	ldr	r3, [r7, #4]
 c00351a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c00351c:	089b      	lsrs	r3, r3, #2
 c00351e:	009b      	lsls	r3, r3, #2
 c003520:	f103 43a0 	add.w	r3, r3, #1342177280	; 0x50000000
 c003524:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 c003528:	687a      	ldr	r2, [r7, #4]
 c00352a:	6513      	str	r3, [r2, #80]	; 0x50
 c00352c:	e007      	b.n	c00353e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 c00352e:	687b      	ldr	r3, [r7, #4]
 c003530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c003532:	089b      	lsrs	r3, r3, #2
 c003534:	009a      	lsls	r2, r3, #2
 c003536:	4b0f      	ldr	r3, [pc, #60]	; (c003574 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 c003538:	4413      	add	r3, r2
 c00353a:	687a      	ldr	r2, [r7, #4]
 c00353c:	6513      	str	r3, [r2, #80]	; 0x50
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 c00353e:	687b      	ldr	r3, [r7, #4]
 c003540:	681b      	ldr	r3, [r3, #0]
 c003542:	b2db      	uxtb	r3, r3
 c003544:	3b08      	subs	r3, #8
 c003546:	4a0c      	ldr	r2, [pc, #48]	; (c003578 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 c003548:	fba2 2303 	umull	r2, r3, r2, r3
 c00354c:	091b      	lsrs	r3, r3, #4
 c00354e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 c003550:	687b      	ldr	r3, [r7, #4]
 c003552:	4a0a      	ldr	r2, [pc, #40]	; (c00357c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 c003554:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 c003556:	68fb      	ldr	r3, [r7, #12]
 c003558:	f003 031f 	and.w	r3, r3, #31
 c00355c:	2201      	movs	r2, #1
 c00355e:	409a      	lsls	r2, r3
 c003560:	687b      	ldr	r3, [r7, #4]
 c003562:	659a      	str	r2, [r3, #88]	; 0x58
}
 c003564:	bf00      	nop
 c003566:	3714      	adds	r7, #20
 c003568:	46bd      	mov	sp, r7
 c00356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00356e:	4770      	bx	lr
 c003570:	50020407 	.word	0x50020407
 c003574:	50020820 	.word	0x50020820
 c003578:	cccccccd 	.word	0xcccccccd
 c00357c:	50020880 	.word	0x50020880

0c003580 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 c003580:	b480      	push	{r7}
 c003582:	b085      	sub	sp, #20
 c003584:	af00      	add	r7, sp, #0
 c003586:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 c003588:	687b      	ldr	r3, [r7, #4]
 c00358a:	685b      	ldr	r3, [r3, #4]
 c00358c:	b2db      	uxtb	r3, r3
 c00358e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c003590:	68fa      	ldr	r2, [r7, #12]
 c003592:	4b0b      	ldr	r3, [pc, #44]	; (c0035c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 c003594:	4413      	add	r3, r2
 c003596:	009b      	lsls	r3, r3, #2
 c003598:	461a      	mov	r2, r3
 c00359a:	687b      	ldr	r3, [r7, #4]
 c00359c:	65da      	str	r2, [r3, #92]	; 0x5c

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 c00359e:	687b      	ldr	r3, [r7, #4]
 c0035a0:	4a08      	ldr	r2, [pc, #32]	; (c0035c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 c0035a2:	661a      	str	r2, [r3, #96]	; 0x60

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c0035a4:	68fb      	ldr	r3, [r7, #12]
 c0035a6:	3b01      	subs	r3, #1
 c0035a8:	f003 0303 	and.w	r3, r3, #3
 c0035ac:	2201      	movs	r2, #1
 c0035ae:	409a      	lsls	r2, r3
 c0035b0:	687b      	ldr	r3, [r7, #4]
 c0035b2:	665a      	str	r2, [r3, #100]	; 0x64
}
 c0035b4:	bf00      	nop
 c0035b6:	3714      	adds	r7, #20
 c0035b8:	46bd      	mov	sp, r7
 c0035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0035be:	4770      	bx	lr
 c0035c0:	1400823f 	.word	0x1400823f
 c0035c4:	50020940 	.word	0x50020940

0c0035c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 c0035c8:	b480      	push	{r7}
 c0035ca:	b087      	sub	sp, #28
 c0035cc:	af00      	add	r7, sp, #0
 c0035ce:	6078      	str	r0, [r7, #4]
 c0035d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 c0035d2:	2300      	movs	r3, #0
 c0035d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 c0035d6:	e158      	b.n	c00388a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c0035d8:	683b      	ldr	r3, [r7, #0]
 c0035da:	681a      	ldr	r2, [r3, #0]
 c0035dc:	2101      	movs	r1, #1
 c0035de:	697b      	ldr	r3, [r7, #20]
 c0035e0:	fa01 f303 	lsl.w	r3, r1, r3
 c0035e4:	4013      	ands	r3, r2
 c0035e6:	60fb      	str	r3, [r7, #12]

    if(iocurrent != 0U)
 c0035e8:	68fb      	ldr	r3, [r7, #12]
 c0035ea:	2b00      	cmp	r3, #0
 c0035ec:	f000 814a 	beq.w	c003884 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c0035f0:	683b      	ldr	r3, [r7, #0]
 c0035f2:	685b      	ldr	r3, [r3, #4]
 c0035f4:	2b01      	cmp	r3, #1
 c0035f6:	d00b      	beq.n	c003610 <HAL_GPIO_Init+0x48>
 c0035f8:	683b      	ldr	r3, [r7, #0]
 c0035fa:	685b      	ldr	r3, [r3, #4]
 c0035fc:	2b02      	cmp	r3, #2
 c0035fe:	d007      	beq.n	c003610 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c003600:	683b      	ldr	r3, [r7, #0]
 c003602:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 c003604:	2b11      	cmp	r3, #17
 c003606:	d003      	beq.n	c003610 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c003608:	683b      	ldr	r3, [r7, #0]
 c00360a:	685b      	ldr	r3, [r3, #4]
 c00360c:	2b12      	cmp	r3, #18
 c00360e:	d130      	bne.n	c003672 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 c003610:	687b      	ldr	r3, [r7, #4]
 c003612:	689b      	ldr	r3, [r3, #8]
 c003614:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c003616:	697b      	ldr	r3, [r7, #20]
 c003618:	005b      	lsls	r3, r3, #1
 c00361a:	2203      	movs	r2, #3
 c00361c:	fa02 f303 	lsl.w	r3, r2, r3
 c003620:	43db      	mvns	r3, r3
 c003622:	693a      	ldr	r2, [r7, #16]
 c003624:	4013      	ands	r3, r2
 c003626:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 c003628:	683b      	ldr	r3, [r7, #0]
 c00362a:	68da      	ldr	r2, [r3, #12]
 c00362c:	697b      	ldr	r3, [r7, #20]
 c00362e:	005b      	lsls	r3, r3, #1
 c003630:	fa02 f303 	lsl.w	r3, r2, r3
 c003634:	693a      	ldr	r2, [r7, #16]
 c003636:	4313      	orrs	r3, r2
 c003638:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 c00363a:	687b      	ldr	r3, [r7, #4]
 c00363c:	693a      	ldr	r2, [r7, #16]
 c00363e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 c003640:	687b      	ldr	r3, [r7, #4]
 c003642:	685b      	ldr	r3, [r3, #4]
 c003644:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c003646:	2201      	movs	r2, #1
 c003648:	697b      	ldr	r3, [r7, #20]
 c00364a:	fa02 f303 	lsl.w	r3, r2, r3
 c00364e:	43db      	mvns	r3, r3
 c003650:	693a      	ldr	r2, [r7, #16]
 c003652:	4013      	ands	r3, r2
 c003654:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 c003656:	683b      	ldr	r3, [r7, #0]
 c003658:	685b      	ldr	r3, [r3, #4]
 c00365a:	091b      	lsrs	r3, r3, #4
 c00365c:	f003 0201 	and.w	r2, r3, #1
 c003660:	697b      	ldr	r3, [r7, #20]
 c003662:	fa02 f303 	lsl.w	r3, r2, r3
 c003666:	693a      	ldr	r2, [r7, #16]
 c003668:	4313      	orrs	r3, r2
 c00366a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 c00366c:	687b      	ldr	r3, [r7, #4]
 c00366e:	693a      	ldr	r2, [r7, #16]
 c003670:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 c003672:	687b      	ldr	r3, [r7, #4]
 c003674:	68db      	ldr	r3, [r3, #12]
 c003676:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c003678:	697b      	ldr	r3, [r7, #20]
 c00367a:	005b      	lsls	r3, r3, #1
 c00367c:	2203      	movs	r2, #3
 c00367e:	fa02 f303 	lsl.w	r3, r2, r3
 c003682:	43db      	mvns	r3, r3
 c003684:	693a      	ldr	r2, [r7, #16]
 c003686:	4013      	ands	r3, r2
 c003688:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 c00368a:	683b      	ldr	r3, [r7, #0]
 c00368c:	689a      	ldr	r2, [r3, #8]
 c00368e:	697b      	ldr	r3, [r7, #20]
 c003690:	005b      	lsls	r3, r3, #1
 c003692:	fa02 f303 	lsl.w	r3, r2, r3
 c003696:	693a      	ldr	r2, [r7, #16]
 c003698:	4313      	orrs	r3, r2
 c00369a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 c00369c:	687b      	ldr	r3, [r7, #4]
 c00369e:	693a      	ldr	r2, [r7, #16]
 c0036a0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 c0036a2:	683b      	ldr	r3, [r7, #0]
 c0036a4:	685b      	ldr	r3, [r3, #4]
 c0036a6:	2b02      	cmp	r3, #2
 c0036a8:	d003      	beq.n	c0036b2 <HAL_GPIO_Init+0xea>
 c0036aa:	683b      	ldr	r3, [r7, #0]
 c0036ac:	685b      	ldr	r3, [r3, #4]
 c0036ae:	2b12      	cmp	r3, #18
 c0036b0:	d123      	bne.n	c0036fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 c0036b2:	697b      	ldr	r3, [r7, #20]
 c0036b4:	08da      	lsrs	r2, r3, #3
 c0036b6:	687b      	ldr	r3, [r7, #4]
 c0036b8:	3208      	adds	r2, #8
 c0036ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c0036be:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c0036c0:	697b      	ldr	r3, [r7, #20]
 c0036c2:	f003 0307 	and.w	r3, r3, #7
 c0036c6:	009b      	lsls	r3, r3, #2
 c0036c8:	220f      	movs	r2, #15
 c0036ca:	fa02 f303 	lsl.w	r3, r2, r3
 c0036ce:	43db      	mvns	r3, r3
 c0036d0:	693a      	ldr	r2, [r7, #16]
 c0036d2:	4013      	ands	r3, r2
 c0036d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c0036d6:	683b      	ldr	r3, [r7, #0]
 c0036d8:	691a      	ldr	r2, [r3, #16]
 c0036da:	697b      	ldr	r3, [r7, #20]
 c0036dc:	f003 0307 	and.w	r3, r3, #7
 c0036e0:	009b      	lsls	r3, r3, #2
 c0036e2:	fa02 f303 	lsl.w	r3, r2, r3
 c0036e6:	693a      	ldr	r2, [r7, #16]
 c0036e8:	4313      	orrs	r3, r2
 c0036ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 c0036ec:	697b      	ldr	r3, [r7, #20]
 c0036ee:	08da      	lsrs	r2, r3, #3
 c0036f0:	687b      	ldr	r3, [r7, #4]
 c0036f2:	3208      	adds	r2, #8
 c0036f4:	6939      	ldr	r1, [r7, #16]
 c0036f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 c0036fa:	687b      	ldr	r3, [r7, #4]
 c0036fc:	681b      	ldr	r3, [r3, #0]
 c0036fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c003700:	697b      	ldr	r3, [r7, #20]
 c003702:	005b      	lsls	r3, r3, #1
 c003704:	2203      	movs	r2, #3
 c003706:	fa02 f303 	lsl.w	r3, r2, r3
 c00370a:	43db      	mvns	r3, r3
 c00370c:	693a      	ldr	r2, [r7, #16]
 c00370e:	4013      	ands	r3, r2
 c003710:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c003712:	683b      	ldr	r3, [r7, #0]
 c003714:	685b      	ldr	r3, [r3, #4]
 c003716:	f003 0203 	and.w	r2, r3, #3
 c00371a:	697b      	ldr	r3, [r7, #20]
 c00371c:	005b      	lsls	r3, r3, #1
 c00371e:	fa02 f303 	lsl.w	r3, r2, r3
 c003722:	693a      	ldr	r2, [r7, #16]
 c003724:	4313      	orrs	r3, r2
 c003726:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 c003728:	687b      	ldr	r3, [r7, #4]
 c00372a:	693a      	ldr	r2, [r7, #16]
 c00372c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 c00372e:	683b      	ldr	r3, [r7, #0]
 c003730:	685b      	ldr	r3, [r3, #4]
 c003732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c003736:	2b00      	cmp	r3, #0
 c003738:	f000 80a4 	beq.w	c003884 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 c00373c:	4a5a      	ldr	r2, [pc, #360]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c00373e:	697b      	ldr	r3, [r7, #20]
 c003740:	089b      	lsrs	r3, r3, #2
 c003742:	3318      	adds	r3, #24
 c003744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c003748:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c00374a:	697b      	ldr	r3, [r7, #20]
 c00374c:	f003 0303 	and.w	r3, r3, #3
 c003750:	00db      	lsls	r3, r3, #3
 c003752:	220f      	movs	r2, #15
 c003754:	fa02 f303 	lsl.w	r3, r2, r3
 c003758:	43db      	mvns	r3, r3
 c00375a:	693a      	ldr	r2, [r7, #16]
 c00375c:	4013      	ands	r3, r2
 c00375e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c003760:	687b      	ldr	r3, [r7, #4]
 c003762:	4a52      	ldr	r2, [pc, #328]	; (c0038ac <HAL_GPIO_Init+0x2e4>)
 c003764:	4293      	cmp	r3, r2
 c003766:	d025      	beq.n	c0037b4 <HAL_GPIO_Init+0x1ec>
 c003768:	687b      	ldr	r3, [r7, #4]
 c00376a:	4a51      	ldr	r2, [pc, #324]	; (c0038b0 <HAL_GPIO_Init+0x2e8>)
 c00376c:	4293      	cmp	r3, r2
 c00376e:	d01f      	beq.n	c0037b0 <HAL_GPIO_Init+0x1e8>
 c003770:	687b      	ldr	r3, [r7, #4]
 c003772:	4a50      	ldr	r2, [pc, #320]	; (c0038b4 <HAL_GPIO_Init+0x2ec>)
 c003774:	4293      	cmp	r3, r2
 c003776:	d019      	beq.n	c0037ac <HAL_GPIO_Init+0x1e4>
 c003778:	687b      	ldr	r3, [r7, #4]
 c00377a:	4a4f      	ldr	r2, [pc, #316]	; (c0038b8 <HAL_GPIO_Init+0x2f0>)
 c00377c:	4293      	cmp	r3, r2
 c00377e:	d013      	beq.n	c0037a8 <HAL_GPIO_Init+0x1e0>
 c003780:	687b      	ldr	r3, [r7, #4]
 c003782:	4a4e      	ldr	r2, [pc, #312]	; (c0038bc <HAL_GPIO_Init+0x2f4>)
 c003784:	4293      	cmp	r3, r2
 c003786:	d00d      	beq.n	c0037a4 <HAL_GPIO_Init+0x1dc>
 c003788:	687b      	ldr	r3, [r7, #4]
 c00378a:	4a4d      	ldr	r2, [pc, #308]	; (c0038c0 <HAL_GPIO_Init+0x2f8>)
 c00378c:	4293      	cmp	r3, r2
 c00378e:	d007      	beq.n	c0037a0 <HAL_GPIO_Init+0x1d8>
 c003790:	687b      	ldr	r3, [r7, #4]
 c003792:	4a4c      	ldr	r2, [pc, #304]	; (c0038c4 <HAL_GPIO_Init+0x2fc>)
 c003794:	4293      	cmp	r3, r2
 c003796:	d101      	bne.n	c00379c <HAL_GPIO_Init+0x1d4>
 c003798:	2306      	movs	r3, #6
 c00379a:	e00c      	b.n	c0037b6 <HAL_GPIO_Init+0x1ee>
 c00379c:	2307      	movs	r3, #7
 c00379e:	e00a      	b.n	c0037b6 <HAL_GPIO_Init+0x1ee>
 c0037a0:	2305      	movs	r3, #5
 c0037a2:	e008      	b.n	c0037b6 <HAL_GPIO_Init+0x1ee>
 c0037a4:	2304      	movs	r3, #4
 c0037a6:	e006      	b.n	c0037b6 <HAL_GPIO_Init+0x1ee>
 c0037a8:	2303      	movs	r3, #3
 c0037aa:	e004      	b.n	c0037b6 <HAL_GPIO_Init+0x1ee>
 c0037ac:	2302      	movs	r3, #2
 c0037ae:	e002      	b.n	c0037b6 <HAL_GPIO_Init+0x1ee>
 c0037b0:	2301      	movs	r3, #1
 c0037b2:	e000      	b.n	c0037b6 <HAL_GPIO_Init+0x1ee>
 c0037b4:	2300      	movs	r3, #0
 c0037b6:	697a      	ldr	r2, [r7, #20]
 c0037b8:	f002 0203 	and.w	r2, r2, #3
 c0037bc:	00d2      	lsls	r2, r2, #3
 c0037be:	4093      	lsls	r3, r2
 c0037c0:	693a      	ldr	r2, [r7, #16]
 c0037c2:	4313      	orrs	r3, r2
 c0037c4:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 c0037c6:	4938      	ldr	r1, [pc, #224]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c0037c8:	697b      	ldr	r3, [r7, #20]
 c0037ca:	089b      	lsrs	r3, r3, #2
 c0037cc:	3318      	adds	r3, #24
 c0037ce:	693a      	ldr	r2, [r7, #16]
 c0037d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 c0037d4:	4b34      	ldr	r3, [pc, #208]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c0037d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c0037da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c0037dc:	68fb      	ldr	r3, [r7, #12]
 c0037de:	43db      	mvns	r3, r3
 c0037e0:	693a      	ldr	r2, [r7, #16]
 c0037e2:	4013      	ands	r3, r2
 c0037e4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 c0037e6:	683b      	ldr	r3, [r7, #0]
 c0037e8:	685b      	ldr	r3, [r3, #4]
 c0037ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c0037ee:	2b00      	cmp	r3, #0
 c0037f0:	d003      	beq.n	c0037fa <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 c0037f2:	693a      	ldr	r2, [r7, #16]
 c0037f4:	68fb      	ldr	r3, [r7, #12]
 c0037f6:	4313      	orrs	r3, r2
 c0037f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 c0037fa:	4a2b      	ldr	r2, [pc, #172]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c0037fc:	693b      	ldr	r3, [r7, #16]
 c0037fe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 c003802:	4b29      	ldr	r3, [pc, #164]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c003804:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c003808:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c00380a:	68fb      	ldr	r3, [r7, #12]
 c00380c:	43db      	mvns	r3, r3
 c00380e:	693a      	ldr	r2, [r7, #16]
 c003810:	4013      	ands	r3, r2
 c003812:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 c003814:	683b      	ldr	r3, [r7, #0]
 c003816:	685b      	ldr	r3, [r3, #4]
 c003818:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c00381c:	2b00      	cmp	r3, #0
 c00381e:	d003      	beq.n	c003828 <HAL_GPIO_Init+0x260>
        {
          temp |= iocurrent;
 c003820:	693a      	ldr	r2, [r7, #16]
 c003822:	68fb      	ldr	r3, [r7, #12]
 c003824:	4313      	orrs	r3, r2
 c003826:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 c003828:	4a1f      	ldr	r2, [pc, #124]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c00382a:	693b      	ldr	r3, [r7, #16]
 c00382c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 c003830:	4b1d      	ldr	r3, [pc, #116]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c003832:	681b      	ldr	r3, [r3, #0]
 c003834:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c003836:	68fb      	ldr	r3, [r7, #12]
 c003838:	43db      	mvns	r3, r3
 c00383a:	693a      	ldr	r2, [r7, #16]
 c00383c:	4013      	ands	r3, r2
 c00383e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 c003840:	683b      	ldr	r3, [r7, #0]
 c003842:	685b      	ldr	r3, [r3, #4]
 c003844:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c003848:	2b00      	cmp	r3, #0
 c00384a:	d003      	beq.n	c003854 <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 c00384c:	693a      	ldr	r2, [r7, #16]
 c00384e:	68fb      	ldr	r3, [r7, #12]
 c003850:	4313      	orrs	r3, r2
 c003852:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 c003854:	4a14      	ldr	r2, [pc, #80]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c003856:	693b      	ldr	r3, [r7, #16]
 c003858:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 c00385a:	4b13      	ldr	r3, [pc, #76]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c00385c:	685b      	ldr	r3, [r3, #4]
 c00385e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c003860:	68fb      	ldr	r3, [r7, #12]
 c003862:	43db      	mvns	r3, r3
 c003864:	693a      	ldr	r2, [r7, #16]
 c003866:	4013      	ands	r3, r2
 c003868:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 c00386a:	683b      	ldr	r3, [r7, #0]
 c00386c:	685b      	ldr	r3, [r3, #4]
 c00386e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c003872:	2b00      	cmp	r3, #0
 c003874:	d003      	beq.n	c00387e <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 c003876:	693a      	ldr	r2, [r7, #16]
 c003878:	68fb      	ldr	r3, [r7, #12]
 c00387a:	4313      	orrs	r3, r2
 c00387c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 c00387e:	4a0a      	ldr	r2, [pc, #40]	; (c0038a8 <HAL_GPIO_Init+0x2e0>)
 c003880:	693b      	ldr	r3, [r7, #16]
 c003882:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 c003884:	697b      	ldr	r3, [r7, #20]
 c003886:	3301      	adds	r3, #1
 c003888:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 c00388a:	683b      	ldr	r3, [r7, #0]
 c00388c:	681a      	ldr	r2, [r3, #0]
 c00388e:	697b      	ldr	r3, [r7, #20]
 c003890:	fa22 f303 	lsr.w	r3, r2, r3
 c003894:	2b00      	cmp	r3, #0
 c003896:	f47f ae9f 	bne.w	c0035d8 <HAL_GPIO_Init+0x10>
  }
}
 c00389a:	bf00      	nop
 c00389c:	bf00      	nop
 c00389e:	371c      	adds	r7, #28
 c0038a0:	46bd      	mov	sp, r7
 c0038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0038a6:	4770      	bx	lr
 c0038a8:	5002f400 	.word	0x5002f400
 c0038ac:	52020000 	.word	0x52020000
 c0038b0:	52020400 	.word	0x52020400
 c0038b4:	52020800 	.word	0x52020800
 c0038b8:	52020c00 	.word	0x52020c00
 c0038bc:	52021000 	.word	0x52021000
 c0038c0:	52021400 	.word	0x52021400
 c0038c4:	52021800 	.word	0x52021800

0c0038c8 <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
  * @param  PeriphAttributes Peripheral attributes, see @ref GTZC_TZSC_PeriphAttributes.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_ConfigPeriphAttributes(uint32_t PeriphId,
                                                       uint32_t PeriphAttributes)
{
 c0038c8:	b480      	push	{r7}
 c0038ca:	b085      	sub	sp, #20
 c0038cc:	af00      	add	r7, sp, #0
 c0038ce:	6078      	str	r0, [r7, #4]
 c0038d0:	6039      	str	r1, [r7, #0]
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c0038d2:	683b      	ldr	r3, [r7, #0]
 c0038d4:	f5b3 7f41 	cmp.w	r3, #772	; 0x304
 c0038d8:	d216      	bcs.n	c003908 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c0038da:	687b      	ldr	r3, [r7, #4]
 c0038dc:	0f1b      	lsrs	r3, r3, #28
 c0038de:	015a      	lsls	r2, r3, #5
 c0038e0:	687b      	ldr	r3, [r7, #4]
 c0038e2:	f003 031f 	and.w	r3, r3, #31
 c0038e6:	4413      	add	r3, r2
 c0038e8:	2b32      	cmp	r3, #50	; 0x32
 c0038ea:	d80d      	bhi.n	c003908 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x40>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c0038ec:	687b      	ldr	r3, [r7, #4]
 c0038ee:	f003 0320 	and.w	r3, r3, #32
 c0038f2:	2b00      	cmp	r3, #0
 c0038f4:	d00a      	beq.n	c00390c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
 c0038f6:	687b      	ldr	r3, [r7, #4]
 c0038f8:	0f1b      	lsrs	r3, r3, #28
 c0038fa:	015a      	lsls	r2, r3, #5
 c0038fc:	687b      	ldr	r3, [r7, #4]
 c0038fe:	f003 031f 	and.w	r3, r3, #31
 c003902:	4413      	add	r3, r2
 c003904:	2b00      	cmp	r3, #0
 c003906:	d001      	beq.n	c00390c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x44>
  {
    return HAL_ERROR;
 c003908:	2301      	movs	r3, #1
 c00390a:	e0a4      	b.n	c003a56 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18e>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c00390c:	687b      	ldr	r3, [r7, #4]
 c00390e:	f003 0320 	and.w	r3, r3, #32
 c003912:	2b00      	cmp	r3, #0
 c003914:	d04a      	beq.n	c0039ac <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xe4>
  {
    /* special case where same attributes are applied to all peripherals */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c003916:	683a      	ldr	r2, [r7, #0]
 c003918:	f240 1301 	movw	r3, #257	; 0x101
 c00391c:	4013      	ands	r3, r2
 c00391e:	f240 1201 	movw	r2, #257	; 0x101
 c003922:	4293      	cmp	r3, r2
 c003924:	d10c      	bne.n	c003940 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x78>
    {
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c003926:	4b4f      	ldr	r3, [pc, #316]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003928:	691b      	ldr	r3, [r3, #16]
 c00392a:	4b4e      	ldr	r3, [pc, #312]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c00392c:	f04f 32ff 	mov.w	r2, #4294967295
 c003930:	611a      	str	r2, [r3, #16]
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c003932:	4b4c      	ldr	r3, [pc, #304]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003934:	695a      	ldr	r2, [r3, #20]
 c003936:	494b      	ldr	r1, [pc, #300]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003938:	4b4b      	ldr	r3, [pc, #300]	; (c003a68 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a0>)
 c00393a:	4313      	orrs	r3, r2
 c00393c:	614b      	str	r3, [r1, #20]
 c00393e:	e00f      	b.n	c003960 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c003940:	683b      	ldr	r3, [r7, #0]
 c003942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c003946:	2b00      	cmp	r3, #0
 c003948:	d00a      	beq.n	c003960 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x98>
    {
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c00394a:	4b46      	ldr	r3, [pc, #280]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c00394c:	691b      	ldr	r3, [r3, #16]
 c00394e:	4b45      	ldr	r3, [pc, #276]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003950:	2200      	movs	r2, #0
 c003952:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c003954:	4b43      	ldr	r3, [pc, #268]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003956:	695a      	ldr	r2, [r3, #20]
 c003958:	4942      	ldr	r1, [pc, #264]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c00395a:	4b44      	ldr	r3, [pc, #272]	; (c003a6c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c00395c:	4013      	ands	r3, r2
 c00395e:	614b      	str	r3, [r1, #20]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c003960:	683a      	ldr	r2, [r7, #0]
 c003962:	f240 2302 	movw	r3, #514	; 0x202
 c003966:	4013      	ands	r3, r2
 c003968:	f240 2202 	movw	r2, #514	; 0x202
 c00396c:	4293      	cmp	r3, r2
 c00396e:	d10c      	bne.n	c00398a <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xc2>
    {
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c003970:	4b3c      	ldr	r3, [pc, #240]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003972:	6a1b      	ldr	r3, [r3, #32]
 c003974:	4b3b      	ldr	r3, [pc, #236]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003976:	f04f 32ff 	mov.w	r2, #4294967295
 c00397a:	621a      	str	r2, [r3, #32]
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c00397c:	4b39      	ldr	r3, [pc, #228]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c00397e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c003980:	4938      	ldr	r1, [pc, #224]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003982:	4b39      	ldr	r3, [pc, #228]	; (c003a68 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a0>)
 c003984:	4313      	orrs	r3, r2
 c003986:	624b      	str	r3, [r1, #36]	; 0x24
 c003988:	e064      	b.n	c003a54 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c00398a:	683b      	ldr	r3, [r7, #0]
 c00398c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c003990:	2b00      	cmp	r3, #0
 c003992:	d05f      	beq.n	c003a54 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
    {
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c003994:	4b33      	ldr	r3, [pc, #204]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c003996:	6a1b      	ldr	r3, [r3, #32]
 c003998:	4b32      	ldr	r3, [pc, #200]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c00399a:	2200      	movs	r2, #0
 c00399c:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c00399e:	4b31      	ldr	r3, [pc, #196]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0039a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c0039a2:	4930      	ldr	r1, [pc, #192]	; (c003a64 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x19c>)
 c0039a4:	4b31      	ldr	r3, [pc, #196]	; (c003a6c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a4>)
 c0039a6:	4013      	ands	r3, r2
 c0039a8:	624b      	str	r3, [r1, #36]	; 0x24
 c0039aa:	e053      	b.n	c003a54 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
  {
    /* common case where only one peripheral is configured */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0039ac:	687b      	ldr	r3, [r7, #4]
 c0039ae:	0f1a      	lsrs	r2, r3, #28
 c0039b0:	4b2f      	ldr	r3, [pc, #188]	; (c003a70 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1a8>)
 c0039b2:	4413      	add	r3, r2
 c0039b4:	009b      	lsls	r3, r3, #2
 c0039b6:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c0039b8:	683a      	ldr	r2, [r7, #0]
 c0039ba:	f240 1301 	movw	r3, #257	; 0x101
 c0039be:	4013      	ands	r3, r2
 c0039c0:	f240 1201 	movw	r2, #257	; 0x101
 c0039c4:	4293      	cmp	r3, r2
 c0039c6:	d10a      	bne.n	c0039de <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x116>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0039c8:	68fb      	ldr	r3, [r7, #12]
 c0039ca:	6819      	ldr	r1, [r3, #0]
 c0039cc:	687b      	ldr	r3, [r7, #4]
 c0039ce:	f003 031f 	and.w	r3, r3, #31
 c0039d2:	2201      	movs	r2, #1
 c0039d4:	409a      	lsls	r2, r3
 c0039d6:	68fb      	ldr	r3, [r7, #12]
 c0039d8:	430a      	orrs	r2, r1
 c0039da:	601a      	str	r2, [r3, #0]
 c0039dc:	e010      	b.n	c003a00 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x138>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c0039de:	683b      	ldr	r3, [r7, #0]
 c0039e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0039e4:	2b00      	cmp	r3, #0
 c0039e6:	d00b      	beq.n	c003a00 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x138>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0039e8:	68fb      	ldr	r3, [r7, #12]
 c0039ea:	6819      	ldr	r1, [r3, #0]
 c0039ec:	687b      	ldr	r3, [r7, #4]
 c0039ee:	f003 031f 	and.w	r3, r3, #31
 c0039f2:	2201      	movs	r2, #1
 c0039f4:	fa02 f303 	lsl.w	r3, r2, r3
 c0039f8:	43da      	mvns	r2, r3
 c0039fa:	68fb      	ldr	r3, [r7, #12]
 c0039fc:	400a      	ands	r2, r1
 c0039fe:	601a      	str	r2, [r3, #0]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    register_address = (uint32_t) &(GTZC_TZSC->PRIVCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c003a00:	687b      	ldr	r3, [r7, #4]
 c003a02:	0f1a      	lsrs	r2, r3, #28
 c003a04:	4b1b      	ldr	r3, [pc, #108]	; (c003a74 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x1ac>)
 c003a06:	4413      	add	r3, r2
 c003a08:	009b      	lsls	r3, r3, #2
 c003a0a:	60fb      	str	r3, [r7, #12]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c003a0c:	683a      	ldr	r2, [r7, #0]
 c003a0e:	f240 2302 	movw	r3, #514	; 0x202
 c003a12:	4013      	ands	r3, r2
 c003a14:	f240 2202 	movw	r2, #514	; 0x202
 c003a18:	4293      	cmp	r3, r2
 c003a1a:	d10a      	bne.n	c003a32 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x16a>
    {
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c003a1c:	68fb      	ldr	r3, [r7, #12]
 c003a1e:	6819      	ldr	r1, [r3, #0]
 c003a20:	687b      	ldr	r3, [r7, #4]
 c003a22:	f003 031f 	and.w	r3, r3, #31
 c003a26:	2201      	movs	r2, #1
 c003a28:	409a      	lsls	r2, r3
 c003a2a:	68fb      	ldr	r3, [r7, #12]
 c003a2c:	430a      	orrs	r2, r1
 c003a2e:	601a      	str	r2, [r3, #0]
 c003a30:	e010      	b.n	c003a54 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c003a32:	683b      	ldr	r3, [r7, #0]
 c003a34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c003a38:	2b00      	cmp	r3, #0
 c003a3a:	d00b      	beq.n	c003a54 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x18c>
    {
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c003a3c:	68fb      	ldr	r3, [r7, #12]
 c003a3e:	6819      	ldr	r1, [r3, #0]
 c003a40:	687b      	ldr	r3, [r7, #4]
 c003a42:	f003 031f 	and.w	r3, r3, #31
 c003a46:	2201      	movs	r2, #1
 c003a48:	fa02 f303 	lsl.w	r3, r2, r3
 c003a4c:	43da      	mvns	r2, r3
 c003a4e:	68fb      	ldr	r3, [r7, #12]
 c003a50:	400a      	ands	r2, r1
 c003a52:	601a      	str	r2, [r3, #0]
    else
    {
      /* do nothing */
    }
  }
  return HAL_OK;
 c003a54:	2300      	movs	r3, #0
}
 c003a56:	4618      	mov	r0, r3
 c003a58:	3714      	adds	r7, #20
 c003a5a:	46bd      	mov	sp, r7
 c003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003a60:	4770      	bx	lr
 c003a62:	bf00      	nop
 c003a64:	50032400 	.word	0x50032400
 c003a68:	00076fff 	.word	0x00076fff
 c003a6c:	fff89000 	.word	0xfff89000
 c003a70:	1400c904 	.word	0x1400c904
 c003a74:	1400c908 	.word	0x1400c908

0c003a78 <HAL_GTZC_MPCBB_ConfigMem>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_ConfigMem(uint32_t MemBaseAddress,
                                           MPCBB_ConfigTypeDef *pMPCBB_desc)
{
 c003a78:	b480      	push	{r7}
 c003a7a:	b089      	sub	sp, #36	; 0x24
 c003a7c:	af00      	add	r7, sp, #0
 c003a7e:	6078      	str	r0, [r7, #4]
 c003a80:	6039      	str	r1, [r7, #0]
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c003a82:	687b      	ldr	r3, [r7, #4]
 c003a84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c003a88:	d00b      	beq.n	c003aa2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c003a8a:	687b      	ldr	r3, [r7, #4]
 c003a8c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c003a90:	d007      	beq.n	c003aa2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c003a92:	687b      	ldr	r3, [r7, #4]
 c003a94:	4a36      	ldr	r2, [pc, #216]	; (c003b70 <HAL_GTZC_MPCBB_ConfigMem+0xf8>)
 c003a96:	4293      	cmp	r3, r2
 c003a98:	d003      	beq.n	c003aa2 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c003a9a:	687b      	ldr	r3, [r7, #4]
 c003a9c:	4a35      	ldr	r2, [pc, #212]	; (c003b74 <HAL_GTZC_MPCBB_ConfigMem+0xfc>)
 c003a9e:	4293      	cmp	r3, r2
 c003aa0:	d111      	bne.n	c003ac6 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c003aa2:	683b      	ldr	r3, [r7, #0]
 c003aa4:	681b      	ldr	r3, [r3, #0]
 c003aa6:	2b00      	cmp	r3, #0
 c003aa8:	d004      	beq.n	c003ab4 <HAL_GTZC_MPCBB_ConfigMem+0x3c>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
 c003aaa:	683b      	ldr	r3, [r7, #0]
 c003aac:	681b      	ldr	r3, [r3, #0]
 c003aae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 c003ab2:	d108      	bne.n	c003ac6 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c003ab4:	683b      	ldr	r3, [r7, #0]
 c003ab6:	685b      	ldr	r3, [r3, #4]
 c003ab8:	2b00      	cmp	r3, #0
 c003aba:	d006      	beq.n	c003aca <HAL_GTZC_MPCBB_ConfigMem+0x52>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c003abc:	683b      	ldr	r3, [r7, #0]
 c003abe:	685b      	ldr	r3, [r3, #4]
 c003ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 c003ac4:	d001      	beq.n	c003aca <HAL_GTZC_MPCBB_ConfigMem+0x52>
  {
    return HAL_ERROR;
 c003ac6:	2301      	movs	r3, #1
 c003ac8:	e04b      	b.n	c003b62 <HAL_GTZC_MPCBB_ConfigMem+0xea>
  }

  /* write InvertSecureState and SecureRWIllegalMode properties */
  /* assume their Position/Mask is identical for all sub-blocks */
  reg_value = pMPCBB_desc->InvertSecureState;
 c003aca:	683b      	ldr	r3, [r7, #0]
 c003acc:	685b      	ldr	r3, [r3, #4]
 c003ace:	613b      	str	r3, [r7, #16]
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c003ad0:	683b      	ldr	r3, [r7, #0]
 c003ad2:	681b      	ldr	r3, [r3, #0]
 c003ad4:	693a      	ldr	r2, [r7, #16]
 c003ad6:	4313      	orrs	r3, r2
 c003ad8:	613b      	str	r3, [r7, #16]
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c003ada:	687b      	ldr	r3, [r7, #4]
 c003adc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 c003ae0:	d003      	beq.n	c003aea <HAL_GTZC_MPCBB_ConfigMem+0x72>
 c003ae2:	687b      	ldr	r3, [r7, #4]
 c003ae4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 c003ae8:	d105      	bne.n	c003af6 <HAL_GTZC_MPCBB_ConfigMem+0x7e>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
 c003aea:	4b23      	ldr	r3, [pc, #140]	; (c003b78 <HAL_GTZC_MPCBB_ConfigMem+0x100>)
 c003aec:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c003aee:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 c003af2:	61bb      	str	r3, [r7, #24]
 c003af4:	e004      	b.n	c003b00 <HAL_GTZC_MPCBB_ConfigMem+0x88>
  }
  else
  {
    /* Here MemBaseAddress is inside SRAM2 (already tested) */
    mpcbb_ptr = GTZC_MPCBB2_S;
 c003af6:	4b21      	ldr	r3, [pc, #132]	; (c003b7c <HAL_GTZC_MPCBB_ConfigMem+0x104>)
 c003af8:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c003afa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 c003afe:	61bb      	str	r3, [r7, #24]
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c003b00:	69fb      	ldr	r3, [r7, #28]
 c003b02:	681b      	ldr	r3, [r3, #0]
 c003b04:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 c003b08:	693b      	ldr	r3, [r7, #16]
 c003b0a:	431a      	orrs	r2, r3
 c003b0c:	69fb      	ldr	r3, [r7, #28]
 c003b0e:	601a      	str	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c003b10:	69bb      	ldr	r3, [r7, #24]
 c003b12:	0b5b      	lsrs	r3, r3, #13
 c003b14:	2201      	movs	r2, #1
 c003b16:	fa02 f303 	lsl.w	r3, r2, r3
 c003b1a:	3b01      	subs	r3, #1
 c003b1c:	60fb      	str	r3, [r7, #12]
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c003b1e:	69fb      	ldr	r3, [r7, #28]
 c003b20:	691a      	ldr	r2, [r3, #16]
 c003b22:	68fb      	ldr	r3, [r7, #12]
 c003b24:	43db      	mvns	r3, r3
 c003b26:	401a      	ands	r2, r3
 c003b28:	683b      	ldr	r3, [r7, #0]
 c003b2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c003b2c:	431a      	orrs	r2, r3
 c003b2e:	69fb      	ldr	r3, [r7, #28]
 c003b30:	611a      	str	r2, [r3, #16]

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c003b32:	69bb      	ldr	r3, [r7, #24]
 c003b34:	0b5b      	lsrs	r3, r3, #13
 c003b36:	60bb      	str	r3, [r7, #8]
  for (i = 0U; i < size_in_superblocks; i++)
 c003b38:	2300      	movs	r3, #0
 c003b3a:	617b      	str	r3, [r7, #20]
 c003b3c:	e00c      	b.n	c003b58 <HAL_GTZC_MPCBB_ConfigMem+0xe0>
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c003b3e:	683b      	ldr	r3, [r7, #0]
 c003b40:	697a      	ldr	r2, [r7, #20]
 c003b42:	3202      	adds	r2, #2
 c003b44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c003b48:	69fb      	ldr	r3, [r7, #28]
 c003b4a:	697a      	ldr	r2, [r7, #20]
 c003b4c:	3240      	adds	r2, #64	; 0x40
 c003b4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c003b52:	697b      	ldr	r3, [r7, #20]
 c003b54:	3301      	adds	r3, #1
 c003b56:	617b      	str	r3, [r7, #20]
 c003b58:	697a      	ldr	r2, [r7, #20]
 c003b5a:	68bb      	ldr	r3, [r7, #8]
 c003b5c:	429a      	cmp	r2, r3
 c003b5e:	d3ee      	bcc.n	c003b3e <HAL_GTZC_MPCBB_ConfigMem+0xc6>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  return HAL_OK;
 c003b60:	2300      	movs	r3, #0
}
 c003b62:	4618      	mov	r0, r3
 c003b64:	3724      	adds	r7, #36	; 0x24
 c003b66:	46bd      	mov	sp, r7
 c003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003b6c:	4770      	bx	lr
 c003b6e:	bf00      	nop
 c003b70:	20030000 	.word	0x20030000
 c003b74:	30030000 	.word	0x30030000
 c003b78:	50032c00 	.word	0x50032c00
 c003b7c:	50033000 	.word	0x50033000

0c003b80 <HAL_GTZC_TZIC_EnableIT>:
  *         This parameter can be a value of @ref GTZC_TZSC_TZIC_PeriphId.
  *         Use GTZC_PERIPH_ALL to select all peripherals.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZIC_EnableIT(uint32_t PeriphId)
{
 c003b80:	b480      	push	{r7}
 c003b82:	b085      	sub	sp, #20
 c003b84:	af00      	add	r7, sp, #0
 c003b86:	6078      	str	r0, [r7, #4]
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c003b88:	687b      	ldr	r3, [r7, #4]
 c003b8a:	0f1b      	lsrs	r3, r3, #28
 c003b8c:	015a      	lsls	r2, r3, #5
 c003b8e:	687b      	ldr	r3, [r7, #4]
 c003b90:	f003 031f 	and.w	r3, r3, #31
 c003b94:	4413      	add	r3, r2
 c003b96:	2b47      	cmp	r3, #71	; 0x47
 c003b98:	d80d      	bhi.n	c003bb6 <HAL_GTZC_TZIC_EnableIT+0x36>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c003b9a:	687b      	ldr	r3, [r7, #4]
 c003b9c:	f003 0320 	and.w	r3, r3, #32
 c003ba0:	2b00      	cmp	r3, #0
 c003ba2:	d00a      	beq.n	c003bba <HAL_GTZC_TZIC_EnableIT+0x3a>
 c003ba4:	687b      	ldr	r3, [r7, #4]
 c003ba6:	0f1b      	lsrs	r3, r3, #28
 c003ba8:	015a      	lsls	r2, r3, #5
 c003baa:	687b      	ldr	r3, [r7, #4]
 c003bac:	f003 031f 	and.w	r3, r3, #31
 c003bb0:	4413      	add	r3, r2
 c003bb2:	2b00      	cmp	r3, #0
 c003bb4:	d001      	beq.n	c003bba <HAL_GTZC_TZIC_EnableIT+0x3a>
  {
    return HAL_ERROR;
 c003bb6:	2301      	movs	r3, #1
 c003bb8:	e022      	b.n	c003c00 <HAL_GTZC_TZIC_EnableIT+0x80>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
 c003bba:	687b      	ldr	r3, [r7, #4]
 c003bbc:	f003 0320 	and.w	r3, r3, #32
 c003bc0:	2b00      	cmp	r3, #0
 c003bc2:	d00a      	beq.n	c003bda <HAL_GTZC_TZIC_EnableIT+0x5a>
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->IER1, TZIC_IER1_ALL);
 c003bc4:	4b11      	ldr	r3, [pc, #68]	; (c003c0c <HAL_GTZC_TZIC_EnableIT+0x8c>)
 c003bc6:	f04f 32ff 	mov.w	r2, #4294967295
 c003bca:	601a      	str	r2, [r3, #0]
    WRITE_REG(GTZC_TZIC->IER2, TZIC_IER2_ALL);
 c003bcc:	4b0f      	ldr	r3, [pc, #60]	; (c003c0c <HAL_GTZC_TZIC_EnableIT+0x8c>)
 c003bce:	4a10      	ldr	r2, [pc, #64]	; (c003c10 <HAL_GTZC_TZIC_EnableIT+0x90>)
 c003bd0:	605a      	str	r2, [r3, #4]
    WRITE_REG(GTZC_TZIC->IER3, TZIC_IER3_ALL);
 c003bd2:	4b0e      	ldr	r3, [pc, #56]	; (c003c0c <HAL_GTZC_TZIC_EnableIT+0x8c>)
 c003bd4:	22ff      	movs	r2, #255	; 0xff
 c003bd6:	609a      	str	r2, [r3, #8]
 c003bd8:	e011      	b.n	c003bfe <HAL_GTZC_TZIC_EnableIT+0x7e>
  }
  else
  {
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c003bda:	687b      	ldr	r3, [r7, #4]
 c003bdc:	0f1b      	lsrs	r3, r3, #28
 c003bde:	f103 53a0 	add.w	r3, r3, #335544320	; 0x14000000
 c003be2:	f503 434a 	add.w	r3, r3, #51712	; 0xca00
 c003be6:	009b      	lsls	r3, r3, #2
 c003be8:	60fb      	str	r3, [r7, #12]
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c003bea:	68fb      	ldr	r3, [r7, #12]
 c003bec:	6819      	ldr	r1, [r3, #0]
 c003bee:	687b      	ldr	r3, [r7, #4]
 c003bf0:	f003 031f 	and.w	r3, r3, #31
 c003bf4:	2201      	movs	r2, #1
 c003bf6:	409a      	lsls	r2, r3
 c003bf8:	68fb      	ldr	r3, [r7, #12]
 c003bfa:	430a      	orrs	r2, r1
 c003bfc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 c003bfe:	2300      	movs	r3, #0
}
 c003c00:	4618      	mov	r0, r3
 c003c02:	3714      	adds	r7, #20
 c003c04:	46bd      	mov	sp, r7
 c003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003c0a:	4770      	bx	lr
 c003c0c:	50032800 	.word	0x50032800
 c003c10:	3fff6fff 	.word	0x3fff6fff

0c003c14 <HAL_GTZC_IRQHandler>:
/**
  * @brief  This function handles GTZC interrupt request.
  * @retval None.
  */
void HAL_GTZC_IRQHandler(void)
{
 c003c14:	b580      	push	{r7, lr}
 c003c16:	b084      	sub	sp, #16
 c003c18:	af00      	add	r7, sp, #0
  uint32_t flag;
  uint32_t ier_itsources;
  uint32_t sr_flags;

  /* Get current IT Flags and IT sources value on 1st register */
  ier_itsources = READ_REG(GTZC_TZIC->IER1);
 c003c1a:	4b3f      	ldr	r3, [pc, #252]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003c1c:	681b      	ldr	r3, [r3, #0]
 c003c1e:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR1);
 c003c20:	4b3d      	ldr	r3, [pc, #244]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003c22:	691b      	ldr	r3, [r3, #16]
 c003c24:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c003c26:	68ba      	ldr	r2, [r7, #8]
 c003c28:	687b      	ldr	r3, [r7, #4]
 c003c2a:	4013      	ands	r3, r2
 c003c2c:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c003c2e:	683b      	ldr	r3, [r7, #0]
 c003c30:	2b00      	cmp	r3, #0
 c003c32:	d019      	beq.n	c003c68 <HAL_GTZC_IRQHandler+0x54>
  {
    WRITE_REG(GTZC_TZIC->FCR1, flag);
 c003c34:	4a38      	ldr	r2, [pc, #224]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003c36:	683b      	ldr	r3, [r7, #0]
 c003c38:	6213      	str	r3, [r2, #32]

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c003c3a:	2300      	movs	r3, #0
 c003c3c:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c003c3e:	e00d      	b.n	c003c5c <HAL_GTZC_IRQHandler+0x48>
    {
      if ((flag & (1UL << position)) != 0U)
 c003c40:	683a      	ldr	r2, [r7, #0]
 c003c42:	68fb      	ldr	r3, [r7, #12]
 c003c44:	fa22 f303 	lsr.w	r3, r2, r3
 c003c48:	f003 0301 	and.w	r3, r3, #1
 c003c4c:	2b00      	cmp	r3, #0
 c003c4e:	d002      	beq.n	c003c56 <HAL_GTZC_IRQHandler+0x42>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG1 | position);
 c003c50:	68f8      	ldr	r0, [r7, #12]
 c003c52:	f000 f863 	bl	c003d1c <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c003c56:	68fb      	ldr	r3, [r7, #12]
 c003c58:	3301      	adds	r3, #1
 c003c5a:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c003c5c:	683a      	ldr	r2, [r7, #0]
 c003c5e:	68fb      	ldr	r3, [r7, #12]
 c003c60:	fa22 f303 	lsr.w	r3, r2, r3
 c003c64:	2b00      	cmp	r3, #0
 c003c66:	d1eb      	bne.n	c003c40 <HAL_GTZC_IRQHandler+0x2c>
    }
  }

  /* Get current IT Flags and IT sources value on 2nd register */
  ier_itsources = READ_REG(GTZC_TZIC->IER2);
 c003c68:	4b2b      	ldr	r3, [pc, #172]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003c6a:	685b      	ldr	r3, [r3, #4]
 c003c6c:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR2);
 c003c6e:	4b2a      	ldr	r3, [pc, #168]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003c70:	695b      	ldr	r3, [r3, #20]
 c003c72:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c003c74:	68ba      	ldr	r2, [r7, #8]
 c003c76:	687b      	ldr	r3, [r7, #4]
 c003c78:	4013      	ands	r3, r2
 c003c7a:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c003c7c:	683b      	ldr	r3, [r7, #0]
 c003c7e:	2b00      	cmp	r3, #0
 c003c80:	d01c      	beq.n	c003cbc <HAL_GTZC_IRQHandler+0xa8>
  {
    WRITE_REG(GTZC_TZIC->FCR2, flag);
 c003c82:	4a25      	ldr	r2, [pc, #148]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003c84:	683b      	ldr	r3, [r7, #0]
 c003c86:	6253      	str	r3, [r2, #36]	; 0x24

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c003c88:	2300      	movs	r3, #0
 c003c8a:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c003c8c:	e010      	b.n	c003cb0 <HAL_GTZC_IRQHandler+0x9c>
    {
      if ((flag & (1UL << position)) != 0U)
 c003c8e:	683a      	ldr	r2, [r7, #0]
 c003c90:	68fb      	ldr	r3, [r7, #12]
 c003c92:	fa22 f303 	lsr.w	r3, r2, r3
 c003c96:	f003 0301 	and.w	r3, r3, #1
 c003c9a:	2b00      	cmp	r3, #0
 c003c9c:	d005      	beq.n	c003caa <HAL_GTZC_IRQHandler+0x96>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG2 | position);
 c003c9e:	68fb      	ldr	r3, [r7, #12]
 c003ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c003ca4:	4618      	mov	r0, r3
 c003ca6:	f000 f839 	bl	c003d1c <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c003caa:	68fb      	ldr	r3, [r7, #12]
 c003cac:	3301      	adds	r3, #1
 c003cae:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c003cb0:	683a      	ldr	r2, [r7, #0]
 c003cb2:	68fb      	ldr	r3, [r7, #12]
 c003cb4:	fa22 f303 	lsr.w	r3, r2, r3
 c003cb8:	2b00      	cmp	r3, #0
 c003cba:	d1e8      	bne.n	c003c8e <HAL_GTZC_IRQHandler+0x7a>
    }
  }

  /* Get current IT Flags and IT sources value on 3rd register */
  ier_itsources = READ_REG(GTZC_TZIC->IER3);
 c003cbc:	4b16      	ldr	r3, [pc, #88]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003cbe:	689b      	ldr	r3, [r3, #8]
 c003cc0:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR3);
 c003cc2:	4b15      	ldr	r3, [pc, #84]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003cc4:	699b      	ldr	r3, [r3, #24]
 c003cc6:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c003cc8:	68ba      	ldr	r2, [r7, #8]
 c003cca:	687b      	ldr	r3, [r7, #4]
 c003ccc:	4013      	ands	r3, r2
 c003cce:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c003cd0:	683b      	ldr	r3, [r7, #0]
 c003cd2:	2b00      	cmp	r3, #0
 c003cd4:	d01c      	beq.n	c003d10 <HAL_GTZC_IRQHandler+0xfc>
  {
    WRITE_REG(GTZC_TZIC->FCR3, flag);
 c003cd6:	4a10      	ldr	r2, [pc, #64]	; (c003d18 <HAL_GTZC_IRQHandler+0x104>)
 c003cd8:	683b      	ldr	r3, [r7, #0]
 c003cda:	6293      	str	r3, [r2, #40]	; 0x28

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c003cdc:	2300      	movs	r3, #0
 c003cde:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c003ce0:	e010      	b.n	c003d04 <HAL_GTZC_IRQHandler+0xf0>
    {
      if ((flag & (1UL << position)) != 0U)
 c003ce2:	683a      	ldr	r2, [r7, #0]
 c003ce4:	68fb      	ldr	r3, [r7, #12]
 c003ce6:	fa22 f303 	lsr.w	r3, r2, r3
 c003cea:	f003 0301 	and.w	r3, r3, #1
 c003cee:	2b00      	cmp	r3, #0
 c003cf0:	d005      	beq.n	c003cfe <HAL_GTZC_IRQHandler+0xea>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG3 | position);
 c003cf2:	68fb      	ldr	r3, [r7, #12]
 c003cf4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 c003cf8:	4618      	mov	r0, r3
 c003cfa:	f000 f80f 	bl	c003d1c <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c003cfe:	68fb      	ldr	r3, [r7, #12]
 c003d00:	3301      	adds	r3, #1
 c003d02:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c003d04:	683a      	ldr	r2, [r7, #0]
 c003d06:	68fb      	ldr	r3, [r7, #12]
 c003d08:	fa22 f303 	lsr.w	r3, r2, r3
 c003d0c:	2b00      	cmp	r3, #0
 c003d0e:	d1e8      	bne.n	c003ce2 <HAL_GTZC_IRQHandler+0xce>
    }
  }
}
 c003d10:	bf00      	nop
 c003d12:	3710      	adds	r7, #16
 c003d14:	46bd      	mov	sp, r7
 c003d16:	bd80      	pop	{r7, pc}
 c003d18:	50032800 	.word	0x50032800

0c003d1c <HAL_GTZC_TZIC_Callback>:
  * @param  PeriphId Peripheral identifier triggering the illegal access.
  *         This parameter can be a value of @ref GTZC_TZSC_TZIC_PeriphId
  * @retval None.
  */
__weak void HAL_GTZC_TZIC_Callback(uint32_t PeriphId)
{
 c003d1c:	b480      	push	{r7}
 c003d1e:	b083      	sub	sp, #12
 c003d20:	af00      	add	r7, sp, #0
 c003d22:	6078      	str	r0, [r7, #4]
  UNUSED(PeriphId);

  /* NOTE: This function should not be modified. When the callback is needed,
   * the HAL_GTZC_TZIC_Callback is to be implemented in the user file
   */
}
 c003d24:	bf00      	nop
 c003d26:	370c      	adds	r7, #12
 c003d28:	46bd      	mov	sp, r7
 c003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003d2e:	4770      	bx	lr

0c003d30 <HAL_HASH_Init>:
  *         relevant APIs manage themselves the MDMAT bit.
  * @param  hhash HASH handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)
{
 c003d30:	b580      	push	{r7, lr}
 c003d32:	b082      	sub	sp, #8
 c003d34:	af00      	add	r7, sp, #0
 c003d36:	6078      	str	r0, [r7, #4]
  /* Check the hash handle allocation */
  if(hhash == NULL)
 c003d38:	687b      	ldr	r3, [r7, #4]
 c003d3a:	2b00      	cmp	r3, #0
 c003d3c:	d101      	bne.n	c003d42 <HAL_HASH_Init+0x12>
  {
    return HAL_ERROR;
 c003d3e:	2301      	movs	r3, #1
 c003d40:	e043      	b.n	c003dca <HAL_HASH_Init+0x9a>

    /* Init the low level hardware */
    hhash->MspInitCallback(hhash);
  }
#else
  if(hhash->State == HAL_HASH_STATE_RESET)
 c003d42:	687b      	ldr	r3, [r7, #4]
 c003d44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c003d48:	b2db      	uxtb	r3, r3
 c003d4a:	2b00      	cmp	r3, #0
 c003d4c:	d106      	bne.n	c003d5c <HAL_HASH_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhash->Lock = HAL_UNLOCKED;
 c003d4e:	687b      	ldr	r3, [r7, #4]
 c003d50:	2200      	movs	r2, #0
 c003d52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Init the low level hardware */
    HAL_HASH_MspInit(hhash);
 c003d56:	6878      	ldr	r0, [r7, #4]
 c003d58:	f000 f83e 	bl	c003dd8 <HAL_HASH_MspInit>
  }
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */

    /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 c003d5c:	687b      	ldr	r3, [r7, #4]
 c003d5e:	2202      	movs	r2, #2
 c003d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Reset HashInCount, HashITCounter, HashBuffSize and NbWordsAlreadyPushed */
  hhash->HashInCount = 0;
 c003d64:	687b      	ldr	r3, [r7, #4]
 c003d66:	2200      	movs	r2, #0
 c003d68:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 c003d6a:	687b      	ldr	r3, [r7, #4]
 c003d6c:	2200      	movs	r2, #0
 c003d6e:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 c003d70:	687b      	ldr	r3, [r7, #4]
 c003d72:	2200      	movs	r2, #0
 c003d74:	625a      	str	r2, [r3, #36]	; 0x24
  hhash->NbWordsAlreadyPushed = 0;
 c003d76:	687b      	ldr	r3, [r7, #4]
 c003d78:	2200      	movs	r2, #0
 c003d7a:	639a      	str	r2, [r3, #56]	; 0x38
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 c003d7c:	687b      	ldr	r3, [r7, #4]
 c003d7e:	2200      	movs	r2, #0
 c003d80:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
  /* Set phase to READY */
  hhash->Phase = HAL_HASH_PHASE_READY;
 c003d84:	687b      	ldr	r3, [r7, #4]
 c003d86:	2201      	movs	r2, #1
 c003d88:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  /* Reset suspension request flag */
  hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 c003d8c:	687b      	ldr	r3, [r7, #4]
 c003d8e:	2200      	movs	r2, #0
 c003d90:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Set the data type bit */
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 c003d94:	4b0f      	ldr	r3, [pc, #60]	; (c003dd4 <HAL_HASH_Init+0xa4>)
 c003d96:	681b      	ldr	r3, [r3, #0]
 c003d98:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 c003d9c:	687b      	ldr	r3, [r7, #4]
 c003d9e:	681b      	ldr	r3, [r3, #0]
 c003da0:	490c      	ldr	r1, [pc, #48]	; (c003dd4 <HAL_HASH_Init+0xa4>)
 c003da2:	4313      	orrs	r3, r2
 c003da4:	600b      	str	r3, [r1, #0]
  /* Reset MDMAT bit */
__HAL_HASH_RESET_MDMAT();
 c003da6:	4b0b      	ldr	r3, [pc, #44]	; (c003dd4 <HAL_HASH_Init+0xa4>)
 c003da8:	681b      	ldr	r3, [r3, #0]
 c003daa:	4a0a      	ldr	r2, [pc, #40]	; (c003dd4 <HAL_HASH_Init+0xa4>)
 c003dac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 c003db0:	6013      	str	r3, [r2, #0]
  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 c003db2:	687b      	ldr	r3, [r7, #4]
 c003db4:	2200      	movs	r2, #0
 c003db6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_READY;
 c003dba:	687b      	ldr	r3, [r7, #4]
 c003dbc:	2201      	movs	r2, #1
 c003dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 c003dc2:	687b      	ldr	r3, [r7, #4]
 c003dc4:	2200      	movs	r2, #0
 c003dc6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 c003dc8:	2300      	movs	r3, #0
}
 c003dca:	4618      	mov	r0, r3
 c003dcc:	3708      	adds	r7, #8
 c003dce:	46bd      	mov	sp, r7
 c003dd0:	bd80      	pop	{r7, pc}
 c003dd2:	bf00      	nop
 c003dd4:	520c0400 	.word	0x520c0400

0c003dd8 <HAL_HASH_MspInit>:
  * @brief  Initialize the HASH MSP.
  * @param  hhash HASH handle.
  * @retval None
  */
__weak void HAL_HASH_MspInit(HASH_HandleTypeDef *hhash)
{
 c003dd8:	b480      	push	{r7}
 c003dda:	b083      	sub	sp, #12
 c003ddc:	af00      	add	r7, sp, #0
 c003dde:	6078      	str	r0, [r7, #4]
  UNUSED(hhash);

  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_HASH_MspInit() can be implemented in the user file.
   */
}
 c003de0:	bf00      	nop
 c003de2:	370c      	adds	r7, #12
 c003de4:	46bd      	mov	sp, r7
 c003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003dea:	4770      	bx	lr

0c003dec <HASH_WriteData>:
  *         processing is suspended when possible and the Peripheral feeding point reached at
  *         suspension time is stored in the handle for resumption later on.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WriteData(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size)
{
 c003dec:	b480      	push	{r7}
 c003dee:	b087      	sub	sp, #28
 c003df0:	af00      	add	r7, sp, #0
 c003df2:	60f8      	str	r0, [r7, #12]
 c003df4:	60b9      	str	r1, [r7, #8]
 c003df6:	607a      	str	r2, [r7, #4]
  uint32_t buffercounter;
  __IO uint32_t inputaddr = (uint32_t) pInBuffer;
 c003df8:	68bb      	ldr	r3, [r7, #8]
 c003dfa:	613b      	str	r3, [r7, #16]

  for(buffercounter = 0U; buffercounter < Size; buffercounter+=4U)
 c003dfc:	2300      	movs	r3, #0
 c003dfe:	617b      	str	r3, [r7, #20]
 c003e00:	e057      	b.n	c003eb2 <HASH_WriteData+0xc6>
  {
    /* Write input data 4 bytes at a time */
    HASH->DIN = *(uint32_t*)inputaddr;
 c003e02:	693b      	ldr	r3, [r7, #16]
 c003e04:	4a30      	ldr	r2, [pc, #192]	; (c003ec8 <HASH_WriteData+0xdc>)
 c003e06:	681b      	ldr	r3, [r3, #0]
 c003e08:	6053      	str	r3, [r2, #4]
    inputaddr+=4U;
 c003e0a:	693b      	ldr	r3, [r7, #16]
 c003e0c:	3304      	adds	r3, #4
 c003e0e:	613b      	str	r3, [r7, #16]

    /* If the suspension flag has been raised and if the processing is not about
    to end, suspend processing */
    if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4U) < Size))
 c003e10:	68fb      	ldr	r3, [r7, #12]
 c003e12:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 c003e16:	2b01      	cmp	r3, #1
 c003e18:	d148      	bne.n	c003eac <HASH_WriteData+0xc0>
 c003e1a:	697b      	ldr	r3, [r7, #20]
 c003e1c:	3304      	adds	r3, #4
 c003e1e:	687a      	ldr	r2, [r7, #4]
 c003e20:	429a      	cmp	r2, r3
 c003e22:	d943      	bls.n	c003eac <HASH_WriteData+0xc0>
    {
      /* Wait for DINIS = 1, which occurs when 16 32-bit locations are free
      in the input buffer */
      if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))
 c003e24:	4b28      	ldr	r3, [pc, #160]	; (c003ec8 <HASH_WriteData+0xdc>)
 c003e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c003e28:	f003 0301 	and.w	r3, r3, #1
 c003e2c:	2b01      	cmp	r3, #1
 c003e2e:	d13d      	bne.n	c003eac <HASH_WriteData+0xc0>
      {
        /* Reset SuspendRequest */
        hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 c003e30:	68fb      	ldr	r3, [r7, #12]
 c003e32:	2200      	movs	r2, #0
 c003e34:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

        /* Depending whether the key or the input data were fed to the Peripheral, the feeding point
        reached at suspension time is not saved in the same handle fields */
        if ((hhash->Phase == HAL_HASH_PHASE_PROCESS) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2))
 c003e38:	68fb      	ldr	r3, [r7, #12]
 c003e3a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c003e3e:	2b02      	cmp	r3, #2
 c003e40:	d004      	beq.n	c003e4c <HASH_WriteData+0x60>
 c003e42:	68fb      	ldr	r3, [r7, #12]
 c003e44:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c003e48:	2b04      	cmp	r3, #4
 c003e4a:	d10a      	bne.n	c003e62 <HASH_WriteData+0x76>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashInBuffPtr =  (uint8_t *)inputaddr;
 c003e4c:	693b      	ldr	r3, [r7, #16]
 c003e4e:	461a      	mov	r2, r3
 c003e50:	68fb      	ldr	r3, [r7, #12]
 c003e52:	60da      	str	r2, [r3, #12]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashInCount    =  Size - (buffercounter + 4U);
 c003e54:	687a      	ldr	r2, [r7, #4]
 c003e56:	697b      	ldr	r3, [r7, #20]
 c003e58:	1ad3      	subs	r3, r2, r3
 c003e5a:	1f1a      	subs	r2, r3, #4
 c003e5c:	68fb      	ldr	r3, [r7, #12]
 c003e5e:	621a      	str	r2, [r3, #32]
 c003e60:	e01e      	b.n	c003ea0 <HASH_WriteData+0xb4>
        }
        else if ((hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1) || (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3))
 c003e62:	68fb      	ldr	r3, [r7, #12]
 c003e64:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c003e68:	2b03      	cmp	r3, #3
 c003e6a:	d004      	beq.n	c003e76 <HASH_WriteData+0x8a>
 c003e6c:	68fb      	ldr	r3, [r7, #12]
 c003e6e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c003e72:	2b05      	cmp	r3, #5
 c003e74:	d10a      	bne.n	c003e8c <HASH_WriteData+0xa0>
        {
          /* Save current reading and writing locations of Input and Output buffers */
          hhash->pHashKeyBuffPtr  =  (uint8_t *)inputaddr;
 c003e76:	693b      	ldr	r3, [r7, #16]
 c003e78:	461a      	mov	r2, r3
 c003e7a:	68fb      	ldr	r3, [r7, #12]
 c003e7c:	615a      	str	r2, [r3, #20]
          /* Save the number of bytes that remain to be processed at this point */
          hhash->HashKeyCount  =  Size - (buffercounter + 4U);
 c003e7e:	687a      	ldr	r2, [r7, #4]
 c003e80:	697b      	ldr	r3, [r7, #20]
 c003e82:	1ad3      	subs	r3, r2, r3
 c003e84:	1f1a      	subs	r2, r3, #4
 c003e86:	68fb      	ldr	r3, [r7, #12]
 c003e88:	629a      	str	r2, [r3, #40]	; 0x28
 c003e8a:	e009      	b.n	c003ea0 <HASH_WriteData+0xb4>
        }
        else
        {
          /* Unexpected phase: unlock process and report error */
          hhash->State = HAL_HASH_STATE_READY;
 c003e8c:	68fb      	ldr	r3, [r7, #12]
 c003e8e:	2201      	movs	r2, #1
 c003e90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          __HAL_UNLOCK(hhash);
 c003e94:	68fb      	ldr	r3, [r7, #12]
 c003e96:	2200      	movs	r2, #0
 c003e98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 c003e9c:	2301      	movs	r3, #1
 c003e9e:	e00d      	b.n	c003ebc <HASH_WriteData+0xd0>
        }

        /* Set the HASH state to Suspended and exit to stop entering data */
        hhash->State = HAL_HASH_STATE_SUSPENDED;
 c003ea0:	68fb      	ldr	r3, [r7, #12]
 c003ea2:	2208      	movs	r2, #8
 c003ea4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_OK;
 c003ea8:	2300      	movs	r3, #0
 c003eaa:	e007      	b.n	c003ebc <HASH_WriteData+0xd0>
  for(buffercounter = 0U; buffercounter < Size; buffercounter+=4U)
 c003eac:	697b      	ldr	r3, [r7, #20]
 c003eae:	3304      	adds	r3, #4
 c003eb0:	617b      	str	r3, [r7, #20]
 c003eb2:	697a      	ldr	r2, [r7, #20]
 c003eb4:	687b      	ldr	r3, [r7, #4]
 c003eb6:	429a      	cmp	r2, r3
 c003eb8:	d3a3      	bcc.n	c003e02 <HASH_WriteData+0x16>
      } /* if (__HAL_HASH_GET_FLAG(HASH_FLAG_DINIS))  */
    } /* if ((hhash->SuspendRequest == HAL_HASH_SUSPEND) && ((buffercounter+4) < Size)) */
  }   /* for(buffercounter = 0; buffercounter < Size; buffercounter+=4)                 */

  /* At this point, all the data have been entered to the Peripheral: exit */
  return  HAL_OK;
 c003eba:	2300      	movs	r3, #0
}
 c003ebc:	4618      	mov	r0, r3
 c003ebe:	371c      	adds	r7, #28
 c003ec0:	46bd      	mov	sp, r7
 c003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003ec6:	4770      	bx	lr
 c003ec8:	520c0400 	.word	0x520c0400

0c003ecc <HASH_GetDigest>:
  * @param  pMsgDigest pointer to the computed digest.
  * @param  Size message digest size in bytes.
  * @retval None
  */
static void HASH_GetDigest(uint8_t *pMsgDigest, uint8_t Size)
{
 c003ecc:	b480      	push	{r7}
 c003ece:	b09d      	sub	sp, #116	; 0x74
 c003ed0:	af00      	add	r7, sp, #0
 c003ed2:	6078      	str	r0, [r7, #4]
 c003ed4:	460b      	mov	r3, r1
 c003ed6:	70fb      	strb	r3, [r7, #3]
  uint32_t msgdigest = (uint32_t)pMsgDigest;
 c003ed8:	687b      	ldr	r3, [r7, #4]
 c003eda:	66fb      	str	r3, [r7, #108]	; 0x6c

  switch(Size)
 c003edc:	78fb      	ldrb	r3, [r7, #3]
 c003ede:	3b10      	subs	r3, #16
 c003ee0:	2b10      	cmp	r3, #16
 c003ee2:	f200 810d 	bhi.w	c004100 <HASH_GetDigest+0x234>
 c003ee6:	a201      	add	r2, pc, #4	; (adr r2, c003eec <HASH_GetDigest+0x20>)
 c003ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c003eec:	0c003f31 	.word	0x0c003f31
 c003ef0:	0c004101 	.word	0x0c004101
 c003ef4:	0c004101 	.word	0x0c004101
 c003ef8:	0c004101 	.word	0x0c004101
 c003efc:	0c003f7d 	.word	0x0c003f7d
 c003f00:	0c004101 	.word	0x0c004101
 c003f04:	0c004101 	.word	0x0c004101
 c003f08:	0c004101 	.word	0x0c004101
 c003f0c:	0c004101 	.word	0x0c004101
 c003f10:	0c004101 	.word	0x0c004101
 c003f14:	0c004101 	.word	0x0c004101
 c003f18:	0c004101 	.word	0x0c004101
 c003f1c:	0c003fdd 	.word	0x0c003fdd
 c003f20:	0c004101 	.word	0x0c004101
 c003f24:	0c004101 	.word	0x0c004101
 c003f28:	0c004101 	.word	0x0c004101
 c003f2c:	0c004065 	.word	0x0c004065
  {
    /* Read the message digest */
    case 16:  /* MD5 */
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 c003f30:	4b77      	ldr	r3, [pc, #476]	; (c004110 <HASH_GetDigest+0x244>)
 c003f32:	68da      	ldr	r2, [r3, #12]
 c003f34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f36:	65fa      	str	r2, [r7, #92]	; 0x5c
  \return               Reversed value
 */
__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
{
#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
  return __builtin_bswap32(value);
 c003f38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 c003f3a:	ba12      	rev	r2, r2
 c003f3c:	601a      	str	r2, [r3, #0]
      msgdigest+=4U;
 c003f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f40:	3304      	adds	r3, #4
 c003f42:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 c003f44:	4b72      	ldr	r3, [pc, #456]	; (c004110 <HASH_GetDigest+0x244>)
 c003f46:	691a      	ldr	r2, [r3, #16]
 c003f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f4a:	663a      	str	r2, [r7, #96]	; 0x60
 c003f4c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 c003f4e:	ba12      	rev	r2, r2
 c003f50:	601a      	str	r2, [r3, #0]
      msgdigest+=4U;
 c003f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f54:	3304      	adds	r3, #4
 c003f56:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 c003f58:	4b6d      	ldr	r3, [pc, #436]	; (c004110 <HASH_GetDigest+0x244>)
 c003f5a:	695a      	ldr	r2, [r3, #20]
 c003f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f5e:	667a      	str	r2, [r7, #100]	; 0x64
 c003f60:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 c003f62:	ba12      	rev	r2, r2
 c003f64:	601a      	str	r2, [r3, #0]
      msgdigest+=4U;
 c003f66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f68:	3304      	adds	r3, #4
 c003f6a:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 c003f6c:	4b68      	ldr	r3, [pc, #416]	; (c004110 <HASH_GetDigest+0x244>)
 c003f6e:	699a      	ldr	r2, [r3, #24]
 c003f70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f72:	66ba      	str	r2, [r7, #104]	; 0x68
 c003f74:	6eba      	ldr	r2, [r7, #104]	; 0x68
 c003f76:	ba12      	rev	r2, r2
 c003f78:	601a      	str	r2, [r3, #0]
    break;
 c003f7a:	e0c2      	b.n	c004102 <HASH_GetDigest+0x236>
    case 20:  /* SHA1 */
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 c003f7c:	4b64      	ldr	r3, [pc, #400]	; (c004110 <HASH_GetDigest+0x244>)
 c003f7e:	68da      	ldr	r2, [r3, #12]
 c003f80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f82:	64ba      	str	r2, [r7, #72]	; 0x48
 c003f84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 c003f86:	ba12      	rev	r2, r2
 c003f88:	601a      	str	r2, [r3, #0]
      msgdigest+=4U;
 c003f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f8c:	3304      	adds	r3, #4
 c003f8e:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 c003f90:	4b5f      	ldr	r3, [pc, #380]	; (c004110 <HASH_GetDigest+0x244>)
 c003f92:	691a      	ldr	r2, [r3, #16]
 c003f94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003f96:	64fa      	str	r2, [r7, #76]	; 0x4c
 c003f98:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 c003f9a:	ba12      	rev	r2, r2
 c003f9c:	601a      	str	r2, [r3, #0]
      msgdigest+=4U;
 c003f9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003fa0:	3304      	adds	r3, #4
 c003fa2:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 c003fa4:	4b5a      	ldr	r3, [pc, #360]	; (c004110 <HASH_GetDigest+0x244>)
 c003fa6:	695a      	ldr	r2, [r3, #20]
 c003fa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003faa:	653a      	str	r2, [r7, #80]	; 0x50
 c003fac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 c003fae:	ba12      	rev	r2, r2
 c003fb0:	601a      	str	r2, [r3, #0]
      msgdigest+=4U;
 c003fb2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003fb4:	3304      	adds	r3, #4
 c003fb6:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 c003fb8:	4b55      	ldr	r3, [pc, #340]	; (c004110 <HASH_GetDigest+0x244>)
 c003fba:	699a      	ldr	r2, [r3, #24]
 c003fbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003fbe:	657a      	str	r2, [r7, #84]	; 0x54
 c003fc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 c003fc2:	ba12      	rev	r2, r2
 c003fc4:	601a      	str	r2, [r3, #0]
      msgdigest+=4U;
 c003fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003fc8:	3304      	adds	r3, #4
 c003fca:	66fb      	str	r3, [r7, #108]	; 0x6c
      *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 c003fcc:	4b50      	ldr	r3, [pc, #320]	; (c004110 <HASH_GetDigest+0x244>)
 c003fce:	69da      	ldr	r2, [r3, #28]
 c003fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003fd2:	65ba      	str	r2, [r7, #88]	; 0x58
 c003fd4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 c003fd6:	ba12      	rev	r2, r2
 c003fd8:	601a      	str	r2, [r3, #0]
    break;
 c003fda:	e092      	b.n	c004102 <HASH_GetDigest+0x236>
  case 28:  /* SHA224 */
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 c003fdc:	4b4c      	ldr	r3, [pc, #304]	; (c004110 <HASH_GetDigest+0x244>)
 c003fde:	68da      	ldr	r2, [r3, #12]
 c003fe0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003fe2:	62fa      	str	r2, [r7, #44]	; 0x2c
 c003fe4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 c003fe6:	ba12      	rev	r2, r2
 c003fe8:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c003fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003fec:	3304      	adds	r3, #4
 c003fee:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 c003ff0:	4b47      	ldr	r3, [pc, #284]	; (c004110 <HASH_GetDigest+0x244>)
 c003ff2:	691a      	ldr	r2, [r3, #16]
 c003ff4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c003ff6:	633a      	str	r2, [r7, #48]	; 0x30
 c003ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 c003ffa:	ba12      	rev	r2, r2
 c003ffc:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c003ffe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004000:	3304      	adds	r3, #4
 c004002:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 c004004:	4b42      	ldr	r3, [pc, #264]	; (c004110 <HASH_GetDigest+0x244>)
 c004006:	695a      	ldr	r2, [r3, #20]
 c004008:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00400a:	637a      	str	r2, [r7, #52]	; 0x34
 c00400c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 c00400e:	ba12      	rev	r2, r2
 c004010:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c004012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004014:	3304      	adds	r3, #4
 c004016:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 c004018:	4b3d      	ldr	r3, [pc, #244]	; (c004110 <HASH_GetDigest+0x244>)
 c00401a:	699a      	ldr	r2, [r3, #24]
 c00401c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00401e:	63ba      	str	r2, [r7, #56]	; 0x38
 c004020:	6bba      	ldr	r2, [r7, #56]	; 0x38
 c004022:	ba12      	rev	r2, r2
 c004024:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c004026:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004028:	3304      	adds	r3, #4
 c00402a:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 c00402c:	4b38      	ldr	r3, [pc, #224]	; (c004110 <HASH_GetDigest+0x244>)
 c00402e:	69da      	ldr	r2, [r3, #28]
 c004030:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004032:	63fa      	str	r2, [r7, #60]	; 0x3c
 c004034:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 c004036:	ba12      	rev	r2, r2
 c004038:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c00403a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00403c:	3304      	adds	r3, #4
 c00403e:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 c004040:	4b34      	ldr	r3, [pc, #208]	; (c004114 <HASH_GetDigest+0x248>)
 c004042:	695a      	ldr	r2, [r3, #20]
 c004044:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004046:	643a      	str	r2, [r7, #64]	; 0x40
 c004048:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 c00404a:	ba12      	rev	r2, r2
 c00404c:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c00404e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004050:	3304      	adds	r3, #4
 c004052:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 c004054:	4b2f      	ldr	r3, [pc, #188]	; (c004114 <HASH_GetDigest+0x248>)
 c004056:	699a      	ldr	r2, [r3, #24]
 c004058:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00405a:	647a      	str	r2, [r7, #68]	; 0x44
 c00405c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 c00405e:	ba12      	rev	r2, r2
 c004060:	601a      	str	r2, [r3, #0]
    break;
 c004062:	e04e      	b.n	c004102 <HASH_GetDigest+0x236>
  case 32:   /* SHA256 */
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[0]);
 c004064:	4b2a      	ldr	r3, [pc, #168]	; (c004110 <HASH_GetDigest+0x244>)
 c004066:	68da      	ldr	r2, [r3, #12]
 c004068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00406a:	60fa      	str	r2, [r7, #12]
 c00406c:	68fa      	ldr	r2, [r7, #12]
 c00406e:	ba12      	rev	r2, r2
 c004070:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c004072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004074:	3304      	adds	r3, #4
 c004076:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[1]);
 c004078:	4b25      	ldr	r3, [pc, #148]	; (c004110 <HASH_GetDigest+0x244>)
 c00407a:	691a      	ldr	r2, [r3, #16]
 c00407c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00407e:	613a      	str	r2, [r7, #16]
 c004080:	693a      	ldr	r2, [r7, #16]
 c004082:	ba12      	rev	r2, r2
 c004084:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c004086:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004088:	3304      	adds	r3, #4
 c00408a:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[2]);
 c00408c:	4b20      	ldr	r3, [pc, #128]	; (c004110 <HASH_GetDigest+0x244>)
 c00408e:	695a      	ldr	r2, [r3, #20]
 c004090:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c004092:	617a      	str	r2, [r7, #20]
 c004094:	697a      	ldr	r2, [r7, #20]
 c004096:	ba12      	rev	r2, r2
 c004098:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c00409a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c00409c:	3304      	adds	r3, #4
 c00409e:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[3]);
 c0040a0:	4b1b      	ldr	r3, [pc, #108]	; (c004110 <HASH_GetDigest+0x244>)
 c0040a2:	699a      	ldr	r2, [r3, #24]
 c0040a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040a6:	61ba      	str	r2, [r7, #24]
 c0040a8:	69ba      	ldr	r2, [r7, #24]
 c0040aa:	ba12      	rev	r2, r2
 c0040ac:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c0040ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040b0:	3304      	adds	r3, #4
 c0040b2:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH->HR[4]);
 c0040b4:	4b16      	ldr	r3, [pc, #88]	; (c004110 <HASH_GetDigest+0x244>)
 c0040b6:	69da      	ldr	r2, [r3, #28]
 c0040b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040ba:	61fa      	str	r2, [r7, #28]
 c0040bc:	69fa      	ldr	r2, [r7, #28]
 c0040be:	ba12      	rev	r2, r2
 c0040c0:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c0040c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040c4:	3304      	adds	r3, #4
 c0040c6:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[5]);
 c0040c8:	4b12      	ldr	r3, [pc, #72]	; (c004114 <HASH_GetDigest+0x248>)
 c0040ca:	695a      	ldr	r2, [r3, #20]
 c0040cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040ce:	623a      	str	r2, [r7, #32]
 c0040d0:	6a3a      	ldr	r2, [r7, #32]
 c0040d2:	ba12      	rev	r2, r2
 c0040d4:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c0040d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040d8:	3304      	adds	r3, #4
 c0040da:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[6]);
 c0040dc:	4b0d      	ldr	r3, [pc, #52]	; (c004114 <HASH_GetDigest+0x248>)
 c0040de:	699a      	ldr	r2, [r3, #24]
 c0040e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040e2:	627a      	str	r2, [r7, #36]	; 0x24
 c0040e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 c0040e6:	ba12      	rev	r2, r2
 c0040e8:	601a      	str	r2, [r3, #0]
    msgdigest+=4U;
 c0040ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040ec:	3304      	adds	r3, #4
 c0040ee:	66fb      	str	r3, [r7, #108]	; 0x6c
    *(uint32_t*)(msgdigest) = __REV(HASH_DIGEST->HR[7]);
 c0040f0:	4b08      	ldr	r3, [pc, #32]	; (c004114 <HASH_GetDigest+0x248>)
 c0040f2:	69da      	ldr	r2, [r3, #28]
 c0040f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 c0040f6:	62ba      	str	r2, [r7, #40]	; 0x28
 c0040f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 c0040fa:	ba12      	rev	r2, r2
 c0040fc:	601a      	str	r2, [r3, #0]
    break;
 c0040fe:	e000      	b.n	c004102 <HASH_GetDigest+0x236>
    default:
    break;
 c004100:	bf00      	nop
  }
}
 c004102:	bf00      	nop
 c004104:	3774      	adds	r7, #116	; 0x74
 c004106:	46bd      	mov	sp, r7
 c004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00410c:	4770      	bx	lr
 c00410e:	bf00      	nop
 c004110:	520c0400 	.word	0x520c0400
 c004114:	520c0710 	.word	0x520c0710

0c004118 <HASH_WaitOnFlagUntilTimeout>:
  * @param  Status the Flag status (SET or RESET).
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef HASH_WaitOnFlagUntilTimeout(HASH_HandleTypeDef *hhash, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 c004118:	b580      	push	{r7, lr}
 c00411a:	b086      	sub	sp, #24
 c00411c:	af00      	add	r7, sp, #0
 c00411e:	60f8      	str	r0, [r7, #12]
 c004120:	60b9      	str	r1, [r7, #8]
 c004122:	603b      	str	r3, [r7, #0]
 c004124:	4613      	mov	r3, r2
 c004126:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = HAL_GetTick();
 c004128:	f7fe ff24 	bl	c002f74 <HAL_GetTick>
 c00412c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 c00412e:	79fb      	ldrb	r3, [r7, #7]
 c004130:	2b00      	cmp	r3, #0
 c004132:	d155      	bne.n	c0041e0 <HASH_WaitOnFlagUntilTimeout+0xc8>
  {
    while(__HAL_HASH_GET_FLAG(Flag) == RESET)
 c004134:	e01c      	b.n	c004170 <HASH_WaitOnFlagUntilTimeout+0x58>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 c004136:	683b      	ldr	r3, [r7, #0]
 c004138:	f1b3 3fff 	cmp.w	r3, #4294967295
 c00413c:	d018      	beq.n	c004170 <HASH_WaitOnFlagUntilTimeout+0x58>
      {
        if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 c00413e:	f7fe ff19 	bl	c002f74 <HAL_GetTick>
 c004142:	4602      	mov	r2, r0
 c004144:	697b      	ldr	r3, [r7, #20]
 c004146:	1ad3      	subs	r3, r2, r3
 c004148:	683a      	ldr	r2, [r7, #0]
 c00414a:	429a      	cmp	r2, r3
 c00414c:	d302      	bcc.n	c004154 <HASH_WaitOnFlagUntilTimeout+0x3c>
 c00414e:	683b      	ldr	r3, [r7, #0]
 c004150:	2b00      	cmp	r3, #0
 c004152:	d10d      	bne.n	c004170 <HASH_WaitOnFlagUntilTimeout+0x58>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 c004154:	68fb      	ldr	r3, [r7, #12]
 c004156:	2201      	movs	r2, #1
 c004158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 c00415c:	68fb      	ldr	r3, [r7, #12]
 c00415e:	2203      	movs	r2, #3
 c004160:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 c004164:	68fb      	ldr	r3, [r7, #12]
 c004166:	2200      	movs	r2, #0
 c004168:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 c00416c:	2303      	movs	r3, #3
 c00416e:	e052      	b.n	c004216 <HASH_WaitOnFlagUntilTimeout+0xfe>
    while(__HAL_HASH_GET_FLAG(Flag) == RESET)
 c004170:	68bb      	ldr	r3, [r7, #8]
 c004172:	2b08      	cmp	r3, #8
 c004174:	d90a      	bls.n	c00418c <HASH_WaitOnFlagUntilTimeout+0x74>
 c004176:	4b2a      	ldr	r3, [pc, #168]	; (c004220 <HASH_WaitOnFlagUntilTimeout+0x108>)
 c004178:	681a      	ldr	r2, [r3, #0]
 c00417a:	68bb      	ldr	r3, [r7, #8]
 c00417c:	4013      	ands	r3, r2
 c00417e:	68ba      	ldr	r2, [r7, #8]
 c004180:	429a      	cmp	r2, r3
 c004182:	bf14      	ite	ne
 c004184:	2301      	movne	r3, #1
 c004186:	2300      	moveq	r3, #0
 c004188:	b2db      	uxtb	r3, r3
 c00418a:	e009      	b.n	c0041a0 <HASH_WaitOnFlagUntilTimeout+0x88>
 c00418c:	4b24      	ldr	r3, [pc, #144]	; (c004220 <HASH_WaitOnFlagUntilTimeout+0x108>)
 c00418e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c004190:	68bb      	ldr	r3, [r7, #8]
 c004192:	4013      	ands	r3, r2
 c004194:	68ba      	ldr	r2, [r7, #8]
 c004196:	429a      	cmp	r2, r3
 c004198:	bf14      	ite	ne
 c00419a:	2301      	movne	r3, #1
 c00419c:	2300      	moveq	r3, #0
 c00419e:	b2db      	uxtb	r3, r3
 c0041a0:	2b00      	cmp	r3, #0
 c0041a2:	d1c8      	bne.n	c004136 <HASH_WaitOnFlagUntilTimeout+0x1e>
 c0041a4:	e036      	b.n	c004214 <HASH_WaitOnFlagUntilTimeout+0xfc>
  else
  {
    while(__HAL_HASH_GET_FLAG(Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 c0041a6:	683b      	ldr	r3, [r7, #0]
 c0041a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 c0041ac:	d018      	beq.n	c0041e0 <HASH_WaitOnFlagUntilTimeout+0xc8>
      {
        if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 c0041ae:	f7fe fee1 	bl	c002f74 <HAL_GetTick>
 c0041b2:	4602      	mov	r2, r0
 c0041b4:	697b      	ldr	r3, [r7, #20]
 c0041b6:	1ad3      	subs	r3, r2, r3
 c0041b8:	683a      	ldr	r2, [r7, #0]
 c0041ba:	429a      	cmp	r2, r3
 c0041bc:	d302      	bcc.n	c0041c4 <HASH_WaitOnFlagUntilTimeout+0xac>
 c0041be:	683b      	ldr	r3, [r7, #0]
 c0041c0:	2b00      	cmp	r3, #0
 c0041c2:	d10d      	bne.n	c0041e0 <HASH_WaitOnFlagUntilTimeout+0xc8>
        {
          /* Set State to Ready to be able to restart later on */
          hhash->State  = HAL_HASH_STATE_READY;
 c0041c4:	68fb      	ldr	r3, [r7, #12]
 c0041c6:	2201      	movs	r2, #1
 c0041c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          /* Store time out issue in handle status */
          hhash->Status = HAL_TIMEOUT;
 c0041cc:	68fb      	ldr	r3, [r7, #12]
 c0041ce:	2203      	movs	r2, #3
 c0041d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

          /* Process Unlocked */
          __HAL_UNLOCK(hhash);
 c0041d4:	68fb      	ldr	r3, [r7, #12]
 c0041d6:	2200      	movs	r2, #0
 c0041d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 c0041dc:	2303      	movs	r3, #3
 c0041de:	e01a      	b.n	c004216 <HASH_WaitOnFlagUntilTimeout+0xfe>
    while(__HAL_HASH_GET_FLAG(Flag) != RESET)
 c0041e0:	68bb      	ldr	r3, [r7, #8]
 c0041e2:	2b08      	cmp	r3, #8
 c0041e4:	d90a      	bls.n	c0041fc <HASH_WaitOnFlagUntilTimeout+0xe4>
 c0041e6:	4b0e      	ldr	r3, [pc, #56]	; (c004220 <HASH_WaitOnFlagUntilTimeout+0x108>)
 c0041e8:	681a      	ldr	r2, [r3, #0]
 c0041ea:	68bb      	ldr	r3, [r7, #8]
 c0041ec:	4013      	ands	r3, r2
 c0041ee:	68ba      	ldr	r2, [r7, #8]
 c0041f0:	429a      	cmp	r2, r3
 c0041f2:	bf0c      	ite	eq
 c0041f4:	2301      	moveq	r3, #1
 c0041f6:	2300      	movne	r3, #0
 c0041f8:	b2db      	uxtb	r3, r3
 c0041fa:	e009      	b.n	c004210 <HASH_WaitOnFlagUntilTimeout+0xf8>
 c0041fc:	4b08      	ldr	r3, [pc, #32]	; (c004220 <HASH_WaitOnFlagUntilTimeout+0x108>)
 c0041fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c004200:	68bb      	ldr	r3, [r7, #8]
 c004202:	4013      	ands	r3, r2
 c004204:	68ba      	ldr	r2, [r7, #8]
 c004206:	429a      	cmp	r2, r3
 c004208:	bf0c      	ite	eq
 c00420a:	2301      	moveq	r3, #1
 c00420c:	2300      	movne	r3, #0
 c00420e:	b2db      	uxtb	r3, r3
 c004210:	2b00      	cmp	r3, #0
 c004212:	d1c8      	bne.n	c0041a6 <HASH_WaitOnFlagUntilTimeout+0x8e>
        }
      }
    }
  }
  return HAL_OK;
 c004214:	2300      	movs	r3, #0
}
 c004216:	4618      	mov	r0, r3
 c004218:	3718      	adds	r7, #24
 c00421a:	46bd      	mov	sp, r7
 c00421c:	bd80      	pop	{r7, pc}
 c00421e:	bf00      	nop
 c004220:	520c0400 	.word	0x520c0400

0c004224 <HMAC_Processing>:
  * @param  hhash HASH handle.
  * @param  Timeout Timeout value.
  * @retval HAL status
  */
static HAL_StatusTypeDef HMAC_Processing(HASH_HandleTypeDef *hhash, uint32_t Timeout)
{
 c004224:	b580      	push	{r7, lr}
 c004226:	b082      	sub	sp, #8
 c004228:	af00      	add	r7, sp, #0
 c00422a:	6078      	str	r0, [r7, #4]
 c00422c:	6039      	str	r1, [r7, #0]
  /* Ensure first that Phase is correct */
  if ((hhash->Phase != HAL_HASH_PHASE_HMAC_STEP_1) && (hhash->Phase != HAL_HASH_PHASE_HMAC_STEP_2) && (hhash->Phase != HAL_HASH_PHASE_HMAC_STEP_3))
 c00422e:	687b      	ldr	r3, [r7, #4]
 c004230:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c004234:	2b03      	cmp	r3, #3
 c004236:	d013      	beq.n	c004260 <HMAC_Processing+0x3c>
 c004238:	687b      	ldr	r3, [r7, #4]
 c00423a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c00423e:	2b04      	cmp	r3, #4
 c004240:	d00e      	beq.n	c004260 <HMAC_Processing+0x3c>
 c004242:	687b      	ldr	r3, [r7, #4]
 c004244:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c004248:	2b05      	cmp	r3, #5
 c00424a:	d009      	beq.n	c004260 <HMAC_Processing+0x3c>
  {
    /* Change the HASH state */
    hhash->State = HAL_HASH_STATE_READY;
 c00424c:	687b      	ldr	r3, [r7, #4]
 c00424e:	2201      	movs	r2, #1
 c004250:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlock */
    __HAL_UNLOCK(hhash);
 c004254:	687b      	ldr	r3, [r7, #4]
 c004256:	2200      	movs	r2, #0
 c004258:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return function status */
    return HAL_ERROR;
 c00425c:	2301      	movs	r3, #1
 c00425e:	e108      	b.n	c004472 <HMAC_Processing+0x24e>
  }

  /* HMAC Step 1 processing */
  if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_1)
 c004260:	687b      	ldr	r3, [r7, #4]
 c004262:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c004266:	2b03      	cmp	r3, #3
 c004268:	d142      	bne.n	c0042f0 <HMAC_Processing+0xcc>
  {
    /************************** STEP 1 ******************************************/
    /* Configure the Number of valid bits in last word of the message */
    __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);
 c00426a:	4b84      	ldr	r3, [pc, #528]	; (c00447c <HMAC_Processing+0x258>)
 c00426c:	689b      	ldr	r3, [r3, #8]
 c00426e:	f023 021f 	bic.w	r2, r3, #31
 c004272:	687b      	ldr	r3, [r7, #4]
 c004274:	685b      	ldr	r3, [r3, #4]
 c004276:	f003 0303 	and.w	r3, r3, #3
 c00427a:	00db      	lsls	r3, r3, #3
 c00427c:	497f      	ldr	r1, [pc, #508]	; (c00447c <HMAC_Processing+0x258>)
 c00427e:	4313      	orrs	r3, r2
 c004280:	608b      	str	r3, [r1, #8]

    /* Write input buffer in Data register */
    hhash->Status = HASH_WriteData(hhash, hhash->pHashKeyBuffPtr, hhash->HashKeyCount);
 c004282:	687b      	ldr	r3, [r7, #4]
 c004284:	6959      	ldr	r1, [r3, #20]
 c004286:	687b      	ldr	r3, [r7, #4]
 c004288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00428a:	461a      	mov	r2, r3
 c00428c:	6878      	ldr	r0, [r7, #4]
 c00428e:	f7ff fdad 	bl	c003dec <HASH_WriteData>
 c004292:	4603      	mov	r3, r0
 c004294:	461a      	mov	r2, r3
 c004296:	687b      	ldr	r3, [r7, #4]
 c004298:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 c00429c:	687b      	ldr	r3, [r7, #4]
 c00429e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 c0042a2:	2b00      	cmp	r3, #0
 c0042a4:	d003      	beq.n	c0042ae <HMAC_Processing+0x8a>
    {
      return hhash->Status;
 c0042a6:	687b      	ldr	r3, [r7, #4]
 c0042a8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 c0042ac:	e0e1      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* Check whether or not key entering process has been suspended */
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 c0042ae:	687b      	ldr	r3, [r7, #4]
 c0042b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c0042b4:	b2db      	uxtb	r3, r3
 c0042b6:	2b08      	cmp	r3, #8
 c0042b8:	d105      	bne.n	c0042c6 <HMAC_Processing+0xa2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hhash);
 c0042ba:	687b      	ldr	r3, [r7, #4]
 c0042bc:	2200      	movs	r2, #0
 c0042be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Stop right there and return function status */
      return HAL_OK;
 c0042c2:	2300      	movs	r3, #0
 c0042c4:	e0d5      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* No processing suspension at this point: set DCAL bit. */
    __HAL_HASH_START_DIGEST();
 c0042c6:	4b6d      	ldr	r3, [pc, #436]	; (c00447c <HMAC_Processing+0x258>)
 c0042c8:	689b      	ldr	r3, [r3, #8]
 c0042ca:	4a6c      	ldr	r2, [pc, #432]	; (c00447c <HMAC_Processing+0x258>)
 c0042cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c0042d0:	6093      	str	r3, [r2, #8]

    /* Wait for BUSY flag to be cleared */
    if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, Timeout) != HAL_OK)
 c0042d2:	683b      	ldr	r3, [r7, #0]
 c0042d4:	2201      	movs	r2, #1
 c0042d6:	2108      	movs	r1, #8
 c0042d8:	6878      	ldr	r0, [r7, #4]
 c0042da:	f7ff ff1d 	bl	c004118 <HASH_WaitOnFlagUntilTimeout>
 c0042de:	4603      	mov	r3, r0
 c0042e0:	2b00      	cmp	r3, #0
 c0042e2:	d001      	beq.n	c0042e8 <HMAC_Processing+0xc4>
    {
      return HAL_TIMEOUT;
 c0042e4:	2303      	movs	r3, #3
 c0042e6:	e0c4      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* Move from Step 1 to Step 2 */
    hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_2;
 c0042e8:	687b      	ldr	r3, [r7, #4]
 c0042ea:	2204      	movs	r2, #4
 c0042ec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  /* HMAC Step 2 processing.
     After phase check, HMAC_Processing() may
     - directly start up from this point in resumption case
       if the same Step 2 processing was suspended previously
    - or fall through from the Step 1 processing carried out hereabove */
  if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_2)
 c0042f0:	687b      	ldr	r3, [r7, #4]
 c0042f2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c0042f6:	2b04      	cmp	r3, #4
 c0042f8:	d14a      	bne.n	c004390 <HMAC_Processing+0x16c>
  {
    /************************** STEP 2 ******************************************/
    /* Configure the Number of valid bits in last word of the message */
    __HAL_HASH_SET_NBVALIDBITS(hhash->HashBuffSize);
 c0042fa:	4b60      	ldr	r3, [pc, #384]	; (c00447c <HMAC_Processing+0x258>)
 c0042fc:	689b      	ldr	r3, [r3, #8]
 c0042fe:	f023 021f 	bic.w	r2, r3, #31
 c004302:	687b      	ldr	r3, [r7, #4]
 c004304:	69db      	ldr	r3, [r3, #28]
 c004306:	f003 0303 	and.w	r3, r3, #3
 c00430a:	00db      	lsls	r3, r3, #3
 c00430c:	495b      	ldr	r1, [pc, #364]	; (c00447c <HMAC_Processing+0x258>)
 c00430e:	4313      	orrs	r3, r2
 c004310:	608b      	str	r3, [r1, #8]

    /* Write input buffer in Data register */
    hhash->Status = HASH_WriteData(hhash, hhash->pHashInBuffPtr, hhash->HashInCount);
 c004312:	687b      	ldr	r3, [r7, #4]
 c004314:	68d9      	ldr	r1, [r3, #12]
 c004316:	687b      	ldr	r3, [r7, #4]
 c004318:	6a1b      	ldr	r3, [r3, #32]
 c00431a:	461a      	mov	r2, r3
 c00431c:	6878      	ldr	r0, [r7, #4]
 c00431e:	f7ff fd65 	bl	c003dec <HASH_WriteData>
 c004322:	4603      	mov	r3, r0
 c004324:	461a      	mov	r2, r3
 c004326:	687b      	ldr	r3, [r7, #4]
 c004328:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 c00432c:	687b      	ldr	r3, [r7, #4]
 c00432e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 c004332:	2b00      	cmp	r3, #0
 c004334:	d003      	beq.n	c00433e <HMAC_Processing+0x11a>
    {
      return hhash->Status;
 c004336:	687b      	ldr	r3, [r7, #4]
 c004338:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 c00433c:	e099      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* Check whether or not data entering process has been suspended */
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 c00433e:	687b      	ldr	r3, [r7, #4]
 c004340:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c004344:	b2db      	uxtb	r3, r3
 c004346:	2b08      	cmp	r3, #8
 c004348:	d105      	bne.n	c004356 <HMAC_Processing+0x132>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hhash);
 c00434a:	687b      	ldr	r3, [r7, #4]
 c00434c:	2200      	movs	r2, #0
 c00434e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Stop right there and return function status */
      return HAL_OK;
 c004352:	2300      	movs	r3, #0
 c004354:	e08d      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* No processing suspension at this point: set DCAL bit. */
    __HAL_HASH_START_DIGEST();
 c004356:	4b49      	ldr	r3, [pc, #292]	; (c00447c <HMAC_Processing+0x258>)
 c004358:	689b      	ldr	r3, [r3, #8]
 c00435a:	4a48      	ldr	r2, [pc, #288]	; (c00447c <HMAC_Processing+0x258>)
 c00435c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c004360:	6093      	str	r3, [r2, #8]

    /* Wait for BUSY flag to be cleared */
    if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_BUSY, SET, Timeout) != HAL_OK)
 c004362:	683b      	ldr	r3, [r7, #0]
 c004364:	2201      	movs	r2, #1
 c004366:	2108      	movs	r1, #8
 c004368:	6878      	ldr	r0, [r7, #4]
 c00436a:	f7ff fed5 	bl	c004118 <HASH_WaitOnFlagUntilTimeout>
 c00436e:	4603      	mov	r3, r0
 c004370:	2b00      	cmp	r3, #0
 c004372:	d001      	beq.n	c004378 <HMAC_Processing+0x154>
    {
      return HAL_TIMEOUT;
 c004374:	2303      	movs	r3, #3
 c004376:	e07c      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* Move from Step 2 to Step 3 */
    hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_3;
 c004378:	687b      	ldr	r3, [r7, #4]
 c00437a:	2205      	movs	r2, #5
 c00437c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    /* In case Step 1 phase was suspended then resumed,
       set again Key input buffers and size before moving to
       next step */
    hhash->pHashKeyBuffPtr = hhash->Init.pKey;
 c004380:	687b      	ldr	r3, [r7, #4]
 c004382:	689a      	ldr	r2, [r3, #8]
 c004384:	687b      	ldr	r3, [r7, #4]
 c004386:	615a      	str	r2, [r3, #20]
    hhash->HashKeyCount    = hhash->Init.KeySize;
 c004388:	687b      	ldr	r3, [r7, #4]
 c00438a:	685a      	ldr	r2, [r3, #4]
 c00438c:	687b      	ldr	r3, [r7, #4]
 c00438e:	629a      	str	r2, [r3, #40]	; 0x28
 /* HMAC Step 3 processing.
     After phase check, HMAC_Processing() may
     - directly start up from this point in resumption case
       if the same Step 3 processing was suspended previously
    - or fall through from the Step 2 processing carried out hereabove */
  if (hhash->Phase == HAL_HASH_PHASE_HMAC_STEP_3)
 c004390:	687b      	ldr	r3, [r7, #4]
 c004392:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c004396:	2b05      	cmp	r3, #5
 c004398:	d162      	bne.n	c004460 <HMAC_Processing+0x23c>
  {
    /************************** STEP 3 ******************************************/
    /* Configure the Number of valid bits in last word of the message */
    __HAL_HASH_SET_NBVALIDBITS(hhash->Init.KeySize);
 c00439a:	4b38      	ldr	r3, [pc, #224]	; (c00447c <HMAC_Processing+0x258>)
 c00439c:	689b      	ldr	r3, [r3, #8]
 c00439e:	f023 021f 	bic.w	r2, r3, #31
 c0043a2:	687b      	ldr	r3, [r7, #4]
 c0043a4:	685b      	ldr	r3, [r3, #4]
 c0043a6:	f003 0303 	and.w	r3, r3, #3
 c0043aa:	00db      	lsls	r3, r3, #3
 c0043ac:	4933      	ldr	r1, [pc, #204]	; (c00447c <HMAC_Processing+0x258>)
 c0043ae:	4313      	orrs	r3, r2
 c0043b0:	608b      	str	r3, [r1, #8]

    /* Write input buffer in Data register */
    hhash->Status = HASH_WriteData(hhash, hhash->pHashKeyBuffPtr, hhash->HashKeyCount);
 c0043b2:	687b      	ldr	r3, [r7, #4]
 c0043b4:	6959      	ldr	r1, [r3, #20]
 c0043b6:	687b      	ldr	r3, [r7, #4]
 c0043b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0043ba:	461a      	mov	r2, r3
 c0043bc:	6878      	ldr	r0, [r7, #4]
 c0043be:	f7ff fd15 	bl	c003dec <HASH_WriteData>
 c0043c2:	4603      	mov	r3, r0
 c0043c4:	461a      	mov	r2, r3
 c0043c6:	687b      	ldr	r3, [r7, #4]
 c0043c8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (hhash->Status != HAL_OK)
 c0043cc:	687b      	ldr	r3, [r7, #4]
 c0043ce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 c0043d2:	2b00      	cmp	r3, #0
 c0043d4:	d003      	beq.n	c0043de <HMAC_Processing+0x1ba>
    {
      return hhash->Status;
 c0043d6:	687b      	ldr	r3, [r7, #4]
 c0043d8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 c0043dc:	e049      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* Check whether or not key entering process has been suspended */
    if (hhash->State == HAL_HASH_STATE_SUSPENDED)
 c0043de:	687b      	ldr	r3, [r7, #4]
 c0043e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c0043e4:	b2db      	uxtb	r3, r3
 c0043e6:	2b08      	cmp	r3, #8
 c0043e8:	d105      	bne.n	c0043f6 <HMAC_Processing+0x1d2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hhash);
 c0043ea:	687b      	ldr	r3, [r7, #4]
 c0043ec:	2200      	movs	r2, #0
 c0043ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Stop right there and return function status */
      return HAL_OK;
 c0043f2:	2300      	movs	r3, #0
 c0043f4:	e03d      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* No processing suspension at this point: start the Digest calculation. */
    __HAL_HASH_START_DIGEST();
 c0043f6:	4b21      	ldr	r3, [pc, #132]	; (c00447c <HMAC_Processing+0x258>)
 c0043f8:	689b      	ldr	r3, [r3, #8]
 c0043fa:	4a20      	ldr	r2, [pc, #128]	; (c00447c <HMAC_Processing+0x258>)
 c0043fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c004400:	6093      	str	r3, [r2, #8]

    /* Wait for DCIS flag to be set */
     if (HASH_WaitOnFlagUntilTimeout(hhash, HASH_FLAG_DCIS, RESET, Timeout) != HAL_OK)
 c004402:	683b      	ldr	r3, [r7, #0]
 c004404:	2200      	movs	r2, #0
 c004406:	2102      	movs	r1, #2
 c004408:	6878      	ldr	r0, [r7, #4]
 c00440a:	f7ff fe85 	bl	c004118 <HASH_WaitOnFlagUntilTimeout>
 c00440e:	4603      	mov	r3, r0
 c004410:	2b00      	cmp	r3, #0
 c004412:	d001      	beq.n	c004418 <HMAC_Processing+0x1f4>
    {
      return HAL_TIMEOUT;
 c004414:	2303      	movs	r3, #3
 c004416:	e02c      	b.n	c004472 <HMAC_Processing+0x24e>
    }

    /* Read the message digest */
    HASH_GetDigest(hhash->pHashOutBuffPtr, HASH_DIGEST_LENGTH());
 c004418:	687b      	ldr	r3, [r7, #4]
 c00441a:	6918      	ldr	r0, [r3, #16]
 c00441c:	4b17      	ldr	r3, [pc, #92]	; (c00447c <HMAC_Processing+0x258>)
 c00441e:	681a      	ldr	r2, [r3, #0]
 c004420:	4b17      	ldr	r3, [pc, #92]	; (c004480 <HMAC_Processing+0x25c>)
 c004422:	4013      	ands	r3, r2
 c004424:	2b00      	cmp	r3, #0
 c004426:	d013      	beq.n	c004450 <HMAC_Processing+0x22c>
 c004428:	4b14      	ldr	r3, [pc, #80]	; (c00447c <HMAC_Processing+0x258>)
 c00442a:	681a      	ldr	r2, [r3, #0]
 c00442c:	4b14      	ldr	r3, [pc, #80]	; (c004480 <HMAC_Processing+0x25c>)
 c00442e:	4013      	ands	r3, r2
 c004430:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 c004434:	d00a      	beq.n	c00444c <HMAC_Processing+0x228>
 c004436:	4b11      	ldr	r3, [pc, #68]	; (c00447c <HMAC_Processing+0x258>)
 c004438:	681a      	ldr	r2, [r3, #0]
 c00443a:	4b11      	ldr	r3, [pc, #68]	; (c004480 <HMAC_Processing+0x25c>)
 c00443c:	4013      	ands	r3, r2
 c00443e:	4a10      	ldr	r2, [pc, #64]	; (c004480 <HMAC_Processing+0x25c>)
 c004440:	4293      	cmp	r3, r2
 c004442:	d101      	bne.n	c004448 <HMAC_Processing+0x224>
 c004444:	2320      	movs	r3, #32
 c004446:	e004      	b.n	c004452 <HMAC_Processing+0x22e>
 c004448:	2310      	movs	r3, #16
 c00444a:	e002      	b.n	c004452 <HMAC_Processing+0x22e>
 c00444c:	231c      	movs	r3, #28
 c00444e:	e000      	b.n	c004452 <HMAC_Processing+0x22e>
 c004450:	2314      	movs	r3, #20
 c004452:	4619      	mov	r1, r3
 c004454:	f7ff fd3a 	bl	c003ecc <HASH_GetDigest>

    /* Reset HASH state machine */
    hhash->Phase = HAL_HASH_PHASE_READY;
 c004458:	687b      	ldr	r3, [r7, #4]
 c00445a:	2201      	movs	r2, #1
 c00445c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

   /* Change the HASH state */
   hhash->State = HAL_HASH_STATE_READY;
 c004460:	687b      	ldr	r3, [r7, #4]
 c004462:	2201      	movs	r2, #1
 c004464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

   /* Process Unlock */
   __HAL_UNLOCK(hhash);
 c004468:	687b      	ldr	r3, [r7, #4]
 c00446a:	2200      	movs	r2, #0
 c00446c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

   /* Return function status */
   return HAL_OK;
 c004470:	2300      	movs	r3, #0
}
 c004472:	4618      	mov	r0, r3
 c004474:	3708      	adds	r7, #8
 c004476:	46bd      	mov	sp, r7
 c004478:	bd80      	pop	{r7, pc}
 c00447a:	bf00      	nop
 c00447c:	520c0400 	.word	0x520c0400
 c004480:	00040080 	.word	0x00040080

0c004484 <HMAC_Start>:
  * @param  Timeout Timeout value.
  * @param  Algorithm HASH algorithm.
  * @retval HAL status
  */
HAL_StatusTypeDef HMAC_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout, uint32_t Algorithm)
{
 c004484:	b580      	push	{r7, lr}
 c004486:	b086      	sub	sp, #24
 c004488:	af00      	add	r7, sp, #0
 c00448a:	60f8      	str	r0, [r7, #12]
 c00448c:	60b9      	str	r1, [r7, #8]
 c00448e:	607a      	str	r2, [r7, #4]
 c004490:	603b      	str	r3, [r7, #0]
    HAL_HASH_StateTypeDef State_tmp = hhash->State;
 c004492:	68fb      	ldr	r3, [r7, #12]
 c004494:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 c004498:	75fb      	strb	r3, [r7, #23]

   /* If State is ready or suspended, start or resume polling-based HASH processing */
if((State_tmp == HAL_HASH_STATE_READY) || (State_tmp == HAL_HASH_STATE_SUSPENDED))
 c00449a:	7dfb      	ldrb	r3, [r7, #23]
 c00449c:	2b01      	cmp	r3, #1
 c00449e:	d002      	beq.n	c0044a6 <HMAC_Start+0x22>
 c0044a0:	7dfb      	ldrb	r3, [r7, #23]
 c0044a2:	2b08      	cmp	r3, #8
 c0044a4:	d167      	bne.n	c004576 <HMAC_Start+0xf2>
  {
    /* Check input parameters */
    if ((pInBuffer == NULL) || (Size == 0U) || (hhash->Init.pKey == NULL) || (hhash->Init.KeySize == 0U) || (pOutBuffer == NULL))
 c0044a6:	68bb      	ldr	r3, [r7, #8]
 c0044a8:	2b00      	cmp	r3, #0
 c0044aa:	d00d      	beq.n	c0044c8 <HMAC_Start+0x44>
 c0044ac:	687b      	ldr	r3, [r7, #4]
 c0044ae:	2b00      	cmp	r3, #0
 c0044b0:	d00a      	beq.n	c0044c8 <HMAC_Start+0x44>
 c0044b2:	68fb      	ldr	r3, [r7, #12]
 c0044b4:	689b      	ldr	r3, [r3, #8]
 c0044b6:	2b00      	cmp	r3, #0
 c0044b8:	d006      	beq.n	c0044c8 <HMAC_Start+0x44>
 c0044ba:	68fb      	ldr	r3, [r7, #12]
 c0044bc:	685b      	ldr	r3, [r3, #4]
 c0044be:	2b00      	cmp	r3, #0
 c0044c0:	d002      	beq.n	c0044c8 <HMAC_Start+0x44>
 c0044c2:	683b      	ldr	r3, [r7, #0]
 c0044c4:	2b00      	cmp	r3, #0
 c0044c6:	d105      	bne.n	c0044d4 <HMAC_Start+0x50>
    {
      hhash->State = HAL_HASH_STATE_READY;
 c0044c8:	68fb      	ldr	r3, [r7, #12]
 c0044ca:	2201      	movs	r2, #1
 c0044cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      return  HAL_ERROR;
 c0044d0:	2301      	movs	r3, #1
 c0044d2:	e051      	b.n	c004578 <HMAC_Start+0xf4>
    }

    /* Process Locked */
    __HAL_LOCK(hhash);
 c0044d4:	68fb      	ldr	r3, [r7, #12]
 c0044d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 c0044da:	2b01      	cmp	r3, #1
 c0044dc:	d101      	bne.n	c0044e2 <HMAC_Start+0x5e>
 c0044de:	2302      	movs	r3, #2
 c0044e0:	e04a      	b.n	c004578 <HMAC_Start+0xf4>
 c0044e2:	68fb      	ldr	r3, [r7, #12]
 c0044e4:	2201      	movs	r2, #1
 c0044e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the HASH state */
    hhash->State = HAL_HASH_STATE_BUSY;
 c0044ea:	68fb      	ldr	r3, [r7, #12]
 c0044ec:	2202      	movs	r2, #2
 c0044ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Check if initialization phase has already be performed */
    if(hhash->Phase == HAL_HASH_PHASE_READY)
 c0044f2:	68fb      	ldr	r3, [r7, #12]
 c0044f4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 c0044f8:	2b01      	cmp	r3, #1
 c0044fa:	d136      	bne.n	c00456a <HMAC_Start+0xe6>
    {
      /* Check if key size is larger than 64 bytes, accordingly set LKEY and the other setting bits */
      if(hhash->Init.KeySize > 64U)
 c0044fc:	68fb      	ldr	r3, [r7, #12]
 c0044fe:	685b      	ldr	r3, [r3, #4]
 c004500:	2b40      	cmp	r3, #64	; 0x40
 c004502:	d90e      	bls.n	c004522 <HMAC_Start+0x9e>
      {
        MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_ALGOMODE_HMAC | HASH_HMAC_KEYTYPE_LONGKEY | HASH_CR_INIT);
 c004504:	4b1e      	ldr	r3, [pc, #120]	; (c004580 <HMAC_Start+0xfc>)
 c004506:	681b      	ldr	r3, [r3, #0]
 c004508:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 c00450c:	f023 03c4 	bic.w	r3, r3, #196	; 0xc4
 c004510:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 c004512:	4313      	orrs	r3, r2
 c004514:	4a1a      	ldr	r2, [pc, #104]	; (c004580 <HMAC_Start+0xfc>)
 c004516:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c00451a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 c00451e:	6013      	str	r3, [r2, #0]
 c004520:	e00b      	b.n	c00453a <HMAC_Start+0xb6>
      }
      else
      {
        MODIFY_REG(HASH->CR, HASH_CR_LKEY|HASH_CR_ALGO|HASH_CR_MODE|HASH_CR_INIT, Algorithm | HASH_ALGOMODE_HMAC | HASH_CR_INIT);
 c004522:	4b17      	ldr	r3, [pc, #92]	; (c004580 <HMAC_Start+0xfc>)
 c004524:	681b      	ldr	r3, [r3, #0]
 c004526:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 c00452a:	f023 03c4 	bic.w	r3, r3, #196	; 0xc4
 c00452e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 c004530:	4313      	orrs	r3, r2
 c004532:	4a13      	ldr	r2, [pc, #76]	; (c004580 <HMAC_Start+0xfc>)
 c004534:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 c004538:	6013      	str	r3, [r2, #0]
      }
      /* Set the phase to Step 1 */
      hhash->Phase = HAL_HASH_PHASE_HMAC_STEP_1;
 c00453a:	68fb      	ldr	r3, [r7, #12]
 c00453c:	2203      	movs	r2, #3
 c00453e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      /* Resort to hhash internal fields to feed the Peripheral.
         Parameters will be updated in case of suspension to contain the proper
         information at resumption time. */
      hhash->pHashOutBuffPtr  = pOutBuffer;            /* Output digest address                                              */
 c004542:	68fb      	ldr	r3, [r7, #12]
 c004544:	683a      	ldr	r2, [r7, #0]
 c004546:	611a      	str	r2, [r3, #16]
      hhash->pHashInBuffPtr   = pInBuffer;             /* Input data address, HMAC_Processing input parameter for Step 2     */
 c004548:	68fb      	ldr	r3, [r7, #12]
 c00454a:	68ba      	ldr	r2, [r7, #8]
 c00454c:	60da      	str	r2, [r3, #12]
      hhash->HashInCount      = Size;                  /* Input data size, HMAC_Processing input parameter for Step 2        */
 c00454e:	68fb      	ldr	r3, [r7, #12]
 c004550:	687a      	ldr	r2, [r7, #4]
 c004552:	621a      	str	r2, [r3, #32]
      hhash->HashBuffSize     = Size;                  /* Store the input buffer size for the whole HMAC process             */
 c004554:	68fb      	ldr	r3, [r7, #12]
 c004556:	687a      	ldr	r2, [r7, #4]
 c004558:	61da      	str	r2, [r3, #28]
      hhash->pHashKeyBuffPtr  = hhash->Init.pKey;      /* Key address, HMAC_Processing input parameter for Step 1 and Step 3 */
 c00455a:	68fb      	ldr	r3, [r7, #12]
 c00455c:	689a      	ldr	r2, [r3, #8]
 c00455e:	68fb      	ldr	r3, [r7, #12]
 c004560:	615a      	str	r2, [r3, #20]
      hhash->HashKeyCount     = hhash->Init.KeySize;   /* Key size, HMAC_Processing input parameter for Step 1 and Step 3    */
 c004562:	68fb      	ldr	r3, [r7, #12]
 c004564:	685a      	ldr	r2, [r3, #4]
 c004566:	68fb      	ldr	r3, [r7, #12]
 c004568:	629a      	str	r2, [r3, #40]	; 0x28
    }

    /* Carry out HMAC processing */
    return HMAC_Processing(hhash, Timeout);
 c00456a:	6a39      	ldr	r1, [r7, #32]
 c00456c:	68f8      	ldr	r0, [r7, #12]
 c00456e:	f7ff fe59 	bl	c004224 <HMAC_Processing>
 c004572:	4603      	mov	r3, r0
 c004574:	e000      	b.n	c004578 <HMAC_Start+0xf4>

  }
  else
  {
    return HAL_BUSY;
 c004576:	2302      	movs	r3, #2
  }
}
 c004578:	4618      	mov	r0, r3
 c00457a:	3718      	adds	r7, #24
 c00457c:	46bd      	mov	sp, r7
 c00457e:	bd80      	pop	{r7, pc}
 c004580:	520c0400 	.word	0x520c0400

0c004584 <HAL_HMACEx_SHA256_Start>:
  * @param  pOutBuffer pointer to the computed digest. Digest size is 32 bytes.
  * @param  Timeout Timeout value.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HMACEx_SHA256_Start(HASH_HandleTypeDef *hhash, uint8_t *pInBuffer, uint32_t Size, uint8_t* pOutBuffer, uint32_t Timeout)
{
 c004584:	b580      	push	{r7, lr}
 c004586:	b086      	sub	sp, #24
 c004588:	af02      	add	r7, sp, #8
 c00458a:	60f8      	str	r0, [r7, #12]
 c00458c:	60b9      	str	r1, [r7, #8]
 c00458e:	607a      	str	r2, [r7, #4]
 c004590:	603b      	str	r3, [r7, #0]
  return HMAC_Start(hhash, pInBuffer, Size, pOutBuffer, Timeout, HASH_ALGOSELECTION_SHA256);
 c004592:	4b07      	ldr	r3, [pc, #28]	; (c0045b0 <HAL_HMACEx_SHA256_Start+0x2c>)
 c004594:	9301      	str	r3, [sp, #4]
 c004596:	69bb      	ldr	r3, [r7, #24]
 c004598:	9300      	str	r3, [sp, #0]
 c00459a:	683b      	ldr	r3, [r7, #0]
 c00459c:	687a      	ldr	r2, [r7, #4]
 c00459e:	68b9      	ldr	r1, [r7, #8]
 c0045a0:	68f8      	ldr	r0, [r7, #12]
 c0045a2:	f7ff ff6f 	bl	c004484 <HMAC_Start>
 c0045a6:	4603      	mov	r3, r0
}
 c0045a8:	4618      	mov	r0, r3
 c0045aa:	3710      	adds	r7, #16
 c0045ac:	46bd      	mov	sp, r7
 c0045ae:	bd80      	pop	{r7, pc}
 c0045b0:	00040080 	.word	0x00040080

0c0045b4 <HAL_PWR_ConfigAttributes>:
  *            @arg @ref PWR_SEC          Secure-only access
  *            @arg @ref PWR_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_PWR_ConfigAttributes(uint32_t Item, uint32_t Attributes)
{
 c0045b4:	b480      	push	{r7}
 c0045b6:	b083      	sub	sp, #12
 c0045b8:	af00      	add	r7, sp, #0
 c0045ba:	6078      	str	r0, [r7, #4]
 c0045bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));
  assert_param(IS_PWR_ATTRIBUTES(Attributes));

  /* Privilege/non-privilege attribute */
  if ((Attributes & PWR_PRIV) == PWR_PRIV)
 c0045be:	683a      	ldr	r2, [r7, #0]
 c0045c0:	f240 2302 	movw	r3, #514	; 0x202
 c0045c4:	4013      	ands	r3, r2
 c0045c6:	f240 2202 	movw	r2, #514	; 0x202
 c0045ca:	4293      	cmp	r3, r2
 c0045cc:	d108      	bne.n	c0045e0 <HAL_PWR_ConfigAttributes+0x2c>
  {
    SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c0045ce:	4b1b      	ldr	r3, [pc, #108]	; (c00463c <HAL_PWR_ConfigAttributes+0x88>)
 c0045d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c0045d4:	4a19      	ldr	r2, [pc, #100]	; (c00463c <HAL_PWR_ConfigAttributes+0x88>)
 c0045d6:	f043 0301 	orr.w	r3, r3, #1
 c0045da:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 c0045de:	e00c      	b.n	c0045fa <HAL_PWR_ConfigAttributes+0x46>
  }
  else if ((Attributes & PWR_NPRIV) == PWR_NPRIV)
 c0045e0:	683b      	ldr	r3, [r7, #0]
 c0045e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c0045e6:	2b00      	cmp	r3, #0
 c0045e8:	d007      	beq.n	c0045fa <HAL_PWR_ConfigAttributes+0x46>
  {
    CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c0045ea:	4b14      	ldr	r3, [pc, #80]	; (c00463c <HAL_PWR_ConfigAttributes+0x88>)
 c0045ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c0045f0:	4a12      	ldr	r2, [pc, #72]	; (c00463c <HAL_PWR_ConfigAttributes+0x88>)
 c0045f2:	f023 0301 	bic.w	r3, r3, #1
 c0045f6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80


#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

  /* Secure/non-secure attribute */
  if ((Attributes & PWR_SEC) == PWR_SEC)
 c0045fa:	683a      	ldr	r2, [r7, #0]
 c0045fc:	f240 1301 	movw	r3, #257	; 0x101
 c004600:	4013      	ands	r3, r2
 c004602:	f240 1201 	movw	r2, #257	; 0x101
 c004606:	4293      	cmp	r3, r2
 c004608:	d106      	bne.n	c004618 <HAL_PWR_ConfigAttributes+0x64>
  {
    SET_BIT(PWR_S->SECCFGR, Item);
 c00460a:	4b0c      	ldr	r3, [pc, #48]	; (c00463c <HAL_PWR_ConfigAttributes+0x88>)
 c00460c:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 c00460e:	490b      	ldr	r1, [pc, #44]	; (c00463c <HAL_PWR_ConfigAttributes+0x88>)
 c004610:	687b      	ldr	r3, [r7, #4]
 c004612:	4313      	orrs	r3, r2
 c004614:	678b      	str	r3, [r1, #120]	; 0x78
  {
    /* do nothing */
  }

#endif /* __ARM_FEATURE_CMSE */
}
 c004616:	e00b      	b.n	c004630 <HAL_PWR_ConfigAttributes+0x7c>
  else if ((Attributes & PWR_NSEC) == PWR_NSEC)
 c004618:	683b      	ldr	r3, [r7, #0]
 c00461a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c00461e:	2b00      	cmp	r3, #0
 c004620:	d006      	beq.n	c004630 <HAL_PWR_ConfigAttributes+0x7c>
    CLEAR_BIT(PWR_S->SECCFGR, Item);
 c004622:	4b06      	ldr	r3, [pc, #24]	; (c00463c <HAL_PWR_ConfigAttributes+0x88>)
 c004624:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 c004626:	687b      	ldr	r3, [r7, #4]
 c004628:	43db      	mvns	r3, r3
 c00462a:	4904      	ldr	r1, [pc, #16]	; (c00463c <HAL_PWR_ConfigAttributes+0x88>)
 c00462c:	4013      	ands	r3, r2
 c00462e:	678b      	str	r3, [r1, #120]	; 0x78
}
 c004630:	bf00      	nop
 c004632:	370c      	adds	r7, #12
 c004634:	46bd      	mov	sp, r7
 c004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00463a:	4770      	bx	lr
 c00463c:	50007000 	.word	0x50007000

0c004640 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 c004640:	b480      	push	{r7}
 c004642:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 c004644:	4b04      	ldr	r3, [pc, #16]	; (c004658 <HAL_PWREx_GetVoltageRange+0x18>)
 c004646:	681b      	ldr	r3, [r3, #0]
 c004648:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 c00464c:	4618      	mov	r0, r3
 c00464e:	46bd      	mov	sp, r7
 c004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004654:	4770      	bx	lr
 c004656:	bf00      	nop
 c004658:	50007000 	.word	0x50007000

0c00465c <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 c00465c:	b580      	push	{r7, lr}
 c00465e:	b084      	sub	sp, #16
 c004660:	af00      	add	r7, sp, #0
 c004662:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c004664:	4b27      	ldr	r3, [pc, #156]	; (c004704 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c004666:	681b      	ldr	r3, [r3, #0]
 c004668:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 c00466c:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 c00466e:	f000 f871 	bl	c004754 <HAL_PWREx_SMPS_GetEffectiveMode>
 c004672:	4603      	mov	r3, r0
 c004674:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c004678:	d101      	bne.n	c00467e <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 c00467a:	2301      	movs	r3, #1
 c00467c:	e03e      	b.n	c0046fc <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 c00467e:	4b21      	ldr	r3, [pc, #132]	; (c004704 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c004680:	68db      	ldr	r3, [r3, #12]
 c004682:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c004686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c00468a:	d101      	bne.n	c004690 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 c00468c:	2301      	movs	r3, #1
 c00468e:	e035      	b.n	c0046fc <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 c004690:	68ba      	ldr	r2, [r7, #8]
 c004692:	687b      	ldr	r3, [r7, #4]
 c004694:	429a      	cmp	r2, r3
 c004696:	d101      	bne.n	c00469c <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 c004698:	2300      	movs	r3, #0
 c00469a:	e02f      	b.n	c0046fc <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c00469c:	4b19      	ldr	r3, [pc, #100]	; (c004704 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c00469e:	681b      	ldr	r3, [r3, #0]
 c0046a0:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 c0046a4:	4917      	ldr	r1, [pc, #92]	; (c004704 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c0046a6:	687b      	ldr	r3, [r7, #4]
 c0046a8:	4313      	orrs	r3, r2
 c0046aa:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c0046ac:	4b16      	ldr	r3, [pc, #88]	; (c004708 <HAL_PWREx_ControlVoltageScaling+0xac>)
 c0046ae:	681b      	ldr	r3, [r3, #0]
 c0046b0:	095b      	lsrs	r3, r3, #5
 c0046b2:	4a16      	ldr	r2, [pc, #88]	; (c00470c <HAL_PWREx_ControlVoltageScaling+0xb0>)
 c0046b4:	fba2 2303 	umull	r2, r3, r2, r3
 c0046b8:	09db      	lsrs	r3, r3, #7
 c0046ba:	2232      	movs	r2, #50	; 0x32
 c0046bc:	fb02 f303 	mul.w	r3, r2, r3
 c0046c0:	4a13      	ldr	r2, [pc, #76]	; (c004710 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 c0046c2:	fba2 2303 	umull	r2, r3, r2, r3
 c0046c6:	08db      	lsrs	r3, r3, #3
 c0046c8:	3301      	adds	r3, #1
 c0046ca:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c0046cc:	e002      	b.n	c0046d4 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 c0046ce:	68fb      	ldr	r3, [r7, #12]
 c0046d0:	3b01      	subs	r3, #1
 c0046d2:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c0046d4:	4b0b      	ldr	r3, [pc, #44]	; (c004704 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c0046d6:	695b      	ldr	r3, [r3, #20]
 c0046d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c0046dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c0046e0:	d102      	bne.n	c0046e8 <HAL_PWREx_ControlVoltageScaling+0x8c>
 c0046e2:	68fb      	ldr	r3, [r7, #12]
 c0046e4:	2b00      	cmp	r3, #0
 c0046e6:	d1f2      	bne.n	c0046ce <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 c0046e8:	4b06      	ldr	r3, [pc, #24]	; (c004704 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 c0046ea:	695b      	ldr	r3, [r3, #20]
 c0046ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c0046f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c0046f4:	d101      	bne.n	c0046fa <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 c0046f6:	2303      	movs	r3, #3
 c0046f8:	e000      	b.n	c0046fc <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 c0046fa:	2300      	movs	r3, #0
}
 c0046fc:	4618      	mov	r0, r3
 c0046fe:	3710      	adds	r7, #16
 c004700:	46bd      	mov	sp, r7
 c004702:	bd80      	pop	{r7, pc}
 c004704:	50007000 	.word	0x50007000
 c004708:	30000028 	.word	0x30000028
 c00470c:	0a7c5ac5 	.word	0x0a7c5ac5
 c004710:	cccccccd 	.word	0xcccccccd

0c004714 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 c004714:	b480      	push	{r7}
 c004716:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 c004718:	4b05      	ldr	r3, [pc, #20]	; (c004730 <HAL_PWREx_EnableVddIO2+0x1c>)
 c00471a:	685b      	ldr	r3, [r3, #4]
 c00471c:	4a04      	ldr	r2, [pc, #16]	; (c004730 <HAL_PWREx_EnableVddIO2+0x1c>)
 c00471e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 c004722:	6053      	str	r3, [r2, #4]
}
 c004724:	bf00      	nop
 c004726:	46bd      	mov	sp, r7
 c004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00472c:	4770      	bx	lr
 c00472e:	bf00      	nop
 c004730:	50007000 	.word	0x50007000

0c004734 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 c004734:	b480      	push	{r7}
 c004736:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c004738:	4b05      	ldr	r3, [pc, #20]	; (c004750 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c00473a:	689b      	ldr	r3, [r3, #8]
 c00473c:	4a04      	ldr	r2, [pc, #16]	; (c004750 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c00473e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c004742:	6093      	str	r3, [r2, #8]
}
 c004744:	bf00      	nop
 c004746:	46bd      	mov	sp, r7
 c004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00474c:	4770      	bx	lr
 c00474e:	bf00      	nop
 c004750:	50007000 	.word	0x50007000

0c004754 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 c004754:	b480      	push	{r7}
 c004756:	b083      	sub	sp, #12
 c004758:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c00475a:	4b0f      	ldr	r3, [pc, #60]	; (c004798 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 c00475c:	691b      	ldr	r3, [r3, #16]
 c00475e:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 c004760:	683b      	ldr	r3, [r7, #0]
 c004762:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 c004766:	2b00      	cmp	r3, #0
 c004768:	d003      	beq.n	c004772 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 c00476a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 c00476e:	607b      	str	r3, [r7, #4]
 c004770:	e00a      	b.n	c004788 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 c004772:	683b      	ldr	r3, [r7, #0]
 c004774:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 c004778:	2b00      	cmp	r3, #0
 c00477a:	d103      	bne.n	c004784 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 c00477c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c004780:	607b      	str	r3, [r7, #4]
 c004782:	e001      	b.n	c004788 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 c004784:	2300      	movs	r3, #0
 c004786:	607b      	str	r3, [r7, #4]
  }

  return mode;
 c004788:	687b      	ldr	r3, [r7, #4]
}
 c00478a:	4618      	mov	r0, r3
 c00478c:	370c      	adds	r7, #12
 c00478e:	46bd      	mov	sp, r7
 c004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 c004794:	4770      	bx	lr
 c004796:	bf00      	nop
 c004798:	50007000 	.word	0x50007000

0c00479c <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 c00479c:	b580      	push	{r7, lr}
 c00479e:	b088      	sub	sp, #32
 c0047a0:	af00      	add	r7, sp, #0
 c0047a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 c0047a4:	687b      	ldr	r3, [r7, #4]
 c0047a6:	2b00      	cmp	r3, #0
 c0047a8:	d102      	bne.n	c0047b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 c0047aa:	2301      	movs	r3, #1
 c0047ac:	f000 bcd0 	b.w	c005150 <HAL_RCC_OscConfig+0x9b4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c0047b0:	4b99      	ldr	r3, [pc, #612]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0047b2:	689b      	ldr	r3, [r3, #8]
 c0047b4:	f003 030c 	and.w	r3, r3, #12
 c0047b8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c0047ba:	4b97      	ldr	r3, [pc, #604]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0047bc:	68db      	ldr	r3, [r3, #12]
 c0047be:	f003 0303 	and.w	r3, r3, #3
 c0047c2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c0047c4:	687b      	ldr	r3, [r7, #4]
 c0047c6:	681b      	ldr	r3, [r3, #0]
 c0047c8:	f003 0310 	and.w	r3, r3, #16
 c0047cc:	2b00      	cmp	r3, #0
 c0047ce:	f000 80e9 	beq.w	c0049a4 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c0047d2:	69bb      	ldr	r3, [r7, #24]
 c0047d4:	2b00      	cmp	r3, #0
 c0047d6:	d006      	beq.n	c0047e6 <HAL_RCC_OscConfig+0x4a>
 c0047d8:	69bb      	ldr	r3, [r7, #24]
 c0047da:	2b0c      	cmp	r3, #12
 c0047dc:	f040 8083 	bne.w	c0048e6 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 c0047e0:	697b      	ldr	r3, [r7, #20]
 c0047e2:	2b01      	cmp	r3, #1
 c0047e4:	d17f      	bne.n	c0048e6 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c0047e6:	4b8c      	ldr	r3, [pc, #560]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0047e8:	681b      	ldr	r3, [r3, #0]
 c0047ea:	f003 0302 	and.w	r3, r3, #2
 c0047ee:	2b00      	cmp	r3, #0
 c0047f0:	d006      	beq.n	c004800 <HAL_RCC_OscConfig+0x64>
 c0047f2:	687b      	ldr	r3, [r7, #4]
 c0047f4:	69db      	ldr	r3, [r3, #28]
 c0047f6:	2b00      	cmp	r3, #0
 c0047f8:	d102      	bne.n	c004800 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 c0047fa:	2301      	movs	r3, #1
 c0047fc:	f000 bca8 	b.w	c005150 <HAL_RCC_OscConfig+0x9b4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 c004800:	687b      	ldr	r3, [r7, #4]
 c004802:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c004804:	4b84      	ldr	r3, [pc, #528]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004806:	681b      	ldr	r3, [r3, #0]
 c004808:	f003 0308 	and.w	r3, r3, #8
 c00480c:	2b00      	cmp	r3, #0
 c00480e:	d004      	beq.n	c00481a <HAL_RCC_OscConfig+0x7e>
 c004810:	4b81      	ldr	r3, [pc, #516]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004812:	681b      	ldr	r3, [r3, #0]
 c004814:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c004818:	e005      	b.n	c004826 <HAL_RCC_OscConfig+0x8a>
 c00481a:	4b7f      	ldr	r3, [pc, #508]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00481c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004820:	091b      	lsrs	r3, r3, #4
 c004822:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c004826:	4293      	cmp	r3, r2
 c004828:	d224      	bcs.n	c004874 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c00482a:	687b      	ldr	r3, [r7, #4]
 c00482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00482e:	4618      	mov	r0, r3
 c004830:	f000 fe96 	bl	c005560 <RCC_SetFlashLatencyFromMSIRange>
 c004834:	4603      	mov	r3, r0
 c004836:	2b00      	cmp	r3, #0
 c004838:	d002      	beq.n	c004840 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 c00483a:	2301      	movs	r3, #1
 c00483c:	f000 bc88 	b.w	c005150 <HAL_RCC_OscConfig+0x9b4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c004840:	4b75      	ldr	r3, [pc, #468]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004842:	681b      	ldr	r3, [r3, #0]
 c004844:	4a74      	ldr	r2, [pc, #464]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004846:	f043 0308 	orr.w	r3, r3, #8
 c00484a:	6013      	str	r3, [r2, #0]
 c00484c:	4b72      	ldr	r3, [pc, #456]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00484e:	681b      	ldr	r3, [r3, #0]
 c004850:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c004854:	687b      	ldr	r3, [r7, #4]
 c004856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c004858:	496f      	ldr	r1, [pc, #444]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00485a:	4313      	orrs	r3, r2
 c00485c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c00485e:	4b6e      	ldr	r3, [pc, #440]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004860:	685b      	ldr	r3, [r3, #4]
 c004862:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c004866:	687b      	ldr	r3, [r7, #4]
 c004868:	6a1b      	ldr	r3, [r3, #32]
 c00486a:	021b      	lsls	r3, r3, #8
 c00486c:	496a      	ldr	r1, [pc, #424]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00486e:	4313      	orrs	r3, r2
 c004870:	604b      	str	r3, [r1, #4]
 c004872:	e026      	b.n	c0048c2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c004874:	4b68      	ldr	r3, [pc, #416]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004876:	681b      	ldr	r3, [r3, #0]
 c004878:	4a67      	ldr	r2, [pc, #412]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00487a:	f043 0308 	orr.w	r3, r3, #8
 c00487e:	6013      	str	r3, [r2, #0]
 c004880:	4b65      	ldr	r3, [pc, #404]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004882:	681b      	ldr	r3, [r3, #0]
 c004884:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c004888:	687b      	ldr	r3, [r7, #4]
 c00488a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c00488c:	4962      	ldr	r1, [pc, #392]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00488e:	4313      	orrs	r3, r2
 c004890:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c004892:	4b61      	ldr	r3, [pc, #388]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004894:	685b      	ldr	r3, [r3, #4]
 c004896:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c00489a:	687b      	ldr	r3, [r7, #4]
 c00489c:	6a1b      	ldr	r3, [r3, #32]
 c00489e:	021b      	lsls	r3, r3, #8
 c0048a0:	495d      	ldr	r1, [pc, #372]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0048a2:	4313      	orrs	r3, r2
 c0048a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c0048a6:	69bb      	ldr	r3, [r7, #24]
 c0048a8:	2b00      	cmp	r3, #0
 c0048aa:	d10a      	bne.n	c0048c2 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c0048ac:	687b      	ldr	r3, [r7, #4]
 c0048ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c0048b0:	4618      	mov	r0, r3
 c0048b2:	f000 fe55 	bl	c005560 <RCC_SetFlashLatencyFromMSIRange>
 c0048b6:	4603      	mov	r3, r0
 c0048b8:	2b00      	cmp	r3, #0
 c0048ba:	d002      	beq.n	c0048c2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 c0048bc:	2301      	movs	r3, #1
 c0048be:	f000 bc47 	b.w	c005150 <HAL_RCC_OscConfig+0x9b4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c0048c2:	f000 fe11 	bl	c0054e8 <HAL_RCC_GetHCLKFreq>
 c0048c6:	4603      	mov	r3, r0
 c0048c8:	4a54      	ldr	r2, [pc, #336]	; (c004a1c <HAL_RCC_OscConfig+0x280>)
 c0048ca:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 c0048cc:	4b54      	ldr	r3, [pc, #336]	; (c004a20 <HAL_RCC_OscConfig+0x284>)
 c0048ce:	681b      	ldr	r3, [r3, #0]
 c0048d0:	4618      	mov	r0, r3
 c0048d2:	f7fe faff 	bl	c002ed4 <HAL_InitTick>
 c0048d6:	4603      	mov	r3, r0
 c0048d8:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 c0048da:	7bfb      	ldrb	r3, [r7, #15]
 c0048dc:	2b00      	cmp	r3, #0
 c0048de:	d060      	beq.n	c0049a2 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 c0048e0:	7bfb      	ldrb	r3, [r7, #15]
 c0048e2:	f000 bc35 	b.w	c005150 <HAL_RCC_OscConfig+0x9b4>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c0048e6:	687b      	ldr	r3, [r7, #4]
 c0048e8:	69db      	ldr	r3, [r3, #28]
 c0048ea:	2b00      	cmp	r3, #0
 c0048ec:	d039      	beq.n	c004962 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 c0048ee:	4b4a      	ldr	r3, [pc, #296]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0048f0:	681b      	ldr	r3, [r3, #0]
 c0048f2:	4a49      	ldr	r2, [pc, #292]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0048f4:	f043 0301 	orr.w	r3, r3, #1
 c0048f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 c0048fa:	f7fe fb3b 	bl	c002f74 <HAL_GetTick>
 c0048fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c004900:	e00f      	b.n	c004922 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c004902:	f7fe fb37 	bl	c002f74 <HAL_GetTick>
 c004906:	4602      	mov	r2, r0
 c004908:	693b      	ldr	r3, [r7, #16]
 c00490a:	1ad3      	subs	r3, r2, r3
 c00490c:	2b02      	cmp	r3, #2
 c00490e:	d908      	bls.n	c004922 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c004910:	4b41      	ldr	r3, [pc, #260]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004912:	681b      	ldr	r3, [r3, #0]
 c004914:	f003 0302 	and.w	r3, r3, #2
 c004918:	2b00      	cmp	r3, #0
 c00491a:	d102      	bne.n	c004922 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 c00491c:	2303      	movs	r3, #3
 c00491e:	f000 bc17 	b.w	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c004922:	4b3d      	ldr	r3, [pc, #244]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004924:	681b      	ldr	r3, [r3, #0]
 c004926:	f003 0302 	and.w	r3, r3, #2
 c00492a:	2b00      	cmp	r3, #0
 c00492c:	d0e9      	beq.n	c004902 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c00492e:	4b3a      	ldr	r3, [pc, #232]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004930:	681b      	ldr	r3, [r3, #0]
 c004932:	4a39      	ldr	r2, [pc, #228]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004934:	f043 0308 	orr.w	r3, r3, #8
 c004938:	6013      	str	r3, [r2, #0]
 c00493a:	4b37      	ldr	r3, [pc, #220]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00493c:	681b      	ldr	r3, [r3, #0]
 c00493e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c004942:	687b      	ldr	r3, [r7, #4]
 c004944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c004946:	4934      	ldr	r1, [pc, #208]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004948:	4313      	orrs	r3, r2
 c00494a:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c00494c:	4b32      	ldr	r3, [pc, #200]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00494e:	685b      	ldr	r3, [r3, #4]
 c004950:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 c004954:	687b      	ldr	r3, [r7, #4]
 c004956:	6a1b      	ldr	r3, [r3, #32]
 c004958:	021b      	lsls	r3, r3, #8
 c00495a:	492f      	ldr	r1, [pc, #188]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c00495c:	4313      	orrs	r3, r2
 c00495e:	604b      	str	r3, [r1, #4]
 c004960:	e020      	b.n	c0049a4 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 c004962:	4b2d      	ldr	r3, [pc, #180]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004964:	681b      	ldr	r3, [r3, #0]
 c004966:	4a2c      	ldr	r2, [pc, #176]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004968:	f023 0301 	bic.w	r3, r3, #1
 c00496c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 c00496e:	f7fe fb01 	bl	c002f74 <HAL_GetTick>
 c004972:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c004974:	e00e      	b.n	c004994 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c004976:	f7fe fafd 	bl	c002f74 <HAL_GetTick>
 c00497a:	4602      	mov	r2, r0
 c00497c:	693b      	ldr	r3, [r7, #16]
 c00497e:	1ad3      	subs	r3, r2, r3
 c004980:	2b02      	cmp	r3, #2
 c004982:	d907      	bls.n	c004994 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c004984:	4b24      	ldr	r3, [pc, #144]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004986:	681b      	ldr	r3, [r3, #0]
 c004988:	f003 0302 	and.w	r3, r3, #2
 c00498c:	2b00      	cmp	r3, #0
 c00498e:	d001      	beq.n	c004994 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 c004990:	2303      	movs	r3, #3
 c004992:	e3dd      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c004994:	4b20      	ldr	r3, [pc, #128]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004996:	681b      	ldr	r3, [r3, #0]
 c004998:	f003 0302 	and.w	r3, r3, #2
 c00499c:	2b00      	cmp	r3, #0
 c00499e:	d1ea      	bne.n	c004976 <HAL_RCC_OscConfig+0x1da>
 c0049a0:	e000      	b.n	c0049a4 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c0049a2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c0049a4:	687b      	ldr	r3, [r7, #4]
 c0049a6:	681b      	ldr	r3, [r3, #0]
 c0049a8:	f003 0301 	and.w	r3, r3, #1
 c0049ac:	2b00      	cmp	r3, #0
 c0049ae:	d07e      	beq.n	c004aae <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c0049b0:	69bb      	ldr	r3, [r7, #24]
 c0049b2:	2b08      	cmp	r3, #8
 c0049b4:	d005      	beq.n	c0049c2 <HAL_RCC_OscConfig+0x226>
 c0049b6:	69bb      	ldr	r3, [r7, #24]
 c0049b8:	2b0c      	cmp	r3, #12
 c0049ba:	d10e      	bne.n	c0049da <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 c0049bc:	697b      	ldr	r3, [r7, #20]
 c0049be:	2b03      	cmp	r3, #3
 c0049c0:	d10b      	bne.n	c0049da <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c0049c2:	4b15      	ldr	r3, [pc, #84]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0049c4:	681b      	ldr	r3, [r3, #0]
 c0049c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c0049ca:	2b00      	cmp	r3, #0
 c0049cc:	d06e      	beq.n	c004aac <HAL_RCC_OscConfig+0x310>
 c0049ce:	687b      	ldr	r3, [r7, #4]
 c0049d0:	685b      	ldr	r3, [r3, #4]
 c0049d2:	2b00      	cmp	r3, #0
 c0049d4:	d16a      	bne.n	c004aac <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 c0049d6:	2301      	movs	r3, #1
 c0049d8:	e3ba      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c0049da:	687b      	ldr	r3, [r7, #4]
 c0049dc:	685b      	ldr	r3, [r3, #4]
 c0049de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c0049e2:	d106      	bne.n	c0049f2 <HAL_RCC_OscConfig+0x256>
 c0049e4:	4b0c      	ldr	r3, [pc, #48]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0049e6:	681b      	ldr	r3, [r3, #0]
 c0049e8:	4a0b      	ldr	r2, [pc, #44]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0049ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c0049ee:	6013      	str	r3, [r2, #0]
 c0049f0:	e024      	b.n	c004a3c <HAL_RCC_OscConfig+0x2a0>
 c0049f2:	687b      	ldr	r3, [r7, #4]
 c0049f4:	685b      	ldr	r3, [r3, #4]
 c0049f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 c0049fa:	d113      	bne.n	c004a24 <HAL_RCC_OscConfig+0x288>
 c0049fc:	4b06      	ldr	r3, [pc, #24]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c0049fe:	681b      	ldr	r3, [r3, #0]
 c004a00:	4a05      	ldr	r2, [pc, #20]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004a02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 c004a06:	6013      	str	r3, [r2, #0]
 c004a08:	4b03      	ldr	r3, [pc, #12]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004a0a:	681b      	ldr	r3, [r3, #0]
 c004a0c:	4a02      	ldr	r2, [pc, #8]	; (c004a18 <HAL_RCC_OscConfig+0x27c>)
 c004a0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c004a12:	6013      	str	r3, [r2, #0]
 c004a14:	e012      	b.n	c004a3c <HAL_RCC_OscConfig+0x2a0>
 c004a16:	bf00      	nop
 c004a18:	50021000 	.word	0x50021000
 c004a1c:	30000028 	.word	0x30000028
 c004a20:	3000002c 	.word	0x3000002c
 c004a24:	4b8b      	ldr	r3, [pc, #556]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004a26:	681b      	ldr	r3, [r3, #0]
 c004a28:	4a8a      	ldr	r2, [pc, #552]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004a2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c004a2e:	6013      	str	r3, [r2, #0]
 c004a30:	4b88      	ldr	r3, [pc, #544]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004a32:	681b      	ldr	r3, [r3, #0]
 c004a34:	4a87      	ldr	r2, [pc, #540]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004a36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 c004a3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c004a3c:	687b      	ldr	r3, [r7, #4]
 c004a3e:	685b      	ldr	r3, [r3, #4]
 c004a40:	2b00      	cmp	r3, #0
 c004a42:	d019      	beq.n	c004a78 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c004a44:	f7fe fa96 	bl	c002f74 <HAL_GetTick>
 c004a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c004a4a:	e00e      	b.n	c004a6a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c004a4c:	f7fe fa92 	bl	c002f74 <HAL_GetTick>
 c004a50:	4602      	mov	r2, r0
 c004a52:	693b      	ldr	r3, [r7, #16]
 c004a54:	1ad3      	subs	r3, r2, r3
 c004a56:	2b64      	cmp	r3, #100	; 0x64
 c004a58:	d907      	bls.n	c004a6a <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c004a5a:	4b7e      	ldr	r3, [pc, #504]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004a5c:	681b      	ldr	r3, [r3, #0]
 c004a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c004a62:	2b00      	cmp	r3, #0
 c004a64:	d101      	bne.n	c004a6a <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 c004a66:	2303      	movs	r3, #3
 c004a68:	e372      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c004a6a:	4b7a      	ldr	r3, [pc, #488]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004a6c:	681b      	ldr	r3, [r3, #0]
 c004a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c004a72:	2b00      	cmp	r3, #0
 c004a74:	d0ea      	beq.n	c004a4c <HAL_RCC_OscConfig+0x2b0>
 c004a76:	e01a      	b.n	c004aae <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c004a78:	f7fe fa7c 	bl	c002f74 <HAL_GetTick>
 c004a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c004a7e:	e00e      	b.n	c004a9e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c004a80:	f7fe fa78 	bl	c002f74 <HAL_GetTick>
 c004a84:	4602      	mov	r2, r0
 c004a86:	693b      	ldr	r3, [r7, #16]
 c004a88:	1ad3      	subs	r3, r2, r3
 c004a8a:	2b64      	cmp	r3, #100	; 0x64
 c004a8c:	d907      	bls.n	c004a9e <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c004a8e:	4b71      	ldr	r3, [pc, #452]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004a90:	681b      	ldr	r3, [r3, #0]
 c004a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c004a96:	2b00      	cmp	r3, #0
 c004a98:	d001      	beq.n	c004a9e <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 c004a9a:	2303      	movs	r3, #3
 c004a9c:	e358      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c004a9e:	4b6d      	ldr	r3, [pc, #436]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004aa0:	681b      	ldr	r3, [r3, #0]
 c004aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c004aa6:	2b00      	cmp	r3, #0
 c004aa8:	d1ea      	bne.n	c004a80 <HAL_RCC_OscConfig+0x2e4>
 c004aaa:	e000      	b.n	c004aae <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c004aac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c004aae:	687b      	ldr	r3, [r7, #4]
 c004ab0:	681b      	ldr	r3, [r3, #0]
 c004ab2:	f003 0302 	and.w	r3, r3, #2
 c004ab6:	2b00      	cmp	r3, #0
 c004ab8:	d06c      	beq.n	c004b94 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c004aba:	69bb      	ldr	r3, [r7, #24]
 c004abc:	2b04      	cmp	r3, #4
 c004abe:	d005      	beq.n	c004acc <HAL_RCC_OscConfig+0x330>
 c004ac0:	69bb      	ldr	r3, [r7, #24]
 c004ac2:	2b0c      	cmp	r3, #12
 c004ac4:	d119      	bne.n	c004afa <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 c004ac6:	697b      	ldr	r3, [r7, #20]
 c004ac8:	2b02      	cmp	r3, #2
 c004aca:	d116      	bne.n	c004afa <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c004acc:	4b61      	ldr	r3, [pc, #388]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004ace:	681b      	ldr	r3, [r3, #0]
 c004ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004ad4:	2b00      	cmp	r3, #0
 c004ad6:	d005      	beq.n	c004ae4 <HAL_RCC_OscConfig+0x348>
 c004ad8:	687b      	ldr	r3, [r7, #4]
 c004ada:	68db      	ldr	r3, [r3, #12]
 c004adc:	2b00      	cmp	r3, #0
 c004ade:	d101      	bne.n	c004ae4 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 c004ae0:	2301      	movs	r3, #1
 c004ae2:	e335      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c004ae4:	4b5b      	ldr	r3, [pc, #364]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004ae6:	685b      	ldr	r3, [r3, #4]
 c004ae8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 c004aec:	687b      	ldr	r3, [r7, #4]
 c004aee:	691b      	ldr	r3, [r3, #16]
 c004af0:	061b      	lsls	r3, r3, #24
 c004af2:	4958      	ldr	r1, [pc, #352]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004af4:	4313      	orrs	r3, r2
 c004af6:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c004af8:	e04c      	b.n	c004b94 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c004afa:	687b      	ldr	r3, [r7, #4]
 c004afc:	68db      	ldr	r3, [r3, #12]
 c004afe:	2b00      	cmp	r3, #0
 c004b00:	d029      	beq.n	c004b56 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 c004b02:	4b54      	ldr	r3, [pc, #336]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b04:	681b      	ldr	r3, [r3, #0]
 c004b06:	4a53      	ldr	r2, [pc, #332]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c004b0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c004b0e:	f7fe fa31 	bl	c002f74 <HAL_GetTick>
 c004b12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c004b14:	e00e      	b.n	c004b34 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c004b16:	f7fe fa2d 	bl	c002f74 <HAL_GetTick>
 c004b1a:	4602      	mov	r2, r0
 c004b1c:	693b      	ldr	r3, [r7, #16]
 c004b1e:	1ad3      	subs	r3, r2, r3
 c004b20:	2b02      	cmp	r3, #2
 c004b22:	d907      	bls.n	c004b34 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c004b24:	4b4b      	ldr	r3, [pc, #300]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b26:	681b      	ldr	r3, [r3, #0]
 c004b28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004b2c:	2b00      	cmp	r3, #0
 c004b2e:	d101      	bne.n	c004b34 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 c004b30:	2303      	movs	r3, #3
 c004b32:	e30d      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c004b34:	4b47      	ldr	r3, [pc, #284]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b36:	681b      	ldr	r3, [r3, #0]
 c004b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004b3c:	2b00      	cmp	r3, #0
 c004b3e:	d0ea      	beq.n	c004b16 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c004b40:	4b44      	ldr	r3, [pc, #272]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b42:	685b      	ldr	r3, [r3, #4]
 c004b44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 c004b48:	687b      	ldr	r3, [r7, #4]
 c004b4a:	691b      	ldr	r3, [r3, #16]
 c004b4c:	061b      	lsls	r3, r3, #24
 c004b4e:	4941      	ldr	r1, [pc, #260]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b50:	4313      	orrs	r3, r2
 c004b52:	604b      	str	r3, [r1, #4]
 c004b54:	e01e      	b.n	c004b94 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 c004b56:	4b3f      	ldr	r3, [pc, #252]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b58:	681b      	ldr	r3, [r3, #0]
 c004b5a:	4a3e      	ldr	r2, [pc, #248]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 c004b60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c004b62:	f7fe fa07 	bl	c002f74 <HAL_GetTick>
 c004b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c004b68:	e00e      	b.n	c004b88 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c004b6a:	f7fe fa03 	bl	c002f74 <HAL_GetTick>
 c004b6e:	4602      	mov	r2, r0
 c004b70:	693b      	ldr	r3, [r7, #16]
 c004b72:	1ad3      	subs	r3, r2, r3
 c004b74:	2b02      	cmp	r3, #2
 c004b76:	d907      	bls.n	c004b88 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c004b78:	4b36      	ldr	r3, [pc, #216]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b7a:	681b      	ldr	r3, [r3, #0]
 c004b7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004b80:	2b00      	cmp	r3, #0
 c004b82:	d001      	beq.n	c004b88 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 c004b84:	2303      	movs	r3, #3
 c004b86:	e2e3      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c004b88:	4b32      	ldr	r3, [pc, #200]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004b8a:	681b      	ldr	r3, [r3, #0]
 c004b8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c004b90:	2b00      	cmp	r3, #0
 c004b92:	d1ea      	bne.n	c004b6a <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c004b94:	687b      	ldr	r3, [r7, #4]
 c004b96:	681b      	ldr	r3, [r3, #0]
 c004b98:	f003 0308 	and.w	r3, r3, #8
 c004b9c:	2b00      	cmp	r3, #0
 c004b9e:	d062      	beq.n	c004c66 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 c004ba0:	687b      	ldr	r3, [r7, #4]
 c004ba2:	695b      	ldr	r3, [r3, #20]
 c004ba4:	2b00      	cmp	r3, #0
 c004ba6:	d038      	beq.n	c004c1a <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c004ba8:	687b      	ldr	r3, [r7, #4]
 c004baa:	699b      	ldr	r3, [r3, #24]
 c004bac:	2b00      	cmp	r3, #0
 c004bae:	d108      	bne.n	c004bc2 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c004bb0:	4b28      	ldr	r3, [pc, #160]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004bb6:	4a27      	ldr	r2, [pc, #156]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004bb8:	f023 0310 	bic.w	r3, r3, #16
 c004bbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 c004bc0:	e007      	b.n	c004bd2 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c004bc2:	4b24      	ldr	r3, [pc, #144]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004bc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004bc8:	4a22      	ldr	r2, [pc, #136]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004bca:	f043 0310 	orr.w	r3, r3, #16
 c004bce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 c004bd2:	4b20      	ldr	r3, [pc, #128]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004bd8:	4a1e      	ldr	r2, [pc, #120]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004bda:	f043 0301 	orr.w	r3, r3, #1
 c004bde:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c004be2:	f7fe f9c7 	bl	c002f74 <HAL_GetTick>
 c004be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c004be8:	e00f      	b.n	c004c0a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c004bea:	f7fe f9c3 	bl	c002f74 <HAL_GetTick>
 c004bee:	4602      	mov	r2, r0
 c004bf0:	693b      	ldr	r3, [r7, #16]
 c004bf2:	1ad3      	subs	r3, r2, r3
 c004bf4:	2b07      	cmp	r3, #7
 c004bf6:	d908      	bls.n	c004c0a <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c004bf8:	4b16      	ldr	r3, [pc, #88]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004bfe:	f003 0302 	and.w	r3, r3, #2
 c004c02:	2b00      	cmp	r3, #0
 c004c04:	d101      	bne.n	c004c0a <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 c004c06:	2303      	movs	r3, #3
 c004c08:	e2a2      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c004c0a:	4b12      	ldr	r3, [pc, #72]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004c10:	f003 0302 	and.w	r3, r3, #2
 c004c14:	2b00      	cmp	r3, #0
 c004c16:	d0e8      	beq.n	c004bea <HAL_RCC_OscConfig+0x44e>
 c004c18:	e025      	b.n	c004c66 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 c004c1a:	4b0e      	ldr	r3, [pc, #56]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004c1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004c20:	4a0c      	ldr	r2, [pc, #48]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004c22:	f023 0301 	bic.w	r3, r3, #1
 c004c26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c004c2a:	f7fe f9a3 	bl	c002f74 <HAL_GetTick>
 c004c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c004c30:	e012      	b.n	c004c58 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c004c32:	f7fe f99f 	bl	c002f74 <HAL_GetTick>
 c004c36:	4602      	mov	r2, r0
 c004c38:	693b      	ldr	r3, [r7, #16]
 c004c3a:	1ad3      	subs	r3, r2, r3
 c004c3c:	2b07      	cmp	r3, #7
 c004c3e:	d90b      	bls.n	c004c58 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c004c40:	4b04      	ldr	r3, [pc, #16]	; (c004c54 <HAL_RCC_OscConfig+0x4b8>)
 c004c42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004c46:	f003 0302 	and.w	r3, r3, #2
 c004c4a:	2b00      	cmp	r3, #0
 c004c4c:	d004      	beq.n	c004c58 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 c004c4e:	2303      	movs	r3, #3
 c004c50:	e27e      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
 c004c52:	bf00      	nop
 c004c54:	50021000 	.word	0x50021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c004c58:	4ba8      	ldr	r3, [pc, #672]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c004c5e:	f003 0302 	and.w	r3, r3, #2
 c004c62:	2b00      	cmp	r3, #0
 c004c64:	d1e5      	bne.n	c004c32 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c004c66:	687b      	ldr	r3, [r7, #4]
 c004c68:	681b      	ldr	r3, [r3, #0]
 c004c6a:	f003 0304 	and.w	r3, r3, #4
 c004c6e:	2b00      	cmp	r3, #0
 c004c70:	f000 812d 	beq.w	c004ece <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 c004c74:	2300      	movs	r3, #0
 c004c76:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c004c78:	4ba0      	ldr	r3, [pc, #640]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c004c80:	2b00      	cmp	r3, #0
 c004c82:	d10d      	bne.n	c004ca0 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 c004c84:	4b9d      	ldr	r3, [pc, #628]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004c88:	4a9c      	ldr	r2, [pc, #624]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004c8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c004c8e:	6593      	str	r3, [r2, #88]	; 0x58
 c004c90:	4b9a      	ldr	r3, [pc, #616]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c004c98:	60bb      	str	r3, [r7, #8]
 c004c9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 c004c9c:	2301      	movs	r3, #1
 c004c9e:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c004ca0:	4b97      	ldr	r3, [pc, #604]	; (c004f00 <HAL_RCC_OscConfig+0x764>)
 c004ca2:	681b      	ldr	r3, [r3, #0]
 c004ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c004ca8:	2b00      	cmp	r3, #0
 c004caa:	d11e      	bne.n	c004cea <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c004cac:	4b94      	ldr	r3, [pc, #592]	; (c004f00 <HAL_RCC_OscConfig+0x764>)
 c004cae:	681b      	ldr	r3, [r3, #0]
 c004cb0:	4a93      	ldr	r2, [pc, #588]	; (c004f00 <HAL_RCC_OscConfig+0x764>)
 c004cb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c004cb6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 c004cb8:	f7fe f95c 	bl	c002f74 <HAL_GetTick>
 c004cbc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c004cbe:	e00e      	b.n	c004cde <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c004cc0:	f7fe f958 	bl	c002f74 <HAL_GetTick>
 c004cc4:	4602      	mov	r2, r0
 c004cc6:	693b      	ldr	r3, [r7, #16]
 c004cc8:	1ad3      	subs	r3, r2, r3
 c004cca:	2b02      	cmp	r3, #2
 c004ccc:	d907      	bls.n	c004cde <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c004cce:	4b8c      	ldr	r3, [pc, #560]	; (c004f00 <HAL_RCC_OscConfig+0x764>)
 c004cd0:	681b      	ldr	r3, [r3, #0]
 c004cd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c004cd6:	2b00      	cmp	r3, #0
 c004cd8:	d101      	bne.n	c004cde <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 c004cda:	2303      	movs	r3, #3
 c004cdc:	e238      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c004cde:	4b88      	ldr	r3, [pc, #544]	; (c004f00 <HAL_RCC_OscConfig+0x764>)
 c004ce0:	681b      	ldr	r3, [r3, #0]
 c004ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c004ce6:	2b00      	cmp	r3, #0
 c004ce8:	d0ea      	beq.n	c004cc0 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 c004cea:	687b      	ldr	r3, [r7, #4]
 c004cec:	689b      	ldr	r3, [r3, #8]
 c004cee:	f003 0301 	and.w	r3, r3, #1
 c004cf2:	2b00      	cmp	r3, #0
 c004cf4:	d01f      	beq.n	c004d36 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 c004cf6:	687b      	ldr	r3, [r7, #4]
 c004cf8:	689b      	ldr	r3, [r3, #8]
 c004cfa:	f003 0304 	and.w	r3, r3, #4
 c004cfe:	2b00      	cmp	r3, #0
 c004d00:	d010      	beq.n	c004d24 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c004d02:	4b7e      	ldr	r3, [pc, #504]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004d08:	4a7c      	ldr	r2, [pc, #496]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d0a:	f043 0304 	orr.w	r3, r3, #4
 c004d0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c004d12:	4b7a      	ldr	r3, [pc, #488]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004d18:	4a78      	ldr	r2, [pc, #480]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d1a:	f043 0301 	orr.w	r3, r3, #1
 c004d1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 c004d22:	e018      	b.n	c004d56 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c004d24:	4b75      	ldr	r3, [pc, #468]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004d2a:	4a74      	ldr	r2, [pc, #464]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d2c:	f043 0301 	orr.w	r3, r3, #1
 c004d30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 c004d34:	e00f      	b.n	c004d56 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c004d36:	4b71      	ldr	r3, [pc, #452]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004d3c:	4a6f      	ldr	r2, [pc, #444]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d3e:	f023 0301 	bic.w	r3, r3, #1
 c004d42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c004d46:	4b6d      	ldr	r3, [pc, #436]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004d4c:	4a6b      	ldr	r2, [pc, #428]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d4e:	f023 0304 	bic.w	r3, r3, #4
 c004d52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c004d56:	687b      	ldr	r3, [r7, #4]
 c004d58:	689b      	ldr	r3, [r3, #8]
 c004d5a:	2b00      	cmp	r3, #0
 c004d5c:	d068      	beq.n	c004e30 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c004d5e:	f7fe f909 	bl	c002f74 <HAL_GetTick>
 c004d62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c004d64:	e011      	b.n	c004d8a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c004d66:	f7fe f905 	bl	c002f74 <HAL_GetTick>
 c004d6a:	4602      	mov	r2, r0
 c004d6c:	693b      	ldr	r3, [r7, #16]
 c004d6e:	1ad3      	subs	r3, r2, r3
 c004d70:	f241 3288 	movw	r2, #5000	; 0x1388
 c004d74:	4293      	cmp	r3, r2
 c004d76:	d908      	bls.n	c004d8a <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c004d78:	4b60      	ldr	r3, [pc, #384]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004d7e:	f003 0302 	and.w	r3, r3, #2
 c004d82:	2b00      	cmp	r3, #0
 c004d84:	d101      	bne.n	c004d8a <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 c004d86:	2303      	movs	r3, #3
 c004d88:	e1e2      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c004d8a:	4b5c      	ldr	r3, [pc, #368]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004d90:	f003 0302 	and.w	r3, r3, #2
 c004d94:	2b00      	cmp	r3, #0
 c004d96:	d0e6      	beq.n	c004d66 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c004d98:	687b      	ldr	r3, [r7, #4]
 c004d9a:	689b      	ldr	r3, [r3, #8]
 c004d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c004da0:	2b00      	cmp	r3, #0
 c004da2:	d022      	beq.n	c004dea <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c004da4:	4b55      	ldr	r3, [pc, #340]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004daa:	4a54      	ldr	r2, [pc, #336]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c004db0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c004db4:	e011      	b.n	c004dda <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c004db6:	f7fe f8dd 	bl	c002f74 <HAL_GetTick>
 c004dba:	4602      	mov	r2, r0
 c004dbc:	693b      	ldr	r3, [r7, #16]
 c004dbe:	1ad3      	subs	r3, r2, r3
 c004dc0:	f241 3288 	movw	r2, #5000	; 0x1388
 c004dc4:	4293      	cmp	r3, r2
 c004dc6:	d908      	bls.n	c004dda <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c004dc8:	4b4c      	ldr	r3, [pc, #304]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004dd2:	2b00      	cmp	r3, #0
 c004dd4:	d101      	bne.n	c004dda <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 c004dd6:	2303      	movs	r3, #3
 c004dd8:	e1ba      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c004dda:	4b48      	ldr	r3, [pc, #288]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004de0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004de4:	2b00      	cmp	r3, #0
 c004de6:	d0e6      	beq.n	c004db6 <HAL_RCC_OscConfig+0x61a>
 c004de8:	e068      	b.n	c004ebc <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c004dea:	4b44      	ldr	r3, [pc, #272]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004df0:	4a42      	ldr	r2, [pc, #264]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004df2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c004df6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004dfa:	e011      	b.n	c004e20 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c004dfc:	f7fe f8ba 	bl	c002f74 <HAL_GetTick>
 c004e00:	4602      	mov	r2, r0
 c004e02:	693b      	ldr	r3, [r7, #16]
 c004e04:	1ad3      	subs	r3, r2, r3
 c004e06:	f241 3288 	movw	r2, #5000	; 0x1388
 c004e0a:	4293      	cmp	r3, r2
 c004e0c:	d908      	bls.n	c004e20 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004e0e:	4b3b      	ldr	r3, [pc, #236]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004e14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004e18:	2b00      	cmp	r3, #0
 c004e1a:	d001      	beq.n	c004e20 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 c004e1c:	2303      	movs	r3, #3
 c004e1e:	e197      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004e20:	4b36      	ldr	r3, [pc, #216]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004e26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004e2a:	2b00      	cmp	r3, #0
 c004e2c:	d1e6      	bne.n	c004dfc <HAL_RCC_OscConfig+0x660>
 c004e2e:	e045      	b.n	c004ebc <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c004e30:	f7fe f8a0 	bl	c002f74 <HAL_GetTick>
 c004e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c004e36:	e011      	b.n	c004e5c <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c004e38:	f7fe f89c 	bl	c002f74 <HAL_GetTick>
 c004e3c:	4602      	mov	r2, r0
 c004e3e:	693b      	ldr	r3, [r7, #16]
 c004e40:	1ad3      	subs	r3, r2, r3
 c004e42:	f241 3288 	movw	r2, #5000	; 0x1388
 c004e46:	4293      	cmp	r3, r2
 c004e48:	d908      	bls.n	c004e5c <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c004e4a:	4b2c      	ldr	r3, [pc, #176]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004e50:	f003 0302 	and.w	r3, r3, #2
 c004e54:	2b00      	cmp	r3, #0
 c004e56:	d001      	beq.n	c004e5c <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 c004e58:	2303      	movs	r3, #3
 c004e5a:	e179      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c004e5c:	4b27      	ldr	r3, [pc, #156]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004e62:	f003 0302 	and.w	r3, r3, #2
 c004e66:	2b00      	cmp	r3, #0
 c004e68:	d1e6      	bne.n	c004e38 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 c004e6a:	4b24      	ldr	r3, [pc, #144]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004e70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c004e74:	2b00      	cmp	r3, #0
 c004e76:	d021      	beq.n	c004ebc <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c004e78:	4b20      	ldr	r3, [pc, #128]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004e7e:	4a1f      	ldr	r2, [pc, #124]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004e80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c004e84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004e88:	e011      	b.n	c004eae <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c004e8a:	f7fe f873 	bl	c002f74 <HAL_GetTick>
 c004e8e:	4602      	mov	r2, r0
 c004e90:	693b      	ldr	r3, [r7, #16]
 c004e92:	1ad3      	subs	r3, r2, r3
 c004e94:	f241 3288 	movw	r2, #5000	; 0x1388
 c004e98:	4293      	cmp	r3, r2
 c004e9a:	d908      	bls.n	c004eae <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004e9c:	4b17      	ldr	r3, [pc, #92]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004ea2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004ea6:	2b00      	cmp	r3, #0
 c004ea8:	d001      	beq.n	c004eae <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 c004eaa:	2303      	movs	r3, #3
 c004eac:	e150      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c004eae:	4b13      	ldr	r3, [pc, #76]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c004eb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c004eb8:	2b00      	cmp	r3, #0
 c004eba:	d1e6      	bne.n	c004e8a <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 c004ebc:	7ffb      	ldrb	r3, [r7, #31]
 c004ebe:	2b01      	cmp	r3, #1
 c004ec0:	d105      	bne.n	c004ece <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 c004ec2:	4b0e      	ldr	r3, [pc, #56]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c004ec6:	4a0d      	ldr	r2, [pc, #52]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004ec8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c004ecc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c004ece:	687b      	ldr	r3, [r7, #4]
 c004ed0:	681b      	ldr	r3, [r3, #0]
 c004ed2:	f003 0320 	and.w	r3, r3, #32
 c004ed6:	2b00      	cmp	r3, #0
 c004ed8:	d04f      	beq.n	c004f7a <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c004eda:	687b      	ldr	r3, [r7, #4]
 c004edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c004ede:	2b00      	cmp	r3, #0
 c004ee0:	d028      	beq.n	c004f34 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 c004ee2:	4b06      	ldr	r3, [pc, #24]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004ee4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004ee8:	4a04      	ldr	r2, [pc, #16]	; (c004efc <HAL_RCC_OscConfig+0x760>)
 c004eea:	f043 0301 	orr.w	r3, r3, #1
 c004eee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c004ef2:	f7fe f83f 	bl	c002f74 <HAL_GetTick>
 c004ef6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c004ef8:	e014      	b.n	c004f24 <HAL_RCC_OscConfig+0x788>
 c004efa:	bf00      	nop
 c004efc:	50021000 	.word	0x50021000
 c004f00:	50007000 	.word	0x50007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c004f04:	f7fe f836 	bl	c002f74 <HAL_GetTick>
 c004f08:	4602      	mov	r2, r0
 c004f0a:	693b      	ldr	r3, [r7, #16]
 c004f0c:	1ad3      	subs	r3, r2, r3
 c004f0e:	2b02      	cmp	r3, #2
 c004f10:	d908      	bls.n	c004f24 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c004f12:	4b91      	ldr	r3, [pc, #580]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004f14:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004f18:	f003 0302 	and.w	r3, r3, #2
 c004f1c:	2b00      	cmp	r3, #0
 c004f1e:	d101      	bne.n	c004f24 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 c004f20:	2303      	movs	r3, #3
 c004f22:	e115      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c004f24:	4b8c      	ldr	r3, [pc, #560]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004f26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004f2a:	f003 0302 	and.w	r3, r3, #2
 c004f2e:	2b00      	cmp	r3, #0
 c004f30:	d0e8      	beq.n	c004f04 <HAL_RCC_OscConfig+0x768>
 c004f32:	e022      	b.n	c004f7a <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 c004f34:	4b88      	ldr	r3, [pc, #544]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004f36:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004f3a:	4a87      	ldr	r2, [pc, #540]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004f3c:	f023 0301 	bic.w	r3, r3, #1
 c004f40:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c004f44:	f7fe f816 	bl	c002f74 <HAL_GetTick>
 c004f48:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c004f4a:	e00f      	b.n	c004f6c <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c004f4c:	f7fe f812 	bl	c002f74 <HAL_GetTick>
 c004f50:	4602      	mov	r2, r0
 c004f52:	693b      	ldr	r3, [r7, #16]
 c004f54:	1ad3      	subs	r3, r2, r3
 c004f56:	2b02      	cmp	r3, #2
 c004f58:	d908      	bls.n	c004f6c <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c004f5a:	4b7f      	ldr	r3, [pc, #508]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004f5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004f60:	f003 0302 	and.w	r3, r3, #2
 c004f64:	2b00      	cmp	r3, #0
 c004f66:	d001      	beq.n	c004f6c <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 c004f68:	2303      	movs	r3, #3
 c004f6a:	e0f1      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c004f6c:	4b7a      	ldr	r3, [pc, #488]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004f6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 c004f72:	f003 0302 	and.w	r3, r3, #2
 c004f76:	2b00      	cmp	r3, #0
 c004f78:	d1e8      	bne.n	c004f4c <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 c004f7a:	687b      	ldr	r3, [r7, #4]
 c004f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c004f7e:	2b00      	cmp	r3, #0
 c004f80:	f000 80e5 	beq.w	c00514e <HAL_RCC_OscConfig+0x9b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c004f84:	4b74      	ldr	r3, [pc, #464]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004f86:	689b      	ldr	r3, [r3, #8]
 c004f88:	f003 030c 	and.w	r3, r3, #12
 c004f8c:	2b0c      	cmp	r3, #12
 c004f8e:	f000 809f 	beq.w	c0050d0 <HAL_RCC_OscConfig+0x934>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c004f92:	687b      	ldr	r3, [r7, #4]
 c004f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c004f96:	2b02      	cmp	r3, #2
 c004f98:	d166      	bne.n	c005068 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 c004f9a:	4b6f      	ldr	r3, [pc, #444]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004f9c:	681b      	ldr	r3, [r3, #0]
 c004f9e:	4a6e      	ldr	r2, [pc, #440]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004fa0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c004fa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c004fa6:	f7fd ffe5 	bl	c002f74 <HAL_GetTick>
 c004faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c004fac:	e00e      	b.n	c004fcc <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c004fae:	f7fd ffe1 	bl	c002f74 <HAL_GetTick>
 c004fb2:	4602      	mov	r2, r0
 c004fb4:	693b      	ldr	r3, [r7, #16]
 c004fb6:	1ad3      	subs	r3, r2, r3
 c004fb8:	2b02      	cmp	r3, #2
 c004fba:	d907      	bls.n	c004fcc <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c004fbc:	4b66      	ldr	r3, [pc, #408]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004fbe:	681b      	ldr	r3, [r3, #0]
 c004fc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c004fc4:	2b00      	cmp	r3, #0
 c004fc6:	d001      	beq.n	c004fcc <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 c004fc8:	2303      	movs	r3, #3
 c004fca:	e0c1      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c004fcc:	4b62      	ldr	r3, [pc, #392]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004fce:	681b      	ldr	r3, [r3, #0]
 c004fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c004fd4:	2b00      	cmp	r3, #0
 c004fd6:	d1ea      	bne.n	c004fae <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 c004fd8:	4b5f      	ldr	r3, [pc, #380]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c004fda:	68da      	ldr	r2, [r3, #12]
 c004fdc:	4b5f      	ldr	r3, [pc, #380]	; (c00515c <HAL_RCC_OscConfig+0x9c0>)
 c004fde:	4013      	ands	r3, r2
 c004fe0:	687a      	ldr	r2, [r7, #4]
 c004fe2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 c004fe4:	687a      	ldr	r2, [r7, #4]
 c004fe6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 c004fe8:	3a01      	subs	r2, #1
 c004fea:	0112      	lsls	r2, r2, #4
 c004fec:	4311      	orrs	r1, r2
 c004fee:	687a      	ldr	r2, [r7, #4]
 c004ff0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 c004ff2:	0212      	lsls	r2, r2, #8
 c004ff4:	4311      	orrs	r1, r2
 c004ff6:	687a      	ldr	r2, [r7, #4]
 c004ff8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 c004ffa:	0852      	lsrs	r2, r2, #1
 c004ffc:	3a01      	subs	r2, #1
 c004ffe:	0552      	lsls	r2, r2, #21
 c005000:	4311      	orrs	r1, r2
 c005002:	687a      	ldr	r2, [r7, #4]
 c005004:	6c52      	ldr	r2, [r2, #68]	; 0x44
 c005006:	0852      	lsrs	r2, r2, #1
 c005008:	3a01      	subs	r2, #1
 c00500a:	0652      	lsls	r2, r2, #25
 c00500c:	4311      	orrs	r1, r2
 c00500e:	687a      	ldr	r2, [r7, #4]
 c005010:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 c005012:	06d2      	lsls	r2, r2, #27
 c005014:	430a      	orrs	r2, r1
 c005016:	4950      	ldr	r1, [pc, #320]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c005018:	4313      	orrs	r3, r2
 c00501a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 c00501c:	4b4e      	ldr	r3, [pc, #312]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c00501e:	681b      	ldr	r3, [r3, #0]
 c005020:	4a4d      	ldr	r2, [pc, #308]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c005022:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c005026:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 c005028:	4b4b      	ldr	r3, [pc, #300]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c00502a:	68db      	ldr	r3, [r3, #12]
 c00502c:	4a4a      	ldr	r2, [pc, #296]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c00502e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 c005032:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c005034:	f7fd ff9e 	bl	c002f74 <HAL_GetTick>
 c005038:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c00503a:	e00e      	b.n	c00505a <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c00503c:	f7fd ff9a 	bl	c002f74 <HAL_GetTick>
 c005040:	4602      	mov	r2, r0
 c005042:	693b      	ldr	r3, [r7, #16]
 c005044:	1ad3      	subs	r3, r2, r3
 c005046:	2b02      	cmp	r3, #2
 c005048:	d907      	bls.n	c00505a <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c00504a:	4b43      	ldr	r3, [pc, #268]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c00504c:	681b      	ldr	r3, [r3, #0]
 c00504e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c005052:	2b00      	cmp	r3, #0
 c005054:	d101      	bne.n	c00505a <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 c005056:	2303      	movs	r3, #3
 c005058:	e07a      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c00505a:	4b3f      	ldr	r3, [pc, #252]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c00505c:	681b      	ldr	r3, [r3, #0]
 c00505e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c005062:	2b00      	cmp	r3, #0
 c005064:	d0ea      	beq.n	c00503c <HAL_RCC_OscConfig+0x8a0>
 c005066:	e072      	b.n	c00514e <HAL_RCC_OscConfig+0x9b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 c005068:	4b3b      	ldr	r3, [pc, #236]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c00506a:	681b      	ldr	r3, [r3, #0]
 c00506c:	4a3a      	ldr	r2, [pc, #232]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c00506e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 c005072:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if (READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 c005074:	4b38      	ldr	r3, [pc, #224]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c005076:	681b      	ldr	r3, [r3, #0]
 c005078:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 c00507c:	2b00      	cmp	r3, #0
 c00507e:	d105      	bne.n	c00508c <HAL_RCC_OscConfig+0x8f0>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 c005080:	4b35      	ldr	r3, [pc, #212]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c005082:	68db      	ldr	r3, [r3, #12]
 c005084:	4a34      	ldr	r2, [pc, #208]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c005086:	f023 0303 	bic.w	r3, r3, #3
 c00508a:	60d3      	str	r3, [r2, #12]
        }

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c00508c:	4b32      	ldr	r3, [pc, #200]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c00508e:	68db      	ldr	r3, [r3, #12]
 c005090:	4a31      	ldr	r2, [pc, #196]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c005092:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 c005096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c00509a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c00509c:	f7fd ff6a 	bl	c002f74 <HAL_GetTick>
 c0050a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0050a2:	e00e      	b.n	c0050c2 <HAL_RCC_OscConfig+0x926>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c0050a4:	f7fd ff66 	bl	c002f74 <HAL_GetTick>
 c0050a8:	4602      	mov	r2, r0
 c0050aa:	693b      	ldr	r3, [r7, #16]
 c0050ac:	1ad3      	subs	r3, r2, r3
 c0050ae:	2b02      	cmp	r3, #2
 c0050b0:	d907      	bls.n	c0050c2 <HAL_RCC_OscConfig+0x926>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0050b2:	4b29      	ldr	r3, [pc, #164]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c0050b4:	681b      	ldr	r3, [r3, #0]
 c0050b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0050ba:	2b00      	cmp	r3, #0
 c0050bc:	d001      	beq.n	c0050c2 <HAL_RCC_OscConfig+0x926>
            {
              return HAL_TIMEOUT;
 c0050be:	2303      	movs	r3, #3
 c0050c0:	e046      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0050c2:	4b25      	ldr	r3, [pc, #148]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c0050c4:	681b      	ldr	r3, [r3, #0]
 c0050c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0050ca:	2b00      	cmp	r3, #0
 c0050cc:	d1ea      	bne.n	c0050a4 <HAL_RCC_OscConfig+0x908>
 c0050ce:	e03e      	b.n	c00514e <HAL_RCC_OscConfig+0x9b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 c0050d0:	687b      	ldr	r3, [r7, #4]
 c0050d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c0050d4:	2b01      	cmp	r3, #1
 c0050d6:	d101      	bne.n	c0050dc <HAL_RCC_OscConfig+0x940>
      {
        return HAL_ERROR;
 c0050d8:	2301      	movs	r3, #1
 c0050da:	e039      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 c0050dc:	4b1e      	ldr	r3, [pc, #120]	; (c005158 <HAL_RCC_OscConfig+0x9bc>)
 c0050de:	68db      	ldr	r3, [r3, #12]
 c0050e0:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c0050e2:	697b      	ldr	r3, [r7, #20]
 c0050e4:	f003 0203 	and.w	r2, r3, #3
 c0050e8:	687b      	ldr	r3, [r7, #4]
 c0050ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 c0050ec:	429a      	cmp	r2, r3
 c0050ee:	d12c      	bne.n	c00514a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c0050f0:	697b      	ldr	r3, [r7, #20]
 c0050f2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 c0050f6:	687b      	ldr	r3, [r7, #4]
 c0050f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0050fa:	3b01      	subs	r3, #1
 c0050fc:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c0050fe:	429a      	cmp	r2, r3
 c005100:	d123      	bne.n	c00514a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c005102:	697b      	ldr	r3, [r7, #20]
 c005104:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 c005108:	687b      	ldr	r3, [r7, #4]
 c00510a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c00510c:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c00510e:	429a      	cmp	r2, r3
 c005110:	d11b      	bne.n	c00514a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c005112:	697b      	ldr	r3, [r7, #20]
 c005114:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 c005118:	687b      	ldr	r3, [r7, #4]
 c00511a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c00511c:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c00511e:	429a      	cmp	r2, r3
 c005120:	d113      	bne.n	c00514a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c005122:	697b      	ldr	r3, [r7, #20]
 c005124:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 c005128:	687b      	ldr	r3, [r7, #4]
 c00512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c00512c:	085b      	lsrs	r3, r3, #1
 c00512e:	3b01      	subs	r3, #1
 c005130:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c005132:	429a      	cmp	r2, r3
 c005134:	d109      	bne.n	c00514a <HAL_RCC_OscConfig+0x9ae>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 c005136:	697b      	ldr	r3, [r7, #20]
 c005138:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 c00513c:	687b      	ldr	r3, [r7, #4]
 c00513e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c005140:	085b      	lsrs	r3, r3, #1
 c005142:	3b01      	subs	r3, #1
 c005144:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c005146:	429a      	cmp	r2, r3
 c005148:	d001      	beq.n	c00514e <HAL_RCC_OscConfig+0x9b2>
        {
          return HAL_ERROR;
 c00514a:	2301      	movs	r3, #1
 c00514c:	e000      	b.n	c005150 <HAL_RCC_OscConfig+0x9b4>
        }
      }
    }
  }

  return HAL_OK;
 c00514e:	2300      	movs	r3, #0
}
 c005150:	4618      	mov	r0, r3
 c005152:	3720      	adds	r7, #32
 c005154:	46bd      	mov	sp, r7
 c005156:	bd80      	pop	{r7, pc}
 c005158:	50021000 	.word	0x50021000
 c00515c:	019f800c 	.word	0x019f800c

0c005160 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 c005160:	b580      	push	{r7, lr}
 c005162:	b086      	sub	sp, #24
 c005164:	af00      	add	r7, sp, #0
 c005166:	6078      	str	r0, [r7, #4]
 c005168:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 c00516a:	2300      	movs	r3, #0
 c00516c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 c00516e:	687b      	ldr	r3, [r7, #4]
 c005170:	2b00      	cmp	r3, #0
 c005172:	d101      	bne.n	c005178 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 c005174:	2301      	movs	r3, #1
 c005176:	e10d      	b.n	c005394 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c005178:	4b88      	ldr	r3, [pc, #544]	; (c00539c <HAL_RCC_ClockConfig+0x23c>)
 c00517a:	681b      	ldr	r3, [r3, #0]
 c00517c:	f003 030f 	and.w	r3, r3, #15
 c005180:	683a      	ldr	r2, [r7, #0]
 c005182:	429a      	cmp	r2, r3
 c005184:	d910      	bls.n	c0051a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c005186:	4b85      	ldr	r3, [pc, #532]	; (c00539c <HAL_RCC_ClockConfig+0x23c>)
 c005188:	681b      	ldr	r3, [r3, #0]
 c00518a:	f023 020f 	bic.w	r2, r3, #15
 c00518e:	4983      	ldr	r1, [pc, #524]	; (c00539c <HAL_RCC_ClockConfig+0x23c>)
 c005190:	683b      	ldr	r3, [r7, #0]
 c005192:	4313      	orrs	r3, r2
 c005194:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c005196:	4b81      	ldr	r3, [pc, #516]	; (c00539c <HAL_RCC_ClockConfig+0x23c>)
 c005198:	681b      	ldr	r3, [r3, #0]
 c00519a:	f003 030f 	and.w	r3, r3, #15
 c00519e:	683a      	ldr	r2, [r7, #0]
 c0051a0:	429a      	cmp	r2, r3
 c0051a2:	d001      	beq.n	c0051a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 c0051a4:	2301      	movs	r3, #1
 c0051a6:	e0f5      	b.n	c005394 <HAL_RCC_ClockConfig+0x234>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c0051a8:	687b      	ldr	r3, [r7, #4]
 c0051aa:	681b      	ldr	r3, [r3, #0]
 c0051ac:	f003 0301 	and.w	r3, r3, #1
 c0051b0:	2b00      	cmp	r3, #0
 c0051b2:	f000 8094 	beq.w	c0052de <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c0051b6:	687b      	ldr	r3, [r7, #4]
 c0051b8:	685b      	ldr	r3, [r3, #4]
 c0051ba:	2b03      	cmp	r3, #3
 c0051bc:	d134      	bne.n	c005228 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0051be:	4b78      	ldr	r3, [pc, #480]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c0051c0:	681b      	ldr	r3, [r3, #0]
 c0051c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c0051c6:	2b00      	cmp	r3, #0
 c0051c8:	d101      	bne.n	c0051ce <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 c0051ca:	2301      	movs	r3, #1
 c0051cc:	e0e2      	b.n	c005394 <HAL_RCC_ClockConfig+0x234>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 c0051ce:	f000 fa2b 	bl	c005628 <RCC_GetSysClockFreqFromPLLSource>
 c0051d2:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 c0051d4:	693b      	ldr	r3, [r7, #16]
 c0051d6:	4a73      	ldr	r2, [pc, #460]	; (c0053a4 <HAL_RCC_ClockConfig+0x244>)
 c0051d8:	4293      	cmp	r3, r2
 c0051da:	d956      	bls.n	c00528a <HAL_RCC_ClockConfig+0x12a>
      {
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c0051dc:	4b70      	ldr	r3, [pc, #448]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c0051de:	689b      	ldr	r3, [r3, #8]
 c0051e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 c0051e4:	2b00      	cmp	r3, #0
 c0051e6:	d10a      	bne.n	c0051fe <HAL_RCC_ClockConfig+0x9e>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c0051e8:	4b6d      	ldr	r3, [pc, #436]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c0051ea:	689b      	ldr	r3, [r3, #8]
 c0051ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0051f0:	4a6b      	ldr	r2, [pc, #428]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c0051f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c0051f6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c0051f8:	2380      	movs	r3, #128	; 0x80
 c0051fa:	617b      	str	r3, [r7, #20]
 c0051fc:	e045      	b.n	c00528a <HAL_RCC_ClockConfig+0x12a>
        }
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 c0051fe:	687b      	ldr	r3, [r7, #4]
 c005200:	681b      	ldr	r3, [r3, #0]
 c005202:	f003 0302 	and.w	r3, r3, #2
 c005206:	2b00      	cmp	r3, #0
 c005208:	d03f      	beq.n	c00528a <HAL_RCC_ClockConfig+0x12a>
                 (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 c00520a:	687b      	ldr	r3, [r7, #4]
 c00520c:	689b      	ldr	r3, [r3, #8]
        else if ((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 c00520e:	2b00      	cmp	r3, #0
 c005210:	d13b      	bne.n	c00528a <HAL_RCC_ClockConfig+0x12a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c005212:	4b63      	ldr	r3, [pc, #396]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c005214:	689b      	ldr	r3, [r3, #8]
 c005216:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c00521a:	4a61      	ldr	r2, [pc, #388]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00521c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c005220:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c005222:	2380      	movs	r3, #128	; 0x80
 c005224:	617b      	str	r3, [r7, #20]
 c005226:	e030      	b.n	c00528a <HAL_RCC_ClockConfig+0x12a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c005228:	687b      	ldr	r3, [r7, #4]
 c00522a:	685b      	ldr	r3, [r3, #4]
 c00522c:	2b02      	cmp	r3, #2
 c00522e:	d107      	bne.n	c005240 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c005230:	4b5b      	ldr	r3, [pc, #364]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c005232:	681b      	ldr	r3, [r3, #0]
 c005234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c005238:	2b00      	cmp	r3, #0
 c00523a:	d115      	bne.n	c005268 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c00523c:	2301      	movs	r3, #1
 c00523e:	e0a9      	b.n	c005394 <HAL_RCC_ClockConfig+0x234>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 c005240:	687b      	ldr	r3, [r7, #4]
 c005242:	685b      	ldr	r3, [r3, #4]
 c005244:	2b00      	cmp	r3, #0
 c005246:	d107      	bne.n	c005258 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c005248:	4b55      	ldr	r3, [pc, #340]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00524a:	681b      	ldr	r3, [r3, #0]
 c00524c:	f003 0302 	and.w	r3, r3, #2
 c005250:	2b00      	cmp	r3, #0
 c005252:	d109      	bne.n	c005268 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c005254:	2301      	movs	r3, #1
 c005256:	e09d      	b.n	c005394 <HAL_RCC_ClockConfig+0x234>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c005258:	4b51      	ldr	r3, [pc, #324]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00525a:	681b      	ldr	r3, [r3, #0]
 c00525c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c005260:	2b00      	cmp	r3, #0
 c005262:	d101      	bne.n	c005268 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 c005264:	2301      	movs	r3, #1
 c005266:	e095      	b.n	c005394 <HAL_RCC_ClockConfig+0x234>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 c005268:	f000 f8a2 	bl	c0053b0 <HAL_RCC_GetSysClockFreq>
 c00526c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 c00526e:	693b      	ldr	r3, [r7, #16]
 c005270:	4a4c      	ldr	r2, [pc, #304]	; (c0053a4 <HAL_RCC_ClockConfig+0x244>)
 c005272:	4293      	cmp	r3, r2
 c005274:	d909      	bls.n	c00528a <HAL_RCC_ClockConfig+0x12a>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c005276:	4b4a      	ldr	r3, [pc, #296]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c005278:	689b      	ldr	r3, [r3, #8]
 c00527a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c00527e:	4a48      	ldr	r2, [pc, #288]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c005280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 c005284:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 c005286:	2380      	movs	r3, #128	; 0x80
 c005288:	617b      	str	r3, [r7, #20]
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c00528a:	4b45      	ldr	r3, [pc, #276]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00528c:	689b      	ldr	r3, [r3, #8]
 c00528e:	f023 0203 	bic.w	r2, r3, #3
 c005292:	687b      	ldr	r3, [r7, #4]
 c005294:	685b      	ldr	r3, [r3, #4]
 c005296:	4942      	ldr	r1, [pc, #264]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c005298:	4313      	orrs	r3, r2
 c00529a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c00529c:	f7fd fe6a 	bl	c002f74 <HAL_GetTick>
 c0052a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c0052a2:	e013      	b.n	c0052cc <HAL_RCC_ClockConfig+0x16c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c0052a4:	f7fd fe66 	bl	c002f74 <HAL_GetTick>
 c0052a8:	4602      	mov	r2, r0
 c0052aa:	68fb      	ldr	r3, [r7, #12]
 c0052ac:	1ad3      	subs	r3, r2, r3
 c0052ae:	f241 3288 	movw	r2, #5000	; 0x1388
 c0052b2:	4293      	cmp	r3, r2
 c0052b4:	d90a      	bls.n	c0052cc <HAL_RCC_ClockConfig+0x16c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c0052b6:	4b3a      	ldr	r3, [pc, #232]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c0052b8:	689b      	ldr	r3, [r3, #8]
 c0052ba:	f003 020c 	and.w	r2, r3, #12
 c0052be:	687b      	ldr	r3, [r7, #4]
 c0052c0:	685b      	ldr	r3, [r3, #4]
 c0052c2:	009b      	lsls	r3, r3, #2
 c0052c4:	429a      	cmp	r2, r3
 c0052c6:	d001      	beq.n	c0052cc <HAL_RCC_ClockConfig+0x16c>
        {
          return HAL_TIMEOUT;
 c0052c8:	2303      	movs	r3, #3
 c0052ca:	e063      	b.n	c005394 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c0052cc:	4b34      	ldr	r3, [pc, #208]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c0052ce:	689b      	ldr	r3, [r3, #8]
 c0052d0:	f003 020c 	and.w	r2, r3, #12
 c0052d4:	687b      	ldr	r3, [r7, #4]
 c0052d6:	685b      	ldr	r3, [r3, #4]
 c0052d8:	009b      	lsls	r3, r3, #2
 c0052da:	429a      	cmp	r2, r3
 c0052dc:	d1e2      	bne.n	c0052a4 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c0052de:	687b      	ldr	r3, [r7, #4]
 c0052e0:	681b      	ldr	r3, [r3, #0]
 c0052e2:	f003 0302 	and.w	r3, r3, #2
 c0052e6:	2b00      	cmp	r3, #0
 c0052e8:	d009      	beq.n	c0052fe <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c0052ea:	4b2d      	ldr	r3, [pc, #180]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c0052ec:	689b      	ldr	r3, [r3, #8]
 c0052ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 c0052f2:	687b      	ldr	r3, [r7, #4]
 c0052f4:	689b      	ldr	r3, [r3, #8]
 c0052f6:	492a      	ldr	r1, [pc, #168]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c0052f8:	4313      	orrs	r3, r2
 c0052fa:	608b      	str	r3, [r1, #8]
 c0052fc:	e008      	b.n	c005310 <HAL_RCC_ClockConfig+0x1b0>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if (hpre == RCC_SYSCLK_DIV2)
 c0052fe:	697b      	ldr	r3, [r7, #20]
 c005300:	2b80      	cmp	r3, #128	; 0x80
 c005302:	d105      	bne.n	c005310 <HAL_RCC_ClockConfig+0x1b0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c005304:	4b26      	ldr	r3, [pc, #152]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c005306:	689b      	ldr	r3, [r3, #8]
 c005308:	4a25      	ldr	r2, [pc, #148]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00530a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c00530e:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c005310:	4b22      	ldr	r3, [pc, #136]	; (c00539c <HAL_RCC_ClockConfig+0x23c>)
 c005312:	681b      	ldr	r3, [r3, #0]
 c005314:	f003 030f 	and.w	r3, r3, #15
 c005318:	683a      	ldr	r2, [r7, #0]
 c00531a:	429a      	cmp	r2, r3
 c00531c:	d210      	bcs.n	c005340 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 c00531e:	4b1f      	ldr	r3, [pc, #124]	; (c00539c <HAL_RCC_ClockConfig+0x23c>)
 c005320:	681b      	ldr	r3, [r3, #0]
 c005322:	f023 020f 	bic.w	r2, r3, #15
 c005326:	491d      	ldr	r1, [pc, #116]	; (c00539c <HAL_RCC_ClockConfig+0x23c>)
 c005328:	683b      	ldr	r3, [r7, #0]
 c00532a:	4313      	orrs	r3, r2
 c00532c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c00532e:	4b1b      	ldr	r3, [pc, #108]	; (c00539c <HAL_RCC_ClockConfig+0x23c>)
 c005330:	681b      	ldr	r3, [r3, #0]
 c005332:	f003 030f 	and.w	r3, r3, #15
 c005336:	683a      	ldr	r2, [r7, #0]
 c005338:	429a      	cmp	r2, r3
 c00533a:	d001      	beq.n	c005340 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 c00533c:	2301      	movs	r3, #1
 c00533e:	e029      	b.n	c005394 <HAL_RCC_ClockConfig+0x234>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c005340:	687b      	ldr	r3, [r7, #4]
 c005342:	681b      	ldr	r3, [r3, #0]
 c005344:	f003 0304 	and.w	r3, r3, #4
 c005348:	2b00      	cmp	r3, #0
 c00534a:	d008      	beq.n	c00535e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 c00534c:	4b14      	ldr	r3, [pc, #80]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00534e:	689b      	ldr	r3, [r3, #8]
 c005350:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c005354:	687b      	ldr	r3, [r7, #4]
 c005356:	68db      	ldr	r3, [r3, #12]
 c005358:	4911      	ldr	r1, [pc, #68]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00535a:	4313      	orrs	r3, r2
 c00535c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c00535e:	687b      	ldr	r3, [r7, #4]
 c005360:	681b      	ldr	r3, [r3, #0]
 c005362:	f003 0308 	and.w	r3, r3, #8
 c005366:	2b00      	cmp	r3, #0
 c005368:	d009      	beq.n	c00537e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 c00536a:	4b0d      	ldr	r3, [pc, #52]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00536c:	689b      	ldr	r3, [r3, #8]
 c00536e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 c005372:	687b      	ldr	r3, [r7, #4]
 c005374:	691b      	ldr	r3, [r3, #16]
 c005376:	00db      	lsls	r3, r3, #3
 c005378:	4909      	ldr	r1, [pc, #36]	; (c0053a0 <HAL_RCC_ClockConfig+0x240>)
 c00537a:	4313      	orrs	r3, r2
 c00537c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c00537e:	f000 f8b3 	bl	c0054e8 <HAL_RCC_GetHCLKFreq>
 c005382:	4603      	mov	r3, r0
 c005384:	4a08      	ldr	r2, [pc, #32]	; (c0053a8 <HAL_RCC_ClockConfig+0x248>)
 c005386:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 c005388:	4b08      	ldr	r3, [pc, #32]	; (c0053ac <HAL_RCC_ClockConfig+0x24c>)
 c00538a:	681b      	ldr	r3, [r3, #0]
 c00538c:	4618      	mov	r0, r3
 c00538e:	f7fd fda1 	bl	c002ed4 <HAL_InitTick>
 c005392:	4603      	mov	r3, r0
}
 c005394:	4618      	mov	r0, r3
 c005396:	3718      	adds	r7, #24
 c005398:	46bd      	mov	sp, r7
 c00539a:	bd80      	pop	{r7, pc}
 c00539c:	50022000 	.word	0x50022000
 c0053a0:	50021000 	.word	0x50021000
 c0053a4:	04c4b400 	.word	0x04c4b400
 c0053a8:	30000028 	.word	0x30000028
 c0053ac:	3000002c 	.word	0x3000002c

0c0053b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 c0053b0:	b480      	push	{r7}
 c0053b2:	b089      	sub	sp, #36	; 0x24
 c0053b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 c0053b6:	2300      	movs	r3, #0
 c0053b8:	61fb      	str	r3, [r7, #28]
 c0053ba:	2300      	movs	r3, #0
 c0053bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c0053be:	4b47      	ldr	r3, [pc, #284]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c0053c0:	689b      	ldr	r3, [r3, #8]
 c0053c2:	f003 030c 	and.w	r3, r3, #12
 c0053c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c0053c8:	4b44      	ldr	r3, [pc, #272]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c0053ca:	68db      	ldr	r3, [r3, #12]
 c0053cc:	f003 0303 	and.w	r3, r3, #3
 c0053d0:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c0053d2:	693b      	ldr	r3, [r7, #16]
 c0053d4:	2b00      	cmp	r3, #0
 c0053d6:	d005      	beq.n	c0053e4 <HAL_RCC_GetSysClockFreq+0x34>
 c0053d8:	693b      	ldr	r3, [r7, #16]
 c0053da:	2b0c      	cmp	r3, #12
 c0053dc:	d121      	bne.n	c005422 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c0053de:	68fb      	ldr	r3, [r7, #12]
 c0053e0:	2b01      	cmp	r3, #1
 c0053e2:	d11e      	bne.n	c005422 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c0053e4:	4b3d      	ldr	r3, [pc, #244]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c0053e6:	681b      	ldr	r3, [r3, #0]
 c0053e8:	f003 0308 	and.w	r3, r3, #8
 c0053ec:	2b00      	cmp	r3, #0
 c0053ee:	d107      	bne.n	c005400 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c0053f0:	4b3a      	ldr	r3, [pc, #232]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c0053f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c0053f6:	0a1b      	lsrs	r3, r3, #8
 c0053f8:	f003 030f 	and.w	r3, r3, #15
 c0053fc:	61fb      	str	r3, [r7, #28]
 c0053fe:	e005      	b.n	c00540c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c005400:	4b36      	ldr	r3, [pc, #216]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c005402:	681b      	ldr	r3, [r3, #0]
 c005404:	091b      	lsrs	r3, r3, #4
 c005406:	f003 030f 	and.w	r3, r3, #15
 c00540a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 c00540c:	4a34      	ldr	r2, [pc, #208]	; (c0054e0 <HAL_RCC_GetSysClockFreq+0x130>)
 c00540e:	69fb      	ldr	r3, [r7, #28]
 c005410:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c005414:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c005416:	693b      	ldr	r3, [r7, #16]
 c005418:	2b00      	cmp	r3, #0
 c00541a:	d10d      	bne.n	c005438 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 c00541c:	69fb      	ldr	r3, [r7, #28]
 c00541e:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c005420:	e00a      	b.n	c005438 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c005422:	693b      	ldr	r3, [r7, #16]
 c005424:	2b04      	cmp	r3, #4
 c005426:	d102      	bne.n	c00542e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 c005428:	4b2e      	ldr	r3, [pc, #184]	; (c0054e4 <HAL_RCC_GetSysClockFreq+0x134>)
 c00542a:	61bb      	str	r3, [r7, #24]
 c00542c:	e004      	b.n	c005438 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 c00542e:	693b      	ldr	r3, [r7, #16]
 c005430:	2b08      	cmp	r3, #8
 c005432:	d101      	bne.n	c005438 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 c005434:	4b2b      	ldr	r3, [pc, #172]	; (c0054e4 <HAL_RCC_GetSysClockFreq+0x134>)
 c005436:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c005438:	693b      	ldr	r3, [r7, #16]
 c00543a:	2b0c      	cmp	r3, #12
 c00543c:	d146      	bne.n	c0054cc <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c00543e:	4b27      	ldr	r3, [pc, #156]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c005440:	68db      	ldr	r3, [r3, #12]
 c005442:	f003 0303 	and.w	r3, r3, #3
 c005446:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c005448:	4b24      	ldr	r3, [pc, #144]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c00544a:	68db      	ldr	r3, [r3, #12]
 c00544c:	091b      	lsrs	r3, r3, #4
 c00544e:	f003 030f 	and.w	r3, r3, #15
 c005452:	3301      	adds	r3, #1
 c005454:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 c005456:	68bb      	ldr	r3, [r7, #8]
 c005458:	2b02      	cmp	r3, #2
 c00545a:	d003      	beq.n	c005464 <HAL_RCC_GetSysClockFreq+0xb4>
 c00545c:	68bb      	ldr	r3, [r7, #8]
 c00545e:	2b03      	cmp	r3, #3
 c005460:	d00d      	beq.n	c00547e <HAL_RCC_GetSysClockFreq+0xce>
 c005462:	e019      	b.n	c005498 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c005464:	4a1f      	ldr	r2, [pc, #124]	; (c0054e4 <HAL_RCC_GetSysClockFreq+0x134>)
 c005466:	687b      	ldr	r3, [r7, #4]
 c005468:	fbb2 f3f3 	udiv	r3, r2, r3
 c00546c:	4a1b      	ldr	r2, [pc, #108]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c00546e:	68d2      	ldr	r2, [r2, #12]
 c005470:	0a12      	lsrs	r2, r2, #8
 c005472:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c005476:	fb02 f303 	mul.w	r3, r2, r3
 c00547a:	617b      	str	r3, [r7, #20]
        break;
 c00547c:	e019      	b.n	c0054b2 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c00547e:	4a19      	ldr	r2, [pc, #100]	; (c0054e4 <HAL_RCC_GetSysClockFreq+0x134>)
 c005480:	687b      	ldr	r3, [r7, #4]
 c005482:	fbb2 f3f3 	udiv	r3, r2, r3
 c005486:	4a15      	ldr	r2, [pc, #84]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c005488:	68d2      	ldr	r2, [r2, #12]
 c00548a:	0a12      	lsrs	r2, r2, #8
 c00548c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c005490:	fb02 f303 	mul.w	r3, r2, r3
 c005494:	617b      	str	r3, [r7, #20]
        break;
 c005496:	e00c      	b.n	c0054b2 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c005498:	69fa      	ldr	r2, [r7, #28]
 c00549a:	687b      	ldr	r3, [r7, #4]
 c00549c:	fbb2 f3f3 	udiv	r3, r2, r3
 c0054a0:	4a0e      	ldr	r2, [pc, #56]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c0054a2:	68d2      	ldr	r2, [r2, #12]
 c0054a4:	0a12      	lsrs	r2, r2, #8
 c0054a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c0054aa:	fb02 f303 	mul.w	r3, r2, r3
 c0054ae:	617b      	str	r3, [r7, #20]
        break;
 c0054b0:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c0054b2:	4b0a      	ldr	r3, [pc, #40]	; (c0054dc <HAL_RCC_GetSysClockFreq+0x12c>)
 c0054b4:	68db      	ldr	r3, [r3, #12]
 c0054b6:	0e5b      	lsrs	r3, r3, #25
 c0054b8:	f003 0303 	and.w	r3, r3, #3
 c0054bc:	3301      	adds	r3, #1
 c0054be:	005b      	lsls	r3, r3, #1
 c0054c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 c0054c2:	697a      	ldr	r2, [r7, #20]
 c0054c4:	683b      	ldr	r3, [r7, #0]
 c0054c6:	fbb2 f3f3 	udiv	r3, r2, r3
 c0054ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 c0054cc:	69bb      	ldr	r3, [r7, #24]
}
 c0054ce:	4618      	mov	r0, r3
 c0054d0:	3724      	adds	r7, #36	; 0x24
 c0054d2:	46bd      	mov	sp, r7
 c0054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0054d8:	4770      	bx	lr
 c0054da:	bf00      	nop
 c0054dc:	50021000 	.word	0x50021000
 c0054e0:	0c00794c 	.word	0x0c00794c
 c0054e4:	00f42400 	.word	0x00f42400

0c0054e8 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 c0054e8:	b580      	push	{r7, lr}
 c0054ea:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c0054ec:	f7ff ff60 	bl	c0053b0 <HAL_RCC_GetSysClockFreq>
 c0054f0:	4602      	mov	r2, r0
 c0054f2:	4b05      	ldr	r3, [pc, #20]	; (c005508 <HAL_RCC_GetHCLKFreq+0x20>)
 c0054f4:	689b      	ldr	r3, [r3, #8]
 c0054f6:	091b      	lsrs	r3, r3, #4
 c0054f8:	f003 030f 	and.w	r3, r3, #15
 c0054fc:	4903      	ldr	r1, [pc, #12]	; (c00550c <HAL_RCC_GetHCLKFreq+0x24>)
 c0054fe:	5ccb      	ldrb	r3, [r1, r3]
 c005500:	fa22 f303 	lsr.w	r3, r2, r3
}
 c005504:	4618      	mov	r0, r3
 c005506:	bd80      	pop	{r7, pc}
 c005508:	50021000 	.word	0x50021000
 c00550c:	0c007934 	.word	0x0c007934

0c005510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 c005510:	b580      	push	{r7, lr}
 c005512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 c005514:	f7ff ffe8 	bl	c0054e8 <HAL_RCC_GetHCLKFreq>
 c005518:	4602      	mov	r2, r0
 c00551a:	4b05      	ldr	r3, [pc, #20]	; (c005530 <HAL_RCC_GetPCLK1Freq+0x20>)
 c00551c:	689b      	ldr	r3, [r3, #8]
 c00551e:	0a1b      	lsrs	r3, r3, #8
 c005520:	f003 0307 	and.w	r3, r3, #7
 c005524:	4903      	ldr	r1, [pc, #12]	; (c005534 <HAL_RCC_GetPCLK1Freq+0x24>)
 c005526:	5ccb      	ldrb	r3, [r1, r3]
 c005528:	fa22 f303 	lsr.w	r3, r2, r3
}
 c00552c:	4618      	mov	r0, r3
 c00552e:	bd80      	pop	{r7, pc}
 c005530:	50021000 	.word	0x50021000
 c005534:	0c007944 	.word	0x0c007944

0c005538 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 c005538:	b580      	push	{r7, lr}
 c00553a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 c00553c:	f7ff ffd4 	bl	c0054e8 <HAL_RCC_GetHCLKFreq>
 c005540:	4602      	mov	r2, r0
 c005542:	4b05      	ldr	r3, [pc, #20]	; (c005558 <HAL_RCC_GetPCLK2Freq+0x20>)
 c005544:	689b      	ldr	r3, [r3, #8]
 c005546:	0adb      	lsrs	r3, r3, #11
 c005548:	f003 0307 	and.w	r3, r3, #7
 c00554c:	4903      	ldr	r1, [pc, #12]	; (c00555c <HAL_RCC_GetPCLK2Freq+0x24>)
 c00554e:	5ccb      	ldrb	r3, [r1, r3]
 c005550:	fa22 f303 	lsr.w	r3, r2, r3
}
 c005554:	4618      	mov	r0, r3
 c005556:	bd80      	pop	{r7, pc}
 c005558:	50021000 	.word	0x50021000
 c00555c:	0c007944 	.word	0x0c007944

0c005560 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 c005560:	b580      	push	{r7, lr}
 c005562:	b086      	sub	sp, #24
 c005564:	af00      	add	r7, sp, #0
 c005566:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 c005568:	2300      	movs	r3, #0
 c00556a:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c00556c:	4b2c      	ldr	r3, [pc, #176]	; (c005620 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c00556e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c005574:	2b00      	cmp	r3, #0
 c005576:	d003      	beq.n	c005580 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 c005578:	f7ff f862 	bl	c004640 <HAL_PWREx_GetVoltageRange>
 c00557c:	6138      	str	r0, [r7, #16]
 c00557e:	e014      	b.n	c0055aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 c005580:	4b27      	ldr	r3, [pc, #156]	; (c005620 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c005582:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005584:	4a26      	ldr	r2, [pc, #152]	; (c005620 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c005586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c00558a:	6593      	str	r3, [r2, #88]	; 0x58
 c00558c:	4b24      	ldr	r3, [pc, #144]	; (c005620 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c00558e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005590:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c005594:	60fb      	str	r3, [r7, #12]
 c005596:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 c005598:	f7ff f852 	bl	c004640 <HAL_PWREx_GetVoltageRange>
 c00559c:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 c00559e:	4b20      	ldr	r3, [pc, #128]	; (c005620 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c0055a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0055a2:	4a1f      	ldr	r2, [pc, #124]	; (c005620 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 c0055a4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c0055a8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 c0055aa:	693b      	ldr	r3, [r7, #16]
 c0055ac:	2b00      	cmp	r3, #0
 c0055ae:	d003      	beq.n	c0055b8 <RCC_SetFlashLatencyFromMSIRange+0x58>
 c0055b0:	693b      	ldr	r3, [r7, #16]
 c0055b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c0055b6:	d10b      	bne.n	c0055d0 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 c0055b8:	687b      	ldr	r3, [r7, #4]
 c0055ba:	2b80      	cmp	r3, #128	; 0x80
 c0055bc:	d919      	bls.n	c0055f2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 c0055be:	687b      	ldr	r3, [r7, #4]
 c0055c0:	2ba0      	cmp	r3, #160	; 0xa0
 c0055c2:	d902      	bls.n	c0055ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 c0055c4:	2302      	movs	r3, #2
 c0055c6:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 c0055c8:	e013      	b.n	c0055f2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c0055ca:	2301      	movs	r3, #1
 c0055cc:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 c0055ce:	e010      	b.n	c0055f2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 c0055d0:	687b      	ldr	r3, [r7, #4]
 c0055d2:	2b80      	cmp	r3, #128	; 0x80
 c0055d4:	d902      	bls.n	c0055dc <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 c0055d6:	2303      	movs	r3, #3
 c0055d8:	617b      	str	r3, [r7, #20]
 c0055da:	e00a      	b.n	c0055f2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 c0055dc:	687b      	ldr	r3, [r7, #4]
 c0055de:	2b80      	cmp	r3, #128	; 0x80
 c0055e0:	d102      	bne.n	c0055e8 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 c0055e2:	2302      	movs	r3, #2
 c0055e4:	617b      	str	r3, [r7, #20]
 c0055e6:	e004      	b.n	c0055f2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 c0055e8:	687b      	ldr	r3, [r7, #4]
 c0055ea:	2b70      	cmp	r3, #112	; 0x70
 c0055ec:	d101      	bne.n	c0055f2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c0055ee:	2301      	movs	r3, #1
 c0055f0:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 c0055f2:	4b0c      	ldr	r3, [pc, #48]	; (c005624 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c0055f4:	681b      	ldr	r3, [r3, #0]
 c0055f6:	f023 020f 	bic.w	r2, r3, #15
 c0055fa:	490a      	ldr	r1, [pc, #40]	; (c005624 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c0055fc:	697b      	ldr	r3, [r7, #20]
 c0055fe:	4313      	orrs	r3, r2
 c005600:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 c005602:	4b08      	ldr	r3, [pc, #32]	; (c005624 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 c005604:	681b      	ldr	r3, [r3, #0]
 c005606:	f003 030f 	and.w	r3, r3, #15
 c00560a:	697a      	ldr	r2, [r7, #20]
 c00560c:	429a      	cmp	r2, r3
 c00560e:	d001      	beq.n	c005614 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 c005610:	2301      	movs	r3, #1
 c005612:	e000      	b.n	c005616 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 c005614:	2300      	movs	r3, #0
}
 c005616:	4618      	mov	r0, r3
 c005618:	3718      	adds	r7, #24
 c00561a:	46bd      	mov	sp, r7
 c00561c:	bd80      	pop	{r7, pc}
 c00561e:	bf00      	nop
 c005620:	50021000 	.word	0x50021000
 c005624:	50022000 	.word	0x50022000

0c005628 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 c005628:	b480      	push	{r7}
 c00562a:	b087      	sub	sp, #28
 c00562c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 c00562e:	2300      	movs	r3, #0
 c005630:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 c005632:	4b36      	ldr	r3, [pc, #216]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c005634:	68db      	ldr	r3, [r3, #12]
 c005636:	f003 0303 	and.w	r3, r3, #3
 c00563a:	2b01      	cmp	r3, #1
 c00563c:	d118      	bne.n	c005670 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c00563e:	4b33      	ldr	r3, [pc, #204]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c005640:	681b      	ldr	r3, [r3, #0]
 c005642:	f003 0308 	and.w	r3, r3, #8
 c005646:	2b00      	cmp	r3, #0
 c005648:	d107      	bne.n	c00565a <RCC_GetSysClockFreqFromPLLSource+0x32>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c00564a:	4b30      	ldr	r3, [pc, #192]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c00564c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 c005650:	0a1b      	lsrs	r3, r3, #8
 c005652:	f003 030f 	and.w	r3, r3, #15
 c005656:	617b      	str	r3, [r7, #20]
 c005658:	e005      	b.n	c005666 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c00565a:	4b2c      	ldr	r3, [pc, #176]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c00565c:	681b      	ldr	r3, [r3, #0]
 c00565e:	091b      	lsrs	r3, r3, #4
 c005660:	f003 030f 	and.w	r3, r3, #15
 c005664:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 c005666:	4a2a      	ldr	r2, [pc, #168]	; (c005710 <RCC_GetSysClockFreqFromPLLSource+0xe8>)
 c005668:	697b      	ldr	r3, [r7, #20]
 c00566a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c00566e:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c005670:	4b26      	ldr	r3, [pc, #152]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c005672:	68db      	ldr	r3, [r3, #12]
 c005674:	f003 0303 	and.w	r3, r3, #3
 c005678:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c00567a:	4b24      	ldr	r3, [pc, #144]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c00567c:	68db      	ldr	r3, [r3, #12]
 c00567e:	091b      	lsrs	r3, r3, #4
 c005680:	f003 030f 	and.w	r3, r3, #15
 c005684:	3301      	adds	r3, #1
 c005686:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 c005688:	68fb      	ldr	r3, [r7, #12]
 c00568a:	2b02      	cmp	r3, #2
 c00568c:	d003      	beq.n	c005696 <RCC_GetSysClockFreqFromPLLSource+0x6e>
 c00568e:	68fb      	ldr	r3, [r7, #12]
 c005690:	2b03      	cmp	r3, #3
 c005692:	d00d      	beq.n	c0056b0 <RCC_GetSysClockFreqFromPLLSource+0x88>
 c005694:	e019      	b.n	c0056ca <RCC_GetSysClockFreqFromPLLSource+0xa2>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c005696:	4a1f      	ldr	r2, [pc, #124]	; (c005714 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 c005698:	68bb      	ldr	r3, [r7, #8]
 c00569a:	fbb2 f3f3 	udiv	r3, r2, r3
 c00569e:	4a1b      	ldr	r2, [pc, #108]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0056a0:	68d2      	ldr	r2, [r2, #12]
 c0056a2:	0a12      	lsrs	r2, r2, #8
 c0056a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c0056a8:	fb02 f303 	mul.w	r3, r2, r3
 c0056ac:	613b      	str	r3, [r7, #16]
      break;
 c0056ae:	e019      	b.n	c0056e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0056b0:	4a18      	ldr	r2, [pc, #96]	; (c005714 <RCC_GetSysClockFreqFromPLLSource+0xec>)
 c0056b2:	68bb      	ldr	r3, [r7, #8]
 c0056b4:	fbb2 f3f3 	udiv	r3, r2, r3
 c0056b8:	4a14      	ldr	r2, [pc, #80]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0056ba:	68d2      	ldr	r2, [r2, #12]
 c0056bc:	0a12      	lsrs	r2, r2, #8
 c0056be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c0056c2:	fb02 f303 	mul.w	r3, r2, r3
 c0056c6:	613b      	str	r3, [r7, #16]
      break;
 c0056c8:	e00c      	b.n	c0056e4 <RCC_GetSysClockFreqFromPLLSource+0xbc>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0056ca:	697a      	ldr	r2, [r7, #20]
 c0056cc:	68bb      	ldr	r3, [r7, #8]
 c0056ce:	fbb2 f3f3 	udiv	r3, r2, r3
 c0056d2:	4a0e      	ldr	r2, [pc, #56]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0056d4:	68d2      	ldr	r2, [r2, #12]
 c0056d6:	0a12      	lsrs	r2, r2, #8
 c0056d8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 c0056dc:	fb02 f303 	mul.w	r3, r2, r3
 c0056e0:	613b      	str	r3, [r7, #16]
      break;
 c0056e2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c0056e4:	4b09      	ldr	r3, [pc, #36]	; (c00570c <RCC_GetSysClockFreqFromPLLSource+0xe4>)
 c0056e6:	68db      	ldr	r3, [r3, #12]
 c0056e8:	0e5b      	lsrs	r3, r3, #25
 c0056ea:	f003 0303 	and.w	r3, r3, #3
 c0056ee:	3301      	adds	r3, #1
 c0056f0:	005b      	lsls	r3, r3, #1
 c0056f2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 c0056f4:	693a      	ldr	r2, [r7, #16]
 c0056f6:	687b      	ldr	r3, [r7, #4]
 c0056f8:	fbb2 f3f3 	udiv	r3, r2, r3
 c0056fc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 c0056fe:	683b      	ldr	r3, [r7, #0]
}
 c005700:	4618      	mov	r0, r3
 c005702:	371c      	adds	r7, #28
 c005704:	46bd      	mov	sp, r7
 c005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00570a:	4770      	bx	lr
 c00570c:	50021000 	.word	0x50021000
 c005710:	0c00794c 	.word	0x0c00794c
 c005714:	00f42400 	.word	0x00f42400

0c005718 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 c005718:	b580      	push	{r7, lr}
 c00571a:	b088      	sub	sp, #32
 c00571c:	af00      	add	r7, sp, #0
 c00571e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 c005720:	2300      	movs	r3, #0
 c005722:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 c005724:	2300      	movs	r3, #0
 c005726:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 c005728:	687b      	ldr	r3, [r7, #4]
 c00572a:	681b      	ldr	r3, [r3, #0]
 c00572c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c005730:	2b00      	cmp	r3, #0
 c005732:	d040      	beq.n	c0057b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 c005734:	687b      	ldr	r3, [r7, #4]
 c005736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c005738:	2b80      	cmp	r3, #128	; 0x80
 c00573a:	d02a      	beq.n	c005792 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 c00573c:	2b80      	cmp	r3, #128	; 0x80
 c00573e:	d825      	bhi.n	c00578c <HAL_RCCEx_PeriphCLKConfig+0x74>
 c005740:	2b60      	cmp	r3, #96	; 0x60
 c005742:	d026      	beq.n	c005792 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 c005744:	2b60      	cmp	r3, #96	; 0x60
 c005746:	d821      	bhi.n	c00578c <HAL_RCCEx_PeriphCLKConfig+0x74>
 c005748:	2b40      	cmp	r3, #64	; 0x40
 c00574a:	d006      	beq.n	c00575a <HAL_RCCEx_PeriphCLKConfig+0x42>
 c00574c:	2b40      	cmp	r3, #64	; 0x40
 c00574e:	d81d      	bhi.n	c00578c <HAL_RCCEx_PeriphCLKConfig+0x74>
 c005750:	2b00      	cmp	r3, #0
 c005752:	d009      	beq.n	c005768 <HAL_RCCEx_PeriphCLKConfig+0x50>
 c005754:	2b20      	cmp	r3, #32
 c005756:	d010      	beq.n	c00577a <HAL_RCCEx_PeriphCLKConfig+0x62>
 c005758:	e018      	b.n	c00578c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c00575a:	4b8f      	ldr	r3, [pc, #572]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c00575c:	68db      	ldr	r3, [r3, #12]
 c00575e:	4a8e      	ldr	r2, [pc, #568]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c005764:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c005766:	e015      	b.n	c005794 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c005768:	687b      	ldr	r3, [r7, #4]
 c00576a:	3304      	adds	r3, #4
 c00576c:	2100      	movs	r1, #0
 c00576e:	4618      	mov	r0, r3
 c005770:	f000 fb56 	bl	c005e20 <RCCEx_PLLSAI1_Config>
 c005774:	4603      	mov	r3, r0
 c005776:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c005778:	e00c      	b.n	c005794 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c00577a:	687b      	ldr	r3, [r7, #4]
 c00577c:	3320      	adds	r3, #32
 c00577e:	2100      	movs	r1, #0
 c005780:	4618      	mov	r0, r3
 c005782:	f000 fc33 	bl	c005fec <RCCEx_PLLSAI2_Config>
 c005786:	4603      	mov	r3, r0
 c005788:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 c00578a:	e003      	b.n	c005794 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c00578c:	2301      	movs	r3, #1
 c00578e:	77fb      	strb	r3, [r7, #31]
        break;
 c005790:	e000      	b.n	c005794 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 c005792:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005794:	7ffb      	ldrb	r3, [r7, #31]
 c005796:	2b00      	cmp	r3, #0
 c005798:	d10b      	bne.n	c0057b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 c00579a:	4b7f      	ldr	r3, [pc, #508]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c00579c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c0057a0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 c0057a4:	687b      	ldr	r3, [r7, #4]
 c0057a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 c0057a8:	497b      	ldr	r1, [pc, #492]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c0057aa:	4313      	orrs	r3, r2
 c0057ac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 c0057b0:	e001      	b.n	c0057b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0057b2:	7ffb      	ldrb	r3, [r7, #31]
 c0057b4:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 c0057b6:	687b      	ldr	r3, [r7, #4]
 c0057b8:	681b      	ldr	r3, [r3, #0]
 c0057ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 c0057be:	2b00      	cmp	r3, #0
 c0057c0:	d047      	beq.n	c005852 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 c0057c2:	687b      	ldr	r3, [r7, #4]
 c0057c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c0057c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c0057ca:	d030      	beq.n	c00582e <HAL_RCCEx_PeriphCLKConfig+0x116>
 c0057cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c0057d0:	d82a      	bhi.n	c005828 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c0057d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c0057d6:	d02a      	beq.n	c00582e <HAL_RCCEx_PeriphCLKConfig+0x116>
 c0057d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c0057dc:	d824      	bhi.n	c005828 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c0057de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c0057e2:	d008      	beq.n	c0057f6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 c0057e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c0057e8:	d81e      	bhi.n	c005828 <HAL_RCCEx_PeriphCLKConfig+0x110>
 c0057ea:	2b00      	cmp	r3, #0
 c0057ec:	d00a      	beq.n	c005804 <HAL_RCCEx_PeriphCLKConfig+0xec>
 c0057ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c0057f2:	d010      	beq.n	c005816 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 c0057f4:	e018      	b.n	c005828 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c0057f6:	4b68      	ldr	r3, [pc, #416]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c0057f8:	68db      	ldr	r3, [r3, #12]
 c0057fa:	4a67      	ldr	r2, [pc, #412]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c0057fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c005800:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c005802:	e015      	b.n	c005830 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c005804:	687b      	ldr	r3, [r7, #4]
 c005806:	3304      	adds	r3, #4
 c005808:	2100      	movs	r1, #0
 c00580a:	4618      	mov	r0, r3
 c00580c:	f000 fb08 	bl	c005e20 <RCCEx_PLLSAI1_Config>
 c005810:	4603      	mov	r3, r0
 c005812:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c005814:	e00c      	b.n	c005830 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 c005816:	687b      	ldr	r3, [r7, #4]
 c005818:	3320      	adds	r3, #32
 c00581a:	2100      	movs	r1, #0
 c00581c:	4618      	mov	r0, r3
 c00581e:	f000 fbe5 	bl	c005fec <RCCEx_PLLSAI2_Config>
 c005822:	4603      	mov	r3, r0
 c005824:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 c005826:	e003      	b.n	c005830 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 c005828:	2301      	movs	r3, #1
 c00582a:	77fb      	strb	r3, [r7, #31]
        break;
 c00582c:	e000      	b.n	c005830 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 c00582e:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005830:	7ffb      	ldrb	r3, [r7, #31]
 c005832:	2b00      	cmp	r3, #0
 c005834:	d10b      	bne.n	c00584e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 c005836:	4b58      	ldr	r3, [pc, #352]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005838:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c00583c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 c005840:	687b      	ldr	r3, [r7, #4]
 c005842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 c005844:	4954      	ldr	r1, [pc, #336]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005846:	4313      	orrs	r3, r2
 c005848:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 c00584c:	e001      	b.n	c005852 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c00584e:	7ffb      	ldrb	r3, [r7, #31]
 c005850:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 c005852:	687b      	ldr	r3, [r7, #4]
 c005854:	681b      	ldr	r3, [r3, #0]
 c005856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 c00585a:	2b00      	cmp	r3, #0
 c00585c:	f000 80ab 	beq.w	c0059b6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 c005860:	2300      	movs	r3, #0
 c005862:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 c005864:	4b4c      	ldr	r3, [pc, #304]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c00586c:	2b00      	cmp	r3, #0
 c00586e:	d10d      	bne.n	c00588c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 c005870:	4b49      	ldr	r3, [pc, #292]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005874:	4a48      	ldr	r2, [pc, #288]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005876:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c00587a:	6593      	str	r3, [r2, #88]	; 0x58
 c00587c:	4b46      	ldr	r3, [pc, #280]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c00587e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005880:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 c005884:	60fb      	str	r3, [r7, #12]
 c005886:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 c005888:	2301      	movs	r3, #1
 c00588a:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c00588c:	4b43      	ldr	r3, [pc, #268]	; (c00599c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c00588e:	681b      	ldr	r3, [r3, #0]
 c005890:	4a42      	ldr	r2, [pc, #264]	; (c00599c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c005892:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 c005896:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 c005898:	f7fd fb6c 	bl	c002f74 <HAL_GetTick>
 c00589c:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c00589e:	e00f      	b.n	c0058c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c0058a0:	f7fd fb68 	bl	c002f74 <HAL_GetTick>
 c0058a4:	4602      	mov	r2, r0
 c0058a6:	693b      	ldr	r3, [r7, #16]
 c0058a8:	1ad3      	subs	r3, r2, r3
 c0058aa:	2b02      	cmp	r3, #2
 c0058ac:	d908      	bls.n	c0058c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c0058ae:	4b3b      	ldr	r3, [pc, #236]	; (c00599c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c0058b0:	681b      	ldr	r3, [r3, #0]
 c0058b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0058b6:	2b00      	cmp	r3, #0
 c0058b8:	d109      	bne.n	c0058ce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 c0058ba:	2303      	movs	r3, #3
 c0058bc:	77fb      	strb	r3, [r7, #31]
        }
        break;
 c0058be:	e006      	b.n	c0058ce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 c0058c0:	4b36      	ldr	r3, [pc, #216]	; (c00599c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 c0058c2:	681b      	ldr	r3, [r3, #0]
 c0058c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0058c8:	2b00      	cmp	r3, #0
 c0058ca:	d0e9      	beq.n	c0058a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
 c0058cc:	e000      	b.n	c0058d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 c0058ce:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 c0058d0:	7ffb      	ldrb	r3, [r7, #31]
 c0058d2:	2b00      	cmp	r3, #0
 c0058d4:	d164      	bne.n	c0059a0 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 c0058d6:	4b30      	ldr	r3, [pc, #192]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c0058d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0058dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c0058e0:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 c0058e2:	69bb      	ldr	r3, [r7, #24]
 c0058e4:	2b00      	cmp	r3, #0
 c0058e6:	d01f      	beq.n	c005928 <HAL_RCCEx_PeriphCLKConfig+0x210>
 c0058e8:	687b      	ldr	r3, [r7, #4]
 c0058ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0058ee:	69ba      	ldr	r2, [r7, #24]
 c0058f0:	429a      	cmp	r2, r3
 c0058f2:	d019      	beq.n	c005928 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 c0058f4:	4b28      	ldr	r3, [pc, #160]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c0058f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c0058fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 c0058fe:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 c005900:	4b25      	ldr	r3, [pc, #148]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c005906:	4a24      	ldr	r2, [pc, #144]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005908:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c00590c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 c005910:	4b21      	ldr	r3, [pc, #132]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c005916:	4a20      	ldr	r2, [pc, #128]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005918:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 c00591c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 c005920:	4a1d      	ldr	r2, [pc, #116]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005922:	69bb      	ldr	r3, [r7, #24]
 c005924:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 c005928:	69bb      	ldr	r3, [r7, #24]
 c00592a:	f003 0301 	and.w	r3, r3, #1
 c00592e:	2b00      	cmp	r3, #0
 c005930:	d01f      	beq.n	c005972 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 c005932:	f7fd fb1f 	bl	c002f74 <HAL_GetTick>
 c005936:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c005938:	e012      	b.n	c005960 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c00593a:	f7fd fb1b 	bl	c002f74 <HAL_GetTick>
 c00593e:	4602      	mov	r2, r0
 c005940:	693b      	ldr	r3, [r7, #16]
 c005942:	1ad3      	subs	r3, r2, r3
 c005944:	f241 3288 	movw	r2, #5000	; 0x1388
 c005948:	4293      	cmp	r3, r2
 c00594a:	d909      	bls.n	c005960 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c00594c:	4b12      	ldr	r3, [pc, #72]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c00594e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c005952:	f003 0302 	and.w	r3, r3, #2
 c005956:	2b00      	cmp	r3, #0
 c005958:	d10a      	bne.n	c005970 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 c00595a:	2303      	movs	r3, #3
 c00595c:	77fb      	strb	r3, [r7, #31]
            }
            break;
 c00595e:	e007      	b.n	c005970 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c005960:	4b0d      	ldr	r3, [pc, #52]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c005962:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c005966:	f003 0302 	and.w	r3, r3, #2
 c00596a:	2b00      	cmp	r3, #0
 c00596c:	d0e5      	beq.n	c00593a <HAL_RCCEx_PeriphCLKConfig+0x222>
 c00596e:	e000      	b.n	c005972 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 c005970:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 c005972:	7ffb      	ldrb	r3, [r7, #31]
 c005974:	2b00      	cmp	r3, #0
 c005976:	d10c      	bne.n	c005992 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 c005978:	4b07      	ldr	r3, [pc, #28]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c00597a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c00597e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c005982:	687b      	ldr	r3, [r7, #4]
 c005984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 c005988:	4903      	ldr	r1, [pc, #12]	; (c005998 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 c00598a:	4313      	orrs	r3, r2
 c00598c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 c005990:	e008      	b.n	c0059a4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 c005992:	7ffb      	ldrb	r3, [r7, #31]
 c005994:	77bb      	strb	r3, [r7, #30]
 c005996:	e005      	b.n	c0059a4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 c005998:	50021000 	.word	0x50021000
 c00599c:	50007000 	.word	0x50007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 c0059a0:	7ffb      	ldrb	r3, [r7, #31]
 c0059a2:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 c0059a4:	7dfb      	ldrb	r3, [r7, #23]
 c0059a6:	2b01      	cmp	r3, #1
 c0059a8:	d105      	bne.n	c0059b6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 c0059aa:	4b9c      	ldr	r3, [pc, #624]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0059ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c0059ae:	4a9b      	ldr	r2, [pc, #620]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0059b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c0059b4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 c0059b6:	687b      	ldr	r3, [r7, #4]
 c0059b8:	681b      	ldr	r3, [r3, #0]
 c0059ba:	f003 0301 	and.w	r3, r3, #1
 c0059be:	2b00      	cmp	r3, #0
 c0059c0:	d00a      	beq.n	c0059d8 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 c0059c2:	4b96      	ldr	r3, [pc, #600]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0059c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0059c8:	f023 0203 	bic.w	r2, r3, #3
 c0059cc:	687b      	ldr	r3, [r7, #4]
 c0059ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 c0059d0:	4992      	ldr	r1, [pc, #584]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0059d2:	4313      	orrs	r3, r2
 c0059d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 c0059d8:	687b      	ldr	r3, [r7, #4]
 c0059da:	681b      	ldr	r3, [r3, #0]
 c0059dc:	f003 0302 	and.w	r3, r3, #2
 c0059e0:	2b00      	cmp	r3, #0
 c0059e2:	d00a      	beq.n	c0059fa <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 c0059e4:	4b8d      	ldr	r3, [pc, #564]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0059e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c0059ea:	f023 020c 	bic.w	r2, r3, #12
 c0059ee:	687b      	ldr	r3, [r7, #4]
 c0059f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 c0059f2:	498a      	ldr	r1, [pc, #552]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c0059f4:	4313      	orrs	r3, r2
 c0059f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 c0059fa:	687b      	ldr	r3, [r7, #4]
 c0059fc:	681b      	ldr	r3, [r3, #0]
 c0059fe:	f003 0304 	and.w	r3, r3, #4
 c005a02:	2b00      	cmp	r3, #0
 c005a04:	d00a      	beq.n	c005a1c <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 c005a06:	4b85      	ldr	r3, [pc, #532]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005a0c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 c005a10:	687b      	ldr	r3, [r7, #4]
 c005a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 c005a14:	4981      	ldr	r1, [pc, #516]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a16:	4313      	orrs	r3, r2
 c005a18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 c005a1c:	687b      	ldr	r3, [r7, #4]
 c005a1e:	681b      	ldr	r3, [r3, #0]
 c005a20:	f003 0308 	and.w	r3, r3, #8
 c005a24:	2b00      	cmp	r3, #0
 c005a26:	d00a      	beq.n	c005a3e <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 c005a28:	4b7c      	ldr	r3, [pc, #496]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005a2e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 c005a32:	687b      	ldr	r3, [r7, #4]
 c005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 c005a36:	4979      	ldr	r1, [pc, #484]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a38:	4313      	orrs	r3, r2
 c005a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 c005a3e:	687b      	ldr	r3, [r7, #4]
 c005a40:	681b      	ldr	r3, [r3, #0]
 c005a42:	f003 0310 	and.w	r3, r3, #16
 c005a46:	2b00      	cmp	r3, #0
 c005a48:	d00a      	beq.n	c005a60 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 c005a4a:	4b74      	ldr	r3, [pc, #464]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005a50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 c005a54:	687b      	ldr	r3, [r7, #4]
 c005a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c005a58:	4970      	ldr	r1, [pc, #448]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a5a:	4313      	orrs	r3, r2
 c005a5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 c005a60:	687b      	ldr	r3, [r7, #4]
 c005a62:	681b      	ldr	r3, [r3, #0]
 c005a64:	f003 0320 	and.w	r3, r3, #32
 c005a68:	2b00      	cmp	r3, #0
 c005a6a:	d00a      	beq.n	c005a82 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 c005a6c:	4b6b      	ldr	r3, [pc, #428]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005a72:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 c005a76:	687b      	ldr	r3, [r7, #4]
 c005a78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 c005a7a:	4968      	ldr	r1, [pc, #416]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a7c:	4313      	orrs	r3, r2
 c005a7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 c005a82:	687b      	ldr	r3, [r7, #4]
 c005a84:	681b      	ldr	r3, [r3, #0]
 c005a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 c005a8a:	2b00      	cmp	r3, #0
 c005a8c:	d00a      	beq.n	c005aa4 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 c005a8e:	4b63      	ldr	r3, [pc, #396]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005a94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 c005a98:	687b      	ldr	r3, [r7, #4]
 c005a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 c005a9c:	495f      	ldr	r1, [pc, #380]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005a9e:	4313      	orrs	r3, r2
 c005aa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 c005aa4:	687b      	ldr	r3, [r7, #4]
 c005aa6:	681b      	ldr	r3, [r3, #0]
 c005aa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c005aac:	2b00      	cmp	r3, #0
 c005aae:	d00a      	beq.n	c005ac6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 c005ab0:	4b5a      	ldr	r3, [pc, #360]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005ab6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 c005aba:	687b      	ldr	r3, [r7, #4]
 c005abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 c005abe:	4957      	ldr	r1, [pc, #348]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005ac0:	4313      	orrs	r3, r2
 c005ac2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 c005ac6:	687b      	ldr	r3, [r7, #4]
 c005ac8:	681b      	ldr	r3, [r3, #0]
 c005aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 c005ace:	2b00      	cmp	r3, #0
 c005ad0:	d00a      	beq.n	c005ae8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 c005ad2:	4b52      	ldr	r3, [pc, #328]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005ad8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 c005adc:	687b      	ldr	r3, [r7, #4]
 c005ade:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c005ae0:	494e      	ldr	r1, [pc, #312]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005ae2:	4313      	orrs	r3, r2
 c005ae4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 c005ae8:	687b      	ldr	r3, [r7, #4]
 c005aea:	681b      	ldr	r3, [r3, #0]
 c005aec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 c005af0:	2b00      	cmp	r3, #0
 c005af2:	d031      	beq.n	c005b58 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 c005af4:	687b      	ldr	r3, [r7, #4]
 c005af6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c005af8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c005afc:	d00e      	beq.n	c005b1c <HAL_RCCEx_PeriphCLKConfig+0x404>
 c005afe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 c005b02:	d814      	bhi.n	c005b2e <HAL_RCCEx_PeriphCLKConfig+0x416>
 c005b04:	2b00      	cmp	r3, #0
 c005b06:	d015      	beq.n	c005b34 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 c005b08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 c005b0c:	d10f      	bne.n	c005b2e <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c005b0e:	4b43      	ldr	r3, [pc, #268]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005b10:	68db      	ldr	r3, [r3, #12]
 c005b12:	4a42      	ldr	r2, [pc, #264]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005b14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c005b18:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c005b1a:	e00c      	b.n	c005b36 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 c005b1c:	687b      	ldr	r3, [r7, #4]
 c005b1e:	3304      	adds	r3, #4
 c005b20:	2100      	movs	r1, #0
 c005b22:	4618      	mov	r0, r3
 c005b24:	f000 f97c 	bl	c005e20 <RCCEx_PLLSAI1_Config>
 c005b28:	4603      	mov	r3, r0
 c005b2a:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 c005b2c:	e003      	b.n	c005b36 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 c005b2e:	2301      	movs	r3, #1
 c005b30:	77fb      	strb	r3, [r7, #31]
        break;
 c005b32:	e000      	b.n	c005b36 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 c005b34:	bf00      	nop
    }

    if (ret == HAL_OK)
 c005b36:	7ffb      	ldrb	r3, [r7, #31]
 c005b38:	2b00      	cmp	r3, #0
 c005b3a:	d10b      	bne.n	c005b54 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 c005b3c:	4b37      	ldr	r3, [pc, #220]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005b42:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 c005b46:	687b      	ldr	r3, [r7, #4]
 c005b48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 c005b4a:	4934      	ldr	r1, [pc, #208]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005b4c:	4313      	orrs	r3, r2
 c005b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 c005b52:	e001      	b.n	c005b58 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 c005b54:	7ffb      	ldrb	r3, [r7, #31]
 c005b56:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 c005b58:	687b      	ldr	r3, [r7, #4]
 c005b5a:	681b      	ldr	r3, [r3, #0]
 c005b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c005b60:	2b00      	cmp	r3, #0
 c005b62:	d00a      	beq.n	c005b7a <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 c005b64:	4b2d      	ldr	r3, [pc, #180]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005b6a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 c005b6e:	687b      	ldr	r3, [r7, #4]
 c005b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 c005b72:	492a      	ldr	r1, [pc, #168]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005b74:	4313      	orrs	r3, r2
 c005b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 c005b7a:	687b      	ldr	r3, [r7, #4]
 c005b7c:	681b      	ldr	r3, [r3, #0]
 c005b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c005b82:	2b00      	cmp	r3, #0
 c005b84:	d00a      	beq.n	c005b9c <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 c005b86:	4b25      	ldr	r3, [pc, #148]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005b8c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 c005b90:	687b      	ldr	r3, [r7, #4]
 c005b92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 c005b94:	4921      	ldr	r1, [pc, #132]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005b96:	4313      	orrs	r3, r2
 c005b98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 c005b9c:	687b      	ldr	r3, [r7, #4]
 c005b9e:	681b      	ldr	r3, [r3, #0]
 c005ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c005ba4:	2b00      	cmp	r3, #0
 c005ba6:	d00a      	beq.n	c005bbe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 c005ba8:	4b1c      	ldr	r3, [pc, #112]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005bae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 c005bb2:	687b      	ldr	r3, [r7, #4]
 c005bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 c005bb6:	4919      	ldr	r1, [pc, #100]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005bb8:	4313      	orrs	r3, r2
 c005bba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 c005bbe:	687b      	ldr	r3, [r7, #4]
 c005bc0:	681b      	ldr	r3, [r3, #0]
 c005bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 c005bc6:	2b00      	cmp	r3, #0
 c005bc8:	d00a      	beq.n	c005be0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 c005bca:	4b14      	ldr	r3, [pc, #80]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005bcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005bd0:	f023 0203 	bic.w	r2, r3, #3
 c005bd4:	687b      	ldr	r3, [r7, #4]
 c005bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 c005bd8:	4910      	ldr	r1, [pc, #64]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005bda:	4313      	orrs	r3, r2
 c005bdc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 c005be0:	687b      	ldr	r3, [r7, #4]
 c005be2:	681b      	ldr	r3, [r3, #0]
 c005be4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 c005be8:	2b00      	cmp	r3, #0
 c005bea:	d02b      	beq.n	c005c44 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 c005bec:	4b0b      	ldr	r3, [pc, #44]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005bf2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c005bf6:	687b      	ldr	r3, [r7, #4]
 c005bf8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c005bfa:	4908      	ldr	r1, [pc, #32]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005bfc:	4313      	orrs	r3, r2
 c005bfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 c005c02:	687b      	ldr	r3, [r7, #4]
 c005c04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c005c06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c005c0a:	d109      	bne.n	c005c20 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c005c0c:	4b03      	ldr	r3, [pc, #12]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005c0e:	68db      	ldr	r3, [r3, #12]
 c005c10:	4a02      	ldr	r2, [pc, #8]	; (c005c1c <HAL_RCCEx_PeriphCLKConfig+0x504>)
 c005c12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c005c16:	60d3      	str	r3, [r2, #12]
 c005c18:	e014      	b.n	c005c44 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 c005c1a:	bf00      	nop
 c005c1c:	50021000 	.word	0x50021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 c005c20:	687b      	ldr	r3, [r7, #4]
 c005c22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 c005c24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c005c28:	d10c      	bne.n	c005c44 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c005c2a:	687b      	ldr	r3, [r7, #4]
 c005c2c:	3304      	adds	r3, #4
 c005c2e:	2101      	movs	r1, #1
 c005c30:	4618      	mov	r0, r3
 c005c32:	f000 f8f5 	bl	c005e20 <RCCEx_PLLSAI1_Config>
 c005c36:	4603      	mov	r3, r0
 c005c38:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 c005c3a:	7ffb      	ldrb	r3, [r7, #31]
 c005c3c:	2b00      	cmp	r3, #0
 c005c3e:	d001      	beq.n	c005c44 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 c005c40:	7ffb      	ldrb	r3, [r7, #31]
 c005c42:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 c005c44:	687b      	ldr	r3, [r7, #4]
 c005c46:	681b      	ldr	r3, [r3, #0]
 c005c48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 c005c4c:	2b00      	cmp	r3, #0
 c005c4e:	d04a      	beq.n	c005ce6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 c005c50:	687b      	ldr	r3, [r7, #4]
 c005c52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c005c54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c005c58:	d108      	bne.n	c005c6c <HAL_RCCEx_PeriphCLKConfig+0x554>
 c005c5a:	4b70      	ldr	r3, [pc, #448]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005c5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005c60:	4a6e      	ldr	r2, [pc, #440]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005c62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 c005c66:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 c005c6a:	e012      	b.n	c005c92 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 c005c6c:	4b6b      	ldr	r3, [pc, #428]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005c72:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c005c76:	687b      	ldr	r3, [r7, #4]
 c005c78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c005c7a:	4968      	ldr	r1, [pc, #416]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005c7c:	4313      	orrs	r3, r2
 c005c7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 c005c82:	4b66      	ldr	r3, [pc, #408]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005c84:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005c88:	4a64      	ldr	r2, [pc, #400]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005c8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 c005c8e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 c005c92:	687b      	ldr	r3, [r7, #4]
 c005c94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c005c96:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c005c9a:	d10d      	bne.n	c005cb8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c005c9c:	687b      	ldr	r3, [r7, #4]
 c005c9e:	3304      	adds	r3, #4
 c005ca0:	2101      	movs	r1, #1
 c005ca2:	4618      	mov	r0, r3
 c005ca4:	f000 f8bc 	bl	c005e20 <RCCEx_PLLSAI1_Config>
 c005ca8:	4603      	mov	r3, r0
 c005caa:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c005cac:	7ffb      	ldrb	r3, [r7, #31]
 c005cae:	2b00      	cmp	r3, #0
 c005cb0:	d019      	beq.n	c005ce6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 c005cb2:	7ffb      	ldrb	r3, [r7, #31]
 c005cb4:	77bb      	strb	r3, [r7, #30]
 c005cb6:	e016      	b.n	c005ce6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 c005cb8:	687b      	ldr	r3, [r7, #4]
 c005cba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c005cbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c005cc0:	d106      	bne.n	c005cd0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c005cc2:	4b56      	ldr	r3, [pc, #344]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005cc4:	68db      	ldr	r3, [r3, #12]
 c005cc6:	4a55      	ldr	r2, [pc, #340]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005cc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c005ccc:	60d3      	str	r3, [r2, #12]
 c005cce:	e00a      	b.n	c005ce6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 c005cd0:	687b      	ldr	r3, [r7, #4]
 c005cd2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 c005cd4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 c005cd8:	d105      	bne.n	c005ce6 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 c005cda:	4b50      	ldr	r3, [pc, #320]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005cdc:	68db      	ldr	r3, [r3, #12]
 c005cde:	4a4f      	ldr	r2, [pc, #316]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 c005ce4:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 c005ce6:	687b      	ldr	r3, [r7, #4]
 c005ce8:	681b      	ldr	r3, [r3, #0]
 c005cea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 c005cee:	2b00      	cmp	r3, #0
 c005cf0:	d028      	beq.n	c005d44 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 c005cf2:	4b4a      	ldr	r3, [pc, #296]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005cf8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 c005cfc:	687b      	ldr	r3, [r7, #4]
 c005cfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c005d00:	4946      	ldr	r1, [pc, #280]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005d02:	4313      	orrs	r3, r2
 c005d04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 c005d08:	687b      	ldr	r3, [r7, #4]
 c005d0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c005d0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 c005d10:	d106      	bne.n	c005d20 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c005d12:	4b42      	ldr	r3, [pc, #264]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005d14:	68db      	ldr	r3, [r3, #12]
 c005d16:	4a41      	ldr	r2, [pc, #260]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005d18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c005d1c:	60d3      	str	r3, [r2, #12]
 c005d1e:	e011      	b.n	c005d44 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 c005d20:	687b      	ldr	r3, [r7, #4]
 c005d22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 c005d24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 c005d28:	d10c      	bne.n	c005d44 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 c005d2a:	687b      	ldr	r3, [r7, #4]
 c005d2c:	3304      	adds	r3, #4
 c005d2e:	2101      	movs	r1, #1
 c005d30:	4618      	mov	r0, r3
 c005d32:	f000 f875 	bl	c005e20 <RCCEx_PLLSAI1_Config>
 c005d36:	4603      	mov	r3, r0
 c005d38:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c005d3a:	7ffb      	ldrb	r3, [r7, #31]
 c005d3c:	2b00      	cmp	r3, #0
 c005d3e:	d001      	beq.n	c005d44 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 c005d40:	7ffb      	ldrb	r3, [r7, #31]
 c005d42:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 c005d44:	687b      	ldr	r3, [r7, #4]
 c005d46:	681b      	ldr	r3, [r3, #0]
 c005d48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 c005d4c:	2b00      	cmp	r3, #0
 c005d4e:	d01e      	beq.n	c005d8e <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 c005d50:	4b32      	ldr	r3, [pc, #200]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005d56:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 c005d5a:	687b      	ldr	r3, [r7, #4]
 c005d5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c005d60:	492e      	ldr	r1, [pc, #184]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005d62:	4313      	orrs	r3, r2
 c005d64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 c005d68:	687b      	ldr	r3, [r7, #4]
 c005d6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 c005d6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c005d72:	d10c      	bne.n	c005d8e <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 c005d74:	687b      	ldr	r3, [r7, #4]
 c005d76:	3304      	adds	r3, #4
 c005d78:	2102      	movs	r1, #2
 c005d7a:	4618      	mov	r0, r3
 c005d7c:	f000 f850 	bl	c005e20 <RCCEx_PLLSAI1_Config>
 c005d80:	4603      	mov	r3, r0
 c005d82:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 c005d84:	7ffb      	ldrb	r3, [r7, #31]
 c005d86:	2b00      	cmp	r3, #0
 c005d88:	d001      	beq.n	c005d8e <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 c005d8a:	7ffb      	ldrb	r3, [r7, #31]
 c005d8c:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 c005d8e:	687b      	ldr	r3, [r7, #4]
 c005d90:	681b      	ldr	r3, [r3, #0]
 c005d92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 c005d96:	2b00      	cmp	r3, #0
 c005d98:	d00b      	beq.n	c005db2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 c005d9a:	4b20      	ldr	r3, [pc, #128]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005d9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005da0:	f023 0204 	bic.w	r2, r3, #4
 c005da4:	687b      	ldr	r3, [r7, #4]
 c005da6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c005daa:	491c      	ldr	r1, [pc, #112]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005dac:	4313      	orrs	r3, r2
 c005dae:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 c005db2:	687b      	ldr	r3, [r7, #4]
 c005db4:	681b      	ldr	r3, [r3, #0]
 c005db6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 c005dba:	2b00      	cmp	r3, #0
 c005dbc:	d00b      	beq.n	c005dd6 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 c005dbe:	4b17      	ldr	r3, [pc, #92]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005dc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005dc4:	f023 0218 	bic.w	r2, r3, #24
 c005dc8:	687b      	ldr	r3, [r7, #4]
 c005dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c005dce:	4913      	ldr	r1, [pc, #76]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005dd0:	4313      	orrs	r3, r2
 c005dd2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 c005dd6:	687b      	ldr	r3, [r7, #4]
 c005dd8:	681b      	ldr	r3, [r3, #0]
 c005dda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 c005dde:	2b00      	cmp	r3, #0
 c005de0:	d017      	beq.n	c005e12 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 c005de2:	4b0e      	ldr	r3, [pc, #56]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005de4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 c005de8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 c005dec:	687b      	ldr	r3, [r7, #4]
 c005dee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c005df2:	490a      	ldr	r1, [pc, #40]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005df4:	4313      	orrs	r3, r2
 c005df6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 c005dfa:	687b      	ldr	r3, [r7, #4]
 c005dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 c005e00:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 c005e04:	d105      	bne.n	c005e12 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 c005e06:	4b05      	ldr	r3, [pc, #20]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005e08:	68db      	ldr	r3, [r3, #12]
 c005e0a:	4a04      	ldr	r2, [pc, #16]	; (c005e1c <HAL_RCCEx_PeriphCLKConfig+0x704>)
 c005e0c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 c005e10:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 c005e12:	7fbb      	ldrb	r3, [r7, #30]
}
 c005e14:	4618      	mov	r0, r3
 c005e16:	3720      	adds	r7, #32
 c005e18:	46bd      	mov	sp, r7
 c005e1a:	bd80      	pop	{r7, pc}
 c005e1c:	50021000 	.word	0x50021000

0c005e20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 c005e20:	b580      	push	{r7, lr}
 c005e22:	b084      	sub	sp, #16
 c005e24:	af00      	add	r7, sp, #0
 c005e26:	6078      	str	r0, [r7, #4]
 c005e28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c005e2a:	2300      	movs	r3, #0
 c005e2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 c005e2e:	687b      	ldr	r3, [r7, #4]
 c005e30:	681b      	ldr	r3, [r3, #0]
 c005e32:	2b03      	cmp	r3, #3
 c005e34:	d018      	beq.n	c005e68 <RCCEx_PLLSAI1_Config+0x48>
 c005e36:	2b03      	cmp	r3, #3
 c005e38:	d81f      	bhi.n	c005e7a <RCCEx_PLLSAI1_Config+0x5a>
 c005e3a:	2b01      	cmp	r3, #1
 c005e3c:	d002      	beq.n	c005e44 <RCCEx_PLLSAI1_Config+0x24>
 c005e3e:	2b02      	cmp	r3, #2
 c005e40:	d009      	beq.n	c005e56 <RCCEx_PLLSAI1_Config+0x36>
 c005e42:	e01a      	b.n	c005e7a <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c005e44:	4b65      	ldr	r3, [pc, #404]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005e46:	681b      	ldr	r3, [r3, #0]
 c005e48:	f003 0302 	and.w	r3, r3, #2
 c005e4c:	2b00      	cmp	r3, #0
 c005e4e:	d117      	bne.n	c005e80 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 c005e50:	2301      	movs	r3, #1
 c005e52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c005e54:	e014      	b.n	c005e80 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c005e56:	4b61      	ldr	r3, [pc, #388]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005e58:	681b      	ldr	r3, [r3, #0]
 c005e5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c005e5e:	2b00      	cmp	r3, #0
 c005e60:	d110      	bne.n	c005e84 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 c005e62:	2301      	movs	r3, #1
 c005e64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c005e66:	e00d      	b.n	c005e84 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c005e68:	4b5c      	ldr	r3, [pc, #368]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005e6a:	681b      	ldr	r3, [r3, #0]
 c005e6c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 c005e70:	2b00      	cmp	r3, #0
 c005e72:	d109      	bne.n	c005e88 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 c005e74:	2301      	movs	r3, #1
 c005e76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c005e78:	e006      	b.n	c005e88 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 c005e7a:	2301      	movs	r3, #1
 c005e7c:	73fb      	strb	r3, [r7, #15]
      break;
 c005e7e:	e004      	b.n	c005e8a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c005e80:	bf00      	nop
 c005e82:	e002      	b.n	c005e8a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c005e84:	bf00      	nop
 c005e86:	e000      	b.n	c005e8a <RCCEx_PLLSAI1_Config+0x6a>
      break;
 c005e88:	bf00      	nop
  }

  if (status == HAL_OK)
 c005e8a:	7bfb      	ldrb	r3, [r7, #15]
 c005e8c:	2b00      	cmp	r3, #0
 c005e8e:	f040 809f 	bne.w	c005fd0 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 c005e92:	4b52      	ldr	r3, [pc, #328]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005e94:	681b      	ldr	r3, [r3, #0]
 c005e96:	4a51      	ldr	r2, [pc, #324]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005e98:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 c005e9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c005e9e:	f7fd f869 	bl	c002f74 <HAL_GetTick>
 c005ea2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c005ea4:	e00f      	b.n	c005ec6 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c005ea6:	f7fd f865 	bl	c002f74 <HAL_GetTick>
 c005eaa:	4602      	mov	r2, r0
 c005eac:	68bb      	ldr	r3, [r7, #8]
 c005eae:	1ad3      	subs	r3, r2, r3
 c005eb0:	2b02      	cmp	r3, #2
 c005eb2:	d908      	bls.n	c005ec6 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c005eb4:	4b49      	ldr	r3, [pc, #292]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005eb6:	681b      	ldr	r3, [r3, #0]
 c005eb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c005ebc:	2b00      	cmp	r3, #0
 c005ebe:	d009      	beq.n	c005ed4 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 c005ec0:	2303      	movs	r3, #3
 c005ec2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 c005ec4:	e006      	b.n	c005ed4 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 c005ec6:	4b45      	ldr	r3, [pc, #276]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005ec8:	681b      	ldr	r3, [r3, #0]
 c005eca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c005ece:	2b00      	cmp	r3, #0
 c005ed0:	d1e9      	bne.n	c005ea6 <RCCEx_PLLSAI1_Config+0x86>
 c005ed2:	e000      	b.n	c005ed6 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 c005ed4:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 c005ed6:	7bfb      	ldrb	r3, [r7, #15]
 c005ed8:	2b00      	cmp	r3, #0
 c005eda:	d179      	bne.n	c005fd0 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 c005edc:	683b      	ldr	r3, [r7, #0]
 c005ede:	2b00      	cmp	r3, #0
 c005ee0:	d116      	bne.n	c005f10 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c005ee2:	4b3e      	ldr	r3, [pc, #248]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005ee4:	691a      	ldr	r2, [r3, #16]
 c005ee6:	4b3e      	ldr	r3, [pc, #248]	; (c005fe0 <RCCEx_PLLSAI1_Config+0x1c0>)
 c005ee8:	4013      	ands	r3, r2
 c005eea:	687a      	ldr	r2, [r7, #4]
 c005eec:	6892      	ldr	r2, [r2, #8]
 c005eee:	0211      	lsls	r1, r2, #8
 c005ef0:	687a      	ldr	r2, [r7, #4]
 c005ef2:	68d2      	ldr	r2, [r2, #12]
 c005ef4:	06d2      	lsls	r2, r2, #27
 c005ef6:	4311      	orrs	r1, r2
 c005ef8:	687a      	ldr	r2, [r7, #4]
 c005efa:	6852      	ldr	r2, [r2, #4]
 c005efc:	3a01      	subs	r2, #1
 c005efe:	0112      	lsls	r2, r2, #4
 c005f00:	4311      	orrs	r1, r2
 c005f02:	687a      	ldr	r2, [r7, #4]
 c005f04:	6812      	ldr	r2, [r2, #0]
 c005f06:	430a      	orrs	r2, r1
 c005f08:	4934      	ldr	r1, [pc, #208]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005f0a:	4313      	orrs	r3, r2
 c005f0c:	610b      	str	r3, [r1, #16]
 c005f0e:	e033      	b.n	c005f78 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 c005f10:	683b      	ldr	r3, [r7, #0]
 c005f12:	2b01      	cmp	r3, #1
 c005f14:	d118      	bne.n	c005f48 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c005f16:	4b31      	ldr	r3, [pc, #196]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005f18:	691a      	ldr	r2, [r3, #16]
 c005f1a:	4b32      	ldr	r3, [pc, #200]	; (c005fe4 <RCCEx_PLLSAI1_Config+0x1c4>)
 c005f1c:	4013      	ands	r3, r2
 c005f1e:	687a      	ldr	r2, [r7, #4]
 c005f20:	6892      	ldr	r2, [r2, #8]
 c005f22:	0211      	lsls	r1, r2, #8
 c005f24:	687a      	ldr	r2, [r7, #4]
 c005f26:	6912      	ldr	r2, [r2, #16]
 c005f28:	0852      	lsrs	r2, r2, #1
 c005f2a:	3a01      	subs	r2, #1
 c005f2c:	0552      	lsls	r2, r2, #21
 c005f2e:	4311      	orrs	r1, r2
 c005f30:	687a      	ldr	r2, [r7, #4]
 c005f32:	6852      	ldr	r2, [r2, #4]
 c005f34:	3a01      	subs	r2, #1
 c005f36:	0112      	lsls	r2, r2, #4
 c005f38:	4311      	orrs	r1, r2
 c005f3a:	687a      	ldr	r2, [r7, #4]
 c005f3c:	6812      	ldr	r2, [r2, #0]
 c005f3e:	430a      	orrs	r2, r1
 c005f40:	4926      	ldr	r1, [pc, #152]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005f42:	4313      	orrs	r3, r2
 c005f44:	610b      	str	r3, [r1, #16]
 c005f46:	e017      	b.n	c005f78 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 c005f48:	4b24      	ldr	r3, [pc, #144]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005f4a:	691a      	ldr	r2, [r3, #16]
 c005f4c:	4b26      	ldr	r3, [pc, #152]	; (c005fe8 <RCCEx_PLLSAI1_Config+0x1c8>)
 c005f4e:	4013      	ands	r3, r2
 c005f50:	687a      	ldr	r2, [r7, #4]
 c005f52:	6892      	ldr	r2, [r2, #8]
 c005f54:	0211      	lsls	r1, r2, #8
 c005f56:	687a      	ldr	r2, [r7, #4]
 c005f58:	6952      	ldr	r2, [r2, #20]
 c005f5a:	0852      	lsrs	r2, r2, #1
 c005f5c:	3a01      	subs	r2, #1
 c005f5e:	0652      	lsls	r2, r2, #25
 c005f60:	4311      	orrs	r1, r2
 c005f62:	687a      	ldr	r2, [r7, #4]
 c005f64:	6852      	ldr	r2, [r2, #4]
 c005f66:	3a01      	subs	r2, #1
 c005f68:	0112      	lsls	r2, r2, #4
 c005f6a:	4311      	orrs	r1, r2
 c005f6c:	687a      	ldr	r2, [r7, #4]
 c005f6e:	6812      	ldr	r2, [r2, #0]
 c005f70:	430a      	orrs	r2, r1
 c005f72:	491a      	ldr	r1, [pc, #104]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005f74:	4313      	orrs	r3, r2
 c005f76:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 c005f78:	4b18      	ldr	r3, [pc, #96]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005f7a:	681b      	ldr	r3, [r3, #0]
 c005f7c:	4a17      	ldr	r2, [pc, #92]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005f7e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 c005f82:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c005f84:	f7fc fff6 	bl	c002f74 <HAL_GetTick>
 c005f88:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c005f8a:	e00f      	b.n	c005fac <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 c005f8c:	f7fc fff2 	bl	c002f74 <HAL_GetTick>
 c005f90:	4602      	mov	r2, r0
 c005f92:	68bb      	ldr	r3, [r7, #8]
 c005f94:	1ad3      	subs	r3, r2, r3
 c005f96:	2b02      	cmp	r3, #2
 c005f98:	d908      	bls.n	c005fac <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c005f9a:	4b10      	ldr	r3, [pc, #64]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005f9c:	681b      	ldr	r3, [r3, #0]
 c005f9e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c005fa2:	2b00      	cmp	r3, #0
 c005fa4:	d109      	bne.n	c005fba <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 c005fa6:	2303      	movs	r3, #3
 c005fa8:	73fb      	strb	r3, [r7, #15]
          }
          break;
 c005faa:	e006      	b.n	c005fba <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 c005fac:	4b0b      	ldr	r3, [pc, #44]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005fae:	681b      	ldr	r3, [r3, #0]
 c005fb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 c005fb4:	2b00      	cmp	r3, #0
 c005fb6:	d0e9      	beq.n	c005f8c <RCCEx_PLLSAI1_Config+0x16c>
 c005fb8:	e000      	b.n	c005fbc <RCCEx_PLLSAI1_Config+0x19c>
          break;
 c005fba:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 c005fbc:	7bfb      	ldrb	r3, [r7, #15]
 c005fbe:	2b00      	cmp	r3, #0
 c005fc0:	d106      	bne.n	c005fd0 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 c005fc2:	4b06      	ldr	r3, [pc, #24]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005fc4:	691a      	ldr	r2, [r3, #16]
 c005fc6:	687b      	ldr	r3, [r7, #4]
 c005fc8:	699b      	ldr	r3, [r3, #24]
 c005fca:	4904      	ldr	r1, [pc, #16]	; (c005fdc <RCCEx_PLLSAI1_Config+0x1bc>)
 c005fcc:	4313      	orrs	r3, r2
 c005fce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 c005fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 c005fd2:	4618      	mov	r0, r3
 c005fd4:	3710      	adds	r7, #16
 c005fd6:	46bd      	mov	sp, r7
 c005fd8:	bd80      	pop	{r7, pc}
 c005fda:	bf00      	nop
 c005fdc:	50021000 	.word	0x50021000
 c005fe0:	07ff800c 	.word	0x07ff800c
 c005fe4:	ff9f800c 	.word	0xff9f800c
 c005fe8:	f9ff800c 	.word	0xf9ff800c

0c005fec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 c005fec:	b580      	push	{r7, lr}
 c005fee:	b084      	sub	sp, #16
 c005ff0:	af00      	add	r7, sp, #0
 c005ff2:	6078      	str	r0, [r7, #4]
 c005ff4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c005ff6:	2300      	movs	r3, #0
 c005ff8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 c005ffa:	687b      	ldr	r3, [r7, #4]
 c005ffc:	681b      	ldr	r3, [r3, #0]
 c005ffe:	2b03      	cmp	r3, #3
 c006000:	d018      	beq.n	c006034 <RCCEx_PLLSAI2_Config+0x48>
 c006002:	2b03      	cmp	r3, #3
 c006004:	d81f      	bhi.n	c006046 <RCCEx_PLLSAI2_Config+0x5a>
 c006006:	2b01      	cmp	r3, #1
 c006008:	d002      	beq.n	c006010 <RCCEx_PLLSAI2_Config+0x24>
 c00600a:	2b02      	cmp	r3, #2
 c00600c:	d009      	beq.n	c006022 <RCCEx_PLLSAI2_Config+0x36>
 c00600e:	e01a      	b.n	c006046 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 c006010:	4b4a      	ldr	r3, [pc, #296]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c006012:	681b      	ldr	r3, [r3, #0]
 c006014:	f003 0302 	and.w	r3, r3, #2
 c006018:	2b00      	cmp	r3, #0
 c00601a:	d117      	bne.n	c00604c <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 c00601c:	2301      	movs	r3, #1
 c00601e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c006020:	e014      	b.n	c00604c <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 c006022:	4b46      	ldr	r3, [pc, #280]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c006024:	681b      	ldr	r3, [r3, #0]
 c006026:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 c00602a:	2b00      	cmp	r3, #0
 c00602c:	d110      	bne.n	c006050 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 c00602e:	2301      	movs	r3, #1
 c006030:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c006032:	e00d      	b.n	c006050 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 c006034:	4b41      	ldr	r3, [pc, #260]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c006036:	681b      	ldr	r3, [r3, #0]
 c006038:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 c00603c:	2b00      	cmp	r3, #0
 c00603e:	d109      	bne.n	c006054 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 c006040:	2301      	movs	r3, #1
 c006042:	73fb      	strb	r3, [r7, #15]
      }
      break;
 c006044:	e006      	b.n	c006054 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 c006046:	2301      	movs	r3, #1
 c006048:	73fb      	strb	r3, [r7, #15]
      break;
 c00604a:	e004      	b.n	c006056 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c00604c:	bf00      	nop
 c00604e:	e002      	b.n	c006056 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c006050:	bf00      	nop
 c006052:	e000      	b.n	c006056 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 c006054:	bf00      	nop
  }

  if (status == HAL_OK)
 c006056:	7bfb      	ldrb	r3, [r7, #15]
 c006058:	2b00      	cmp	r3, #0
 c00605a:	d169      	bne.n	c006130 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 c00605c:	4b37      	ldr	r3, [pc, #220]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c00605e:	681b      	ldr	r3, [r3, #0]
 c006060:	4a36      	ldr	r2, [pc, #216]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c006062:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 c006066:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 c006068:	f7fc ff84 	bl	c002f74 <HAL_GetTick>
 c00606c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c00606e:	e00f      	b.n	c006090 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c006070:	f7fc ff80 	bl	c002f74 <HAL_GetTick>
 c006074:	4602      	mov	r2, r0
 c006076:	68bb      	ldr	r3, [r7, #8]
 c006078:	1ad3      	subs	r3, r2, r3
 c00607a:	2b02      	cmp	r3, #2
 c00607c:	d908      	bls.n	c006090 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c00607e:	4b2f      	ldr	r3, [pc, #188]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c006080:	681b      	ldr	r3, [r3, #0]
 c006082:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c006086:	2b00      	cmp	r3, #0
 c006088:	d009      	beq.n	c00609e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 c00608a:	2303      	movs	r3, #3
 c00608c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 c00608e:	e006      	b.n	c00609e <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 c006090:	4b2a      	ldr	r3, [pc, #168]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c006092:	681b      	ldr	r3, [r3, #0]
 c006094:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c006098:	2b00      	cmp	r3, #0
 c00609a:	d1e9      	bne.n	c006070 <RCCEx_PLLSAI2_Config+0x84>
 c00609c:	e000      	b.n	c0060a0 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 c00609e:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 c0060a0:	7bfb      	ldrb	r3, [r7, #15]
 c0060a2:	2b00      	cmp	r3, #0
 c0060a4:	d144      	bne.n	c006130 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 c0060a6:	683b      	ldr	r3, [r7, #0]
 c0060a8:	2b00      	cmp	r3, #0
 c0060aa:	d115      	bne.n	c0060d8 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 c0060ac:	4b23      	ldr	r3, [pc, #140]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c0060ae:	695a      	ldr	r2, [r3, #20]
 c0060b0:	4b23      	ldr	r3, [pc, #140]	; (c006140 <RCCEx_PLLSAI2_Config+0x154>)
 c0060b2:	4013      	ands	r3, r2
 c0060b4:	687a      	ldr	r2, [r7, #4]
 c0060b6:	6892      	ldr	r2, [r2, #8]
 c0060b8:	0211      	lsls	r1, r2, #8
 c0060ba:	687a      	ldr	r2, [r7, #4]
 c0060bc:	68d2      	ldr	r2, [r2, #12]
 c0060be:	06d2      	lsls	r2, r2, #27
 c0060c0:	4311      	orrs	r1, r2
 c0060c2:	687a      	ldr	r2, [r7, #4]
 c0060c4:	6852      	ldr	r2, [r2, #4]
 c0060c6:	3a01      	subs	r2, #1
 c0060c8:	0112      	lsls	r2, r2, #4
 c0060ca:	4311      	orrs	r1, r2
 c0060cc:	687a      	ldr	r2, [r7, #4]
 c0060ce:	6812      	ldr	r2, [r2, #0]
 c0060d0:	430a      	orrs	r2, r1
 c0060d2:	491a      	ldr	r1, [pc, #104]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c0060d4:	4313      	orrs	r3, r2
 c0060d6:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 c0060d8:	4b18      	ldr	r3, [pc, #96]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c0060da:	681b      	ldr	r3, [r3, #0]
 c0060dc:	4a17      	ldr	r2, [pc, #92]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c0060de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 c0060e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 c0060e4:	f7fc ff46 	bl	c002f74 <HAL_GetTick>
 c0060e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c0060ea:	e00f      	b.n	c00610c <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 c0060ec:	f7fc ff42 	bl	c002f74 <HAL_GetTick>
 c0060f0:	4602      	mov	r2, r0
 c0060f2:	68bb      	ldr	r3, [r7, #8]
 c0060f4:	1ad3      	subs	r3, r2, r3
 c0060f6:	2b02      	cmp	r3, #2
 c0060f8:	d908      	bls.n	c00610c <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c0060fa:	4b10      	ldr	r3, [pc, #64]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c0060fc:	681b      	ldr	r3, [r3, #0]
 c0060fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c006102:	2b00      	cmp	r3, #0
 c006104:	d109      	bne.n	c00611a <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 c006106:	2303      	movs	r3, #3
 c006108:	73fb      	strb	r3, [r7, #15]
          }
          break;
 c00610a:	e006      	b.n	c00611a <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 c00610c:	4b0b      	ldr	r3, [pc, #44]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c00610e:	681b      	ldr	r3, [r3, #0]
 c006110:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 c006114:	2b00      	cmp	r3, #0
 c006116:	d0e9      	beq.n	c0060ec <RCCEx_PLLSAI2_Config+0x100>
 c006118:	e000      	b.n	c00611c <RCCEx_PLLSAI2_Config+0x130>
          break;
 c00611a:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 c00611c:	7bfb      	ldrb	r3, [r7, #15]
 c00611e:	2b00      	cmp	r3, #0
 c006120:	d106      	bne.n	c006130 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 c006122:	4b06      	ldr	r3, [pc, #24]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c006124:	695a      	ldr	r2, [r3, #20]
 c006126:	687b      	ldr	r3, [r7, #4]
 c006128:	691b      	ldr	r3, [r3, #16]
 c00612a:	4904      	ldr	r1, [pc, #16]	; (c00613c <RCCEx_PLLSAI2_Config+0x150>)
 c00612c:	4313      	orrs	r3, r2
 c00612e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 c006130:	7bfb      	ldrb	r3, [r7, #15]
}
 c006132:	4618      	mov	r0, r3
 c006134:	3710      	adds	r7, #16
 c006136:	46bd      	mov	sp, r7
 c006138:	bd80      	pop	{r7, pc}
 c00613a:	bf00      	nop
 c00613c:	50021000 	.word	0x50021000
 c006140:	07ff800c 	.word	0x07ff800c

0c006144 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 c006144:	b580      	push	{r7, lr}
 c006146:	b082      	sub	sp, #8
 c006148:	af00      	add	r7, sp, #0
 c00614a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 c00614c:	687b      	ldr	r3, [r7, #4]
 c00614e:	2b00      	cmp	r3, #0
 c006150:	d101      	bne.n	c006156 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 c006152:	2301      	movs	r3, #1
 c006154:	e049      	b.n	c0061ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 c006156:	687b      	ldr	r3, [r7, #4]
 c006158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 c00615c:	b2db      	uxtb	r3, r3
 c00615e:	2b00      	cmp	r3, #0
 c006160:	d106      	bne.n	c006170 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 c006162:	687b      	ldr	r3, [r7, #4]
 c006164:	2200      	movs	r2, #0
 c006166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 c00616a:	6878      	ldr	r0, [r7, #4]
 c00616c:	f7fc fd58 	bl	c002c20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 c006170:	687b      	ldr	r3, [r7, #4]
 c006172:	2202      	movs	r2, #2
 c006174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 c006178:	687b      	ldr	r3, [r7, #4]
 c00617a:	681a      	ldr	r2, [r3, #0]
 c00617c:	687b      	ldr	r3, [r7, #4]
 c00617e:	3304      	adds	r3, #4
 c006180:	4619      	mov	r1, r3
 c006182:	4610      	mov	r0, r2
 c006184:	f000 fa74 	bl	c006670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 c006188:	687b      	ldr	r3, [r7, #4]
 c00618a:	2201      	movs	r2, #1
 c00618c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 c006190:	687b      	ldr	r3, [r7, #4]
 c006192:	2201      	movs	r2, #1
 c006194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 c006198:	687b      	ldr	r3, [r7, #4]
 c00619a:	2201      	movs	r2, #1
 c00619c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 c0061a0:	687b      	ldr	r3, [r7, #4]
 c0061a2:	2201      	movs	r2, #1
 c0061a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 c0061a8:	687b      	ldr	r3, [r7, #4]
 c0061aa:	2201      	movs	r2, #1
 c0061ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 c0061b0:	687b      	ldr	r3, [r7, #4]
 c0061b2:	2201      	movs	r2, #1
 c0061b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 c0061b8:	687b      	ldr	r3, [r7, #4]
 c0061ba:	2201      	movs	r2, #1
 c0061bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 c0061c0:	687b      	ldr	r3, [r7, #4]
 c0061c2:	2201      	movs	r2, #1
 c0061c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 c0061c8:	687b      	ldr	r3, [r7, #4]
 c0061ca:	2201      	movs	r2, #1
 c0061cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 c0061d0:	687b      	ldr	r3, [r7, #4]
 c0061d2:	2201      	movs	r2, #1
 c0061d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 c0061d8:	687b      	ldr	r3, [r7, #4]
 c0061da:	2201      	movs	r2, #1
 c0061dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 c0061e0:	687b      	ldr	r3, [r7, #4]
 c0061e2:	2201      	movs	r2, #1
 c0061e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 c0061e8:	2300      	movs	r3, #0
}
 c0061ea:	4618      	mov	r0, r3
 c0061ec:	3708      	adds	r7, #8
 c0061ee:	46bd      	mov	sp, r7
 c0061f0:	bd80      	pop	{r7, pc}

0c0061f2 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 c0061f2:	b480      	push	{r7}
 c0061f4:	b083      	sub	sp, #12
 c0061f6:	af00      	add	r7, sp, #0
 c0061f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 c0061fa:	687b      	ldr	r3, [r7, #4]
 c0061fc:	681b      	ldr	r3, [r3, #0]
 c0061fe:	6a1a      	ldr	r2, [r3, #32]
 c006200:	f241 1311 	movw	r3, #4369	; 0x1111
 c006204:	4013      	ands	r3, r2
 c006206:	2b00      	cmp	r3, #0
 c006208:	d10f      	bne.n	c00622a <HAL_TIM_Base_Stop+0x38>
 c00620a:	687b      	ldr	r3, [r7, #4]
 c00620c:	681b      	ldr	r3, [r3, #0]
 c00620e:	6a1a      	ldr	r2, [r3, #32]
 c006210:	f240 4344 	movw	r3, #1092	; 0x444
 c006214:	4013      	ands	r3, r2
 c006216:	2b00      	cmp	r3, #0
 c006218:	d107      	bne.n	c00622a <HAL_TIM_Base_Stop+0x38>
 c00621a:	687b      	ldr	r3, [r7, #4]
 c00621c:	681b      	ldr	r3, [r3, #0]
 c00621e:	681a      	ldr	r2, [r3, #0]
 c006220:	687b      	ldr	r3, [r7, #4]
 c006222:	681b      	ldr	r3, [r3, #0]
 c006224:	f022 0201 	bic.w	r2, r2, #1
 c006228:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 c00622a:	687b      	ldr	r3, [r7, #4]
 c00622c:	2201      	movs	r2, #1
 c00622e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 c006232:	2300      	movs	r3, #0
}
 c006234:	4618      	mov	r0, r3
 c006236:	370c      	adds	r7, #12
 c006238:	46bd      	mov	sp, r7
 c00623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00623e:	4770      	bx	lr

0c006240 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 c006240:	b580      	push	{r7, lr}
 c006242:	b082      	sub	sp, #8
 c006244:	af00      	add	r7, sp, #0
 c006246:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 c006248:	687b      	ldr	r3, [r7, #4]
 c00624a:	681b      	ldr	r3, [r3, #0]
 c00624c:	691b      	ldr	r3, [r3, #16]
 c00624e:	f003 0302 	and.w	r3, r3, #2
 c006252:	2b02      	cmp	r3, #2
 c006254:	d122      	bne.n	c00629c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 c006256:	687b      	ldr	r3, [r7, #4]
 c006258:	681b      	ldr	r3, [r3, #0]
 c00625a:	68db      	ldr	r3, [r3, #12]
 c00625c:	f003 0302 	and.w	r3, r3, #2
 c006260:	2b02      	cmp	r3, #2
 c006262:	d11b      	bne.n	c00629c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 c006264:	687b      	ldr	r3, [r7, #4]
 c006266:	681b      	ldr	r3, [r3, #0]
 c006268:	f06f 0202 	mvn.w	r2, #2
 c00626c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 c00626e:	687b      	ldr	r3, [r7, #4]
 c006270:	2201      	movs	r2, #1
 c006272:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 c006274:	687b      	ldr	r3, [r7, #4]
 c006276:	681b      	ldr	r3, [r3, #0]
 c006278:	699b      	ldr	r3, [r3, #24]
 c00627a:	f003 0303 	and.w	r3, r3, #3
 c00627e:	2b00      	cmp	r3, #0
 c006280:	d003      	beq.n	c00628a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 c006282:	6878      	ldr	r0, [r7, #4]
 c006284:	f000 f9d5 	bl	c006632 <HAL_TIM_IC_CaptureCallback>
 c006288:	e005      	b.n	c006296 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 c00628a:	6878      	ldr	r0, [r7, #4]
 c00628c:	f000 f9c7 	bl	c00661e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 c006290:	6878      	ldr	r0, [r7, #4]
 c006292:	f000 f9d8 	bl	c006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c006296:	687b      	ldr	r3, [r7, #4]
 c006298:	2200      	movs	r2, #0
 c00629a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 c00629c:	687b      	ldr	r3, [r7, #4]
 c00629e:	681b      	ldr	r3, [r3, #0]
 c0062a0:	691b      	ldr	r3, [r3, #16]
 c0062a2:	f003 0304 	and.w	r3, r3, #4
 c0062a6:	2b04      	cmp	r3, #4
 c0062a8:	d122      	bne.n	c0062f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 c0062aa:	687b      	ldr	r3, [r7, #4]
 c0062ac:	681b      	ldr	r3, [r3, #0]
 c0062ae:	68db      	ldr	r3, [r3, #12]
 c0062b0:	f003 0304 	and.w	r3, r3, #4
 c0062b4:	2b04      	cmp	r3, #4
 c0062b6:	d11b      	bne.n	c0062f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 c0062b8:	687b      	ldr	r3, [r7, #4]
 c0062ba:	681b      	ldr	r3, [r3, #0]
 c0062bc:	f06f 0204 	mvn.w	r2, #4
 c0062c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 c0062c2:	687b      	ldr	r3, [r7, #4]
 c0062c4:	2202      	movs	r2, #2
 c0062c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 c0062c8:	687b      	ldr	r3, [r7, #4]
 c0062ca:	681b      	ldr	r3, [r3, #0]
 c0062cc:	699b      	ldr	r3, [r3, #24]
 c0062ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c0062d2:	2b00      	cmp	r3, #0
 c0062d4:	d003      	beq.n	c0062de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 c0062d6:	6878      	ldr	r0, [r7, #4]
 c0062d8:	f000 f9ab 	bl	c006632 <HAL_TIM_IC_CaptureCallback>
 c0062dc:	e005      	b.n	c0062ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 c0062de:	6878      	ldr	r0, [r7, #4]
 c0062e0:	f000 f99d 	bl	c00661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 c0062e4:	6878      	ldr	r0, [r7, #4]
 c0062e6:	f000 f9ae 	bl	c006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c0062ea:	687b      	ldr	r3, [r7, #4]
 c0062ec:	2200      	movs	r2, #0
 c0062ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 c0062f0:	687b      	ldr	r3, [r7, #4]
 c0062f2:	681b      	ldr	r3, [r3, #0]
 c0062f4:	691b      	ldr	r3, [r3, #16]
 c0062f6:	f003 0308 	and.w	r3, r3, #8
 c0062fa:	2b08      	cmp	r3, #8
 c0062fc:	d122      	bne.n	c006344 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 c0062fe:	687b      	ldr	r3, [r7, #4]
 c006300:	681b      	ldr	r3, [r3, #0]
 c006302:	68db      	ldr	r3, [r3, #12]
 c006304:	f003 0308 	and.w	r3, r3, #8
 c006308:	2b08      	cmp	r3, #8
 c00630a:	d11b      	bne.n	c006344 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 c00630c:	687b      	ldr	r3, [r7, #4]
 c00630e:	681b      	ldr	r3, [r3, #0]
 c006310:	f06f 0208 	mvn.w	r2, #8
 c006314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 c006316:	687b      	ldr	r3, [r7, #4]
 c006318:	2204      	movs	r2, #4
 c00631a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 c00631c:	687b      	ldr	r3, [r7, #4]
 c00631e:	681b      	ldr	r3, [r3, #0]
 c006320:	69db      	ldr	r3, [r3, #28]
 c006322:	f003 0303 	and.w	r3, r3, #3
 c006326:	2b00      	cmp	r3, #0
 c006328:	d003      	beq.n	c006332 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 c00632a:	6878      	ldr	r0, [r7, #4]
 c00632c:	f000 f981 	bl	c006632 <HAL_TIM_IC_CaptureCallback>
 c006330:	e005      	b.n	c00633e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 c006332:	6878      	ldr	r0, [r7, #4]
 c006334:	f000 f973 	bl	c00661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 c006338:	6878      	ldr	r0, [r7, #4]
 c00633a:	f000 f984 	bl	c006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c00633e:	687b      	ldr	r3, [r7, #4]
 c006340:	2200      	movs	r2, #0
 c006342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 c006344:	687b      	ldr	r3, [r7, #4]
 c006346:	681b      	ldr	r3, [r3, #0]
 c006348:	691b      	ldr	r3, [r3, #16]
 c00634a:	f003 0310 	and.w	r3, r3, #16
 c00634e:	2b10      	cmp	r3, #16
 c006350:	d122      	bne.n	c006398 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 c006352:	687b      	ldr	r3, [r7, #4]
 c006354:	681b      	ldr	r3, [r3, #0]
 c006356:	68db      	ldr	r3, [r3, #12]
 c006358:	f003 0310 	and.w	r3, r3, #16
 c00635c:	2b10      	cmp	r3, #16
 c00635e:	d11b      	bne.n	c006398 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 c006360:	687b      	ldr	r3, [r7, #4]
 c006362:	681b      	ldr	r3, [r3, #0]
 c006364:	f06f 0210 	mvn.w	r2, #16
 c006368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 c00636a:	687b      	ldr	r3, [r7, #4]
 c00636c:	2208      	movs	r2, #8
 c00636e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 c006370:	687b      	ldr	r3, [r7, #4]
 c006372:	681b      	ldr	r3, [r3, #0]
 c006374:	69db      	ldr	r3, [r3, #28]
 c006376:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c00637a:	2b00      	cmp	r3, #0
 c00637c:	d003      	beq.n	c006386 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 c00637e:	6878      	ldr	r0, [r7, #4]
 c006380:	f000 f957 	bl	c006632 <HAL_TIM_IC_CaptureCallback>
 c006384:	e005      	b.n	c006392 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 c006386:	6878      	ldr	r0, [r7, #4]
 c006388:	f000 f949 	bl	c00661e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 c00638c:	6878      	ldr	r0, [r7, #4]
 c00638e:	f000 f95a 	bl	c006646 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 c006392:	687b      	ldr	r3, [r7, #4]
 c006394:	2200      	movs	r2, #0
 c006396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 c006398:	687b      	ldr	r3, [r7, #4]
 c00639a:	681b      	ldr	r3, [r3, #0]
 c00639c:	691b      	ldr	r3, [r3, #16]
 c00639e:	f003 0301 	and.w	r3, r3, #1
 c0063a2:	2b01      	cmp	r3, #1
 c0063a4:	d10e      	bne.n	c0063c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 c0063a6:	687b      	ldr	r3, [r7, #4]
 c0063a8:	681b      	ldr	r3, [r3, #0]
 c0063aa:	68db      	ldr	r3, [r3, #12]
 c0063ac:	f003 0301 	and.w	r3, r3, #1
 c0063b0:	2b01      	cmp	r3, #1
 c0063b2:	d107      	bne.n	c0063c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 c0063b4:	687b      	ldr	r3, [r7, #4]
 c0063b6:	681b      	ldr	r3, [r3, #0]
 c0063b8:	f06f 0201 	mvn.w	r2, #1
 c0063bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 c0063be:	6878      	ldr	r0, [r7, #4]
 c0063c0:	f000 f923 	bl	c00660a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 c0063c4:	687b      	ldr	r3, [r7, #4]
 c0063c6:	681b      	ldr	r3, [r3, #0]
 c0063c8:	691b      	ldr	r3, [r3, #16]
 c0063ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c0063ce:	2b80      	cmp	r3, #128	; 0x80
 c0063d0:	d10e      	bne.n	c0063f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 c0063d2:	687b      	ldr	r3, [r7, #4]
 c0063d4:	681b      	ldr	r3, [r3, #0]
 c0063d6:	68db      	ldr	r3, [r3, #12]
 c0063d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c0063dc:	2b80      	cmp	r3, #128	; 0x80
 c0063de:	d107      	bne.n	c0063f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 c0063e0:	687b      	ldr	r3, [r7, #4]
 c0063e2:	681b      	ldr	r3, [r3, #0]
 c0063e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 c0063e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 c0063ea:	6878      	ldr	r0, [r7, #4]
 c0063ec:	f000 fb08 	bl	c006a00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 c0063f0:	687b      	ldr	r3, [r7, #4]
 c0063f2:	681b      	ldr	r3, [r3, #0]
 c0063f4:	691b      	ldr	r3, [r3, #16]
 c0063f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 c0063fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c0063fe:	d10e      	bne.n	c00641e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 c006400:	687b      	ldr	r3, [r7, #4]
 c006402:	681b      	ldr	r3, [r3, #0]
 c006404:	68db      	ldr	r3, [r3, #12]
 c006406:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c00640a:	2b80      	cmp	r3, #128	; 0x80
 c00640c:	d107      	bne.n	c00641e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 c00640e:	687b      	ldr	r3, [r7, #4]
 c006410:	681b      	ldr	r3, [r3, #0]
 c006412:	f46f 7280 	mvn.w	r2, #256	; 0x100
 c006416:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 c006418:	6878      	ldr	r0, [r7, #4]
 c00641a:	f000 fafb 	bl	c006a14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 c00641e:	687b      	ldr	r3, [r7, #4]
 c006420:	681b      	ldr	r3, [r3, #0]
 c006422:	691b      	ldr	r3, [r3, #16]
 c006424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c006428:	2b40      	cmp	r3, #64	; 0x40
 c00642a:	d10e      	bne.n	c00644a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 c00642c:	687b      	ldr	r3, [r7, #4]
 c00642e:	681b      	ldr	r3, [r3, #0]
 c006430:	68db      	ldr	r3, [r3, #12]
 c006432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c006436:	2b40      	cmp	r3, #64	; 0x40
 c006438:	d107      	bne.n	c00644a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 c00643a:	687b      	ldr	r3, [r7, #4]
 c00643c:	681b      	ldr	r3, [r3, #0]
 c00643e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 c006442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 c006444:	6878      	ldr	r0, [r7, #4]
 c006446:	f000 f908 	bl	c00665a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 c00644a:	687b      	ldr	r3, [r7, #4]
 c00644c:	681b      	ldr	r3, [r3, #0]
 c00644e:	691b      	ldr	r3, [r3, #16]
 c006450:	f003 0320 	and.w	r3, r3, #32
 c006454:	2b20      	cmp	r3, #32
 c006456:	d10e      	bne.n	c006476 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 c006458:	687b      	ldr	r3, [r7, #4]
 c00645a:	681b      	ldr	r3, [r3, #0]
 c00645c:	68db      	ldr	r3, [r3, #12]
 c00645e:	f003 0320 	and.w	r3, r3, #32
 c006462:	2b20      	cmp	r3, #32
 c006464:	d107      	bne.n	c006476 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 c006466:	687b      	ldr	r3, [r7, #4]
 c006468:	681b      	ldr	r3, [r3, #0]
 c00646a:	f06f 0220 	mvn.w	r2, #32
 c00646e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 c006470:	6878      	ldr	r0, [r7, #4]
 c006472:	f000 fabb 	bl	c0069ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 c006476:	bf00      	nop
 c006478:	3708      	adds	r7, #8
 c00647a:	46bd      	mov	sp, r7
 c00647c:	bd80      	pop	{r7, pc}

0c00647e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 c00647e:	b580      	push	{r7, lr}
 c006480:	b084      	sub	sp, #16
 c006482:	af00      	add	r7, sp, #0
 c006484:	6078      	str	r0, [r7, #4]
 c006486:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 c006488:	687b      	ldr	r3, [r7, #4]
 c00648a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 c00648e:	2b01      	cmp	r3, #1
 c006490:	d101      	bne.n	c006496 <HAL_TIM_ConfigClockSource+0x18>
 c006492:	2302      	movs	r3, #2
 c006494:	e0b5      	b.n	c006602 <HAL_TIM_ConfigClockSource+0x184>
 c006496:	687b      	ldr	r3, [r7, #4]
 c006498:	2201      	movs	r2, #1
 c00649a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 c00649e:	687b      	ldr	r3, [r7, #4]
 c0064a0:	2202      	movs	r2, #2
 c0064a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 c0064a6:	687b      	ldr	r3, [r7, #4]
 c0064a8:	681b      	ldr	r3, [r3, #0]
 c0064aa:	689b      	ldr	r3, [r3, #8]
 c0064ac:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 c0064ae:	68fb      	ldr	r3, [r7, #12]
 c0064b0:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 c0064b4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 c0064b8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 c0064ba:	68fb      	ldr	r3, [r7, #12]
 c0064bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 c0064c0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 c0064c2:	687b      	ldr	r3, [r7, #4]
 c0064c4:	681b      	ldr	r3, [r3, #0]
 c0064c6:	68fa      	ldr	r2, [r7, #12]
 c0064c8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 c0064ca:	683b      	ldr	r3, [r7, #0]
 c0064cc:	681b      	ldr	r3, [r3, #0]
 c0064ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c0064d2:	d03e      	beq.n	c006552 <HAL_TIM_ConfigClockSource+0xd4>
 c0064d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 c0064d8:	f200 8087 	bhi.w	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
 c0064dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c0064e0:	f000 8085 	beq.w	c0065ee <HAL_TIM_ConfigClockSource+0x170>
 c0064e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c0064e8:	d87f      	bhi.n	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
 c0064ea:	2b70      	cmp	r3, #112	; 0x70
 c0064ec:	d01a      	beq.n	c006524 <HAL_TIM_ConfigClockSource+0xa6>
 c0064ee:	2b70      	cmp	r3, #112	; 0x70
 c0064f0:	d87b      	bhi.n	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
 c0064f2:	2b60      	cmp	r3, #96	; 0x60
 c0064f4:	d050      	beq.n	c006598 <HAL_TIM_ConfigClockSource+0x11a>
 c0064f6:	2b60      	cmp	r3, #96	; 0x60
 c0064f8:	d877      	bhi.n	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
 c0064fa:	2b50      	cmp	r3, #80	; 0x50
 c0064fc:	d03c      	beq.n	c006578 <HAL_TIM_ConfigClockSource+0xfa>
 c0064fe:	2b50      	cmp	r3, #80	; 0x50
 c006500:	d873      	bhi.n	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
 c006502:	2b40      	cmp	r3, #64	; 0x40
 c006504:	d058      	beq.n	c0065b8 <HAL_TIM_ConfigClockSource+0x13a>
 c006506:	2b40      	cmp	r3, #64	; 0x40
 c006508:	d86f      	bhi.n	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
 c00650a:	2b30      	cmp	r3, #48	; 0x30
 c00650c:	d064      	beq.n	c0065d8 <HAL_TIM_ConfigClockSource+0x15a>
 c00650e:	2b30      	cmp	r3, #48	; 0x30
 c006510:	d86b      	bhi.n	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
 c006512:	2b20      	cmp	r3, #32
 c006514:	d060      	beq.n	c0065d8 <HAL_TIM_ConfigClockSource+0x15a>
 c006516:	2b20      	cmp	r3, #32
 c006518:	d867      	bhi.n	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
 c00651a:	2b00      	cmp	r3, #0
 c00651c:	d05c      	beq.n	c0065d8 <HAL_TIM_ConfigClockSource+0x15a>
 c00651e:	2b10      	cmp	r3, #16
 c006520:	d05a      	beq.n	c0065d8 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 c006522:	e062      	b.n	c0065ea <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 c006524:	687b      	ldr	r3, [r7, #4]
 c006526:	6818      	ldr	r0, [r3, #0]
 c006528:	683b      	ldr	r3, [r7, #0]
 c00652a:	6899      	ldr	r1, [r3, #8]
 c00652c:	683b      	ldr	r3, [r7, #0]
 c00652e:	685a      	ldr	r2, [r3, #4]
 c006530:	683b      	ldr	r3, [r7, #0]
 c006532:	68db      	ldr	r3, [r3, #12]
 c006534:	f000 f9b2 	bl	c00689c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 c006538:	687b      	ldr	r3, [r7, #4]
 c00653a:	681b      	ldr	r3, [r3, #0]
 c00653c:	689b      	ldr	r3, [r3, #8]
 c00653e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 c006540:	68fb      	ldr	r3, [r7, #12]
 c006542:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 c006546:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 c006548:	687b      	ldr	r3, [r7, #4]
 c00654a:	681b      	ldr	r3, [r3, #0]
 c00654c:	68fa      	ldr	r2, [r7, #12]
 c00654e:	609a      	str	r2, [r3, #8]
      break;
 c006550:	e04e      	b.n	c0065f0 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 c006552:	687b      	ldr	r3, [r7, #4]
 c006554:	6818      	ldr	r0, [r3, #0]
 c006556:	683b      	ldr	r3, [r7, #0]
 c006558:	6899      	ldr	r1, [r3, #8]
 c00655a:	683b      	ldr	r3, [r7, #0]
 c00655c:	685a      	ldr	r2, [r3, #4]
 c00655e:	683b      	ldr	r3, [r7, #0]
 c006560:	68db      	ldr	r3, [r3, #12]
 c006562:	f000 f99b 	bl	c00689c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 c006566:	687b      	ldr	r3, [r7, #4]
 c006568:	681b      	ldr	r3, [r3, #0]
 c00656a:	689a      	ldr	r2, [r3, #8]
 c00656c:	687b      	ldr	r3, [r7, #4]
 c00656e:	681b      	ldr	r3, [r3, #0]
 c006570:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 c006574:	609a      	str	r2, [r3, #8]
      break;
 c006576:	e03b      	b.n	c0065f0 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 c006578:	687b      	ldr	r3, [r7, #4]
 c00657a:	6818      	ldr	r0, [r3, #0]
 c00657c:	683b      	ldr	r3, [r7, #0]
 c00657e:	6859      	ldr	r1, [r3, #4]
 c006580:	683b      	ldr	r3, [r7, #0]
 c006582:	68db      	ldr	r3, [r3, #12]
 c006584:	461a      	mov	r2, r3
 c006586:	f000 f90d 	bl	c0067a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 c00658a:	687b      	ldr	r3, [r7, #4]
 c00658c:	681b      	ldr	r3, [r3, #0]
 c00658e:	2150      	movs	r1, #80	; 0x50
 c006590:	4618      	mov	r0, r3
 c006592:	f000 f966 	bl	c006862 <TIM_ITRx_SetConfig>
      break;
 c006596:	e02b      	b.n	c0065f0 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 c006598:	687b      	ldr	r3, [r7, #4]
 c00659a:	6818      	ldr	r0, [r3, #0]
 c00659c:	683b      	ldr	r3, [r7, #0]
 c00659e:	6859      	ldr	r1, [r3, #4]
 c0065a0:	683b      	ldr	r3, [r7, #0]
 c0065a2:	68db      	ldr	r3, [r3, #12]
 c0065a4:	461a      	mov	r2, r3
 c0065a6:	f000 f92c 	bl	c006802 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 c0065aa:	687b      	ldr	r3, [r7, #4]
 c0065ac:	681b      	ldr	r3, [r3, #0]
 c0065ae:	2160      	movs	r1, #96	; 0x60
 c0065b0:	4618      	mov	r0, r3
 c0065b2:	f000 f956 	bl	c006862 <TIM_ITRx_SetConfig>
      break;
 c0065b6:	e01b      	b.n	c0065f0 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 c0065b8:	687b      	ldr	r3, [r7, #4]
 c0065ba:	6818      	ldr	r0, [r3, #0]
 c0065bc:	683b      	ldr	r3, [r7, #0]
 c0065be:	6859      	ldr	r1, [r3, #4]
 c0065c0:	683b      	ldr	r3, [r7, #0]
 c0065c2:	68db      	ldr	r3, [r3, #12]
 c0065c4:	461a      	mov	r2, r3
 c0065c6:	f000 f8ed 	bl	c0067a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 c0065ca:	687b      	ldr	r3, [r7, #4]
 c0065cc:	681b      	ldr	r3, [r3, #0]
 c0065ce:	2140      	movs	r1, #64	; 0x40
 c0065d0:	4618      	mov	r0, r3
 c0065d2:	f000 f946 	bl	c006862 <TIM_ITRx_SetConfig>
      break;
 c0065d6:	e00b      	b.n	c0065f0 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 c0065d8:	687b      	ldr	r3, [r7, #4]
 c0065da:	681a      	ldr	r2, [r3, #0]
 c0065dc:	683b      	ldr	r3, [r7, #0]
 c0065de:	681b      	ldr	r3, [r3, #0]
 c0065e0:	4619      	mov	r1, r3
 c0065e2:	4610      	mov	r0, r2
 c0065e4:	f000 f93d 	bl	c006862 <TIM_ITRx_SetConfig>
        break;
 c0065e8:	e002      	b.n	c0065f0 <HAL_TIM_ConfigClockSource+0x172>
      break;
 c0065ea:	bf00      	nop
 c0065ec:	e000      	b.n	c0065f0 <HAL_TIM_ConfigClockSource+0x172>
      break;
 c0065ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 c0065f0:	687b      	ldr	r3, [r7, #4]
 c0065f2:	2201      	movs	r2, #1
 c0065f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 c0065f8:	687b      	ldr	r3, [r7, #4]
 c0065fa:	2200      	movs	r2, #0
 c0065fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 c006600:	2300      	movs	r3, #0
}
 c006602:	4618      	mov	r0, r3
 c006604:	3710      	adds	r7, #16
 c006606:	46bd      	mov	sp, r7
 c006608:	bd80      	pop	{r7, pc}

0c00660a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 c00660a:	b480      	push	{r7}
 c00660c:	b083      	sub	sp, #12
 c00660e:	af00      	add	r7, sp, #0
 c006610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 c006612:	bf00      	nop
 c006614:	370c      	adds	r7, #12
 c006616:	46bd      	mov	sp, r7
 c006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00661c:	4770      	bx	lr

0c00661e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 c00661e:	b480      	push	{r7}
 c006620:	b083      	sub	sp, #12
 c006622:	af00      	add	r7, sp, #0
 c006624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 c006626:	bf00      	nop
 c006628:	370c      	adds	r7, #12
 c00662a:	46bd      	mov	sp, r7
 c00662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006630:	4770      	bx	lr

0c006632 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 c006632:	b480      	push	{r7}
 c006634:	b083      	sub	sp, #12
 c006636:	af00      	add	r7, sp, #0
 c006638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 c00663a:	bf00      	nop
 c00663c:	370c      	adds	r7, #12
 c00663e:	46bd      	mov	sp, r7
 c006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006644:	4770      	bx	lr

0c006646 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 c006646:	b480      	push	{r7}
 c006648:	b083      	sub	sp, #12
 c00664a:	af00      	add	r7, sp, #0
 c00664c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 c00664e:	bf00      	nop
 c006650:	370c      	adds	r7, #12
 c006652:	46bd      	mov	sp, r7
 c006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006658:	4770      	bx	lr

0c00665a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 c00665a:	b480      	push	{r7}
 c00665c:	b083      	sub	sp, #12
 c00665e:	af00      	add	r7, sp, #0
 c006660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 c006662:	bf00      	nop
 c006664:	370c      	adds	r7, #12
 c006666:	46bd      	mov	sp, r7
 c006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00666c:	4770      	bx	lr
	...

0c006670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 c006670:	b480      	push	{r7}
 c006672:	b085      	sub	sp, #20
 c006674:	af00      	add	r7, sp, #0
 c006676:	6078      	str	r0, [r7, #4]
 c006678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 c00667a:	687b      	ldr	r3, [r7, #4]
 c00667c:	681b      	ldr	r3, [r3, #0]
 c00667e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 c006680:	687b      	ldr	r3, [r7, #4]
 c006682:	4a40      	ldr	r2, [pc, #256]	; (c006784 <TIM_Base_SetConfig+0x114>)
 c006684:	4293      	cmp	r3, r2
 c006686:	d013      	beq.n	c0066b0 <TIM_Base_SetConfig+0x40>
 c006688:	687b      	ldr	r3, [r7, #4]
 c00668a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 c00668e:	d00f      	beq.n	c0066b0 <TIM_Base_SetConfig+0x40>
 c006690:	687b      	ldr	r3, [r7, #4]
 c006692:	4a3d      	ldr	r2, [pc, #244]	; (c006788 <TIM_Base_SetConfig+0x118>)
 c006694:	4293      	cmp	r3, r2
 c006696:	d00b      	beq.n	c0066b0 <TIM_Base_SetConfig+0x40>
 c006698:	687b      	ldr	r3, [r7, #4]
 c00669a:	4a3c      	ldr	r2, [pc, #240]	; (c00678c <TIM_Base_SetConfig+0x11c>)
 c00669c:	4293      	cmp	r3, r2
 c00669e:	d007      	beq.n	c0066b0 <TIM_Base_SetConfig+0x40>
 c0066a0:	687b      	ldr	r3, [r7, #4]
 c0066a2:	4a3b      	ldr	r2, [pc, #236]	; (c006790 <TIM_Base_SetConfig+0x120>)
 c0066a4:	4293      	cmp	r3, r2
 c0066a6:	d003      	beq.n	c0066b0 <TIM_Base_SetConfig+0x40>
 c0066a8:	687b      	ldr	r3, [r7, #4]
 c0066aa:	4a3a      	ldr	r2, [pc, #232]	; (c006794 <TIM_Base_SetConfig+0x124>)
 c0066ac:	4293      	cmp	r3, r2
 c0066ae:	d108      	bne.n	c0066c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 c0066b0:	68fb      	ldr	r3, [r7, #12]
 c0066b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 c0066b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 c0066b8:	683b      	ldr	r3, [r7, #0]
 c0066ba:	685b      	ldr	r3, [r3, #4]
 c0066bc:	68fa      	ldr	r2, [r7, #12]
 c0066be:	4313      	orrs	r3, r2
 c0066c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 c0066c2:	687b      	ldr	r3, [r7, #4]
 c0066c4:	4a2f      	ldr	r2, [pc, #188]	; (c006784 <TIM_Base_SetConfig+0x114>)
 c0066c6:	4293      	cmp	r3, r2
 c0066c8:	d01f      	beq.n	c00670a <TIM_Base_SetConfig+0x9a>
 c0066ca:	687b      	ldr	r3, [r7, #4]
 c0066cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 c0066d0:	d01b      	beq.n	c00670a <TIM_Base_SetConfig+0x9a>
 c0066d2:	687b      	ldr	r3, [r7, #4]
 c0066d4:	4a2c      	ldr	r2, [pc, #176]	; (c006788 <TIM_Base_SetConfig+0x118>)
 c0066d6:	4293      	cmp	r3, r2
 c0066d8:	d017      	beq.n	c00670a <TIM_Base_SetConfig+0x9a>
 c0066da:	687b      	ldr	r3, [r7, #4]
 c0066dc:	4a2b      	ldr	r2, [pc, #172]	; (c00678c <TIM_Base_SetConfig+0x11c>)
 c0066de:	4293      	cmp	r3, r2
 c0066e0:	d013      	beq.n	c00670a <TIM_Base_SetConfig+0x9a>
 c0066e2:	687b      	ldr	r3, [r7, #4]
 c0066e4:	4a2a      	ldr	r2, [pc, #168]	; (c006790 <TIM_Base_SetConfig+0x120>)
 c0066e6:	4293      	cmp	r3, r2
 c0066e8:	d00f      	beq.n	c00670a <TIM_Base_SetConfig+0x9a>
 c0066ea:	687b      	ldr	r3, [r7, #4]
 c0066ec:	4a29      	ldr	r2, [pc, #164]	; (c006794 <TIM_Base_SetConfig+0x124>)
 c0066ee:	4293      	cmp	r3, r2
 c0066f0:	d00b      	beq.n	c00670a <TIM_Base_SetConfig+0x9a>
 c0066f2:	687b      	ldr	r3, [r7, #4]
 c0066f4:	4a28      	ldr	r2, [pc, #160]	; (c006798 <TIM_Base_SetConfig+0x128>)
 c0066f6:	4293      	cmp	r3, r2
 c0066f8:	d007      	beq.n	c00670a <TIM_Base_SetConfig+0x9a>
 c0066fa:	687b      	ldr	r3, [r7, #4]
 c0066fc:	4a27      	ldr	r2, [pc, #156]	; (c00679c <TIM_Base_SetConfig+0x12c>)
 c0066fe:	4293      	cmp	r3, r2
 c006700:	d003      	beq.n	c00670a <TIM_Base_SetConfig+0x9a>
 c006702:	687b      	ldr	r3, [r7, #4]
 c006704:	4a26      	ldr	r2, [pc, #152]	; (c0067a0 <TIM_Base_SetConfig+0x130>)
 c006706:	4293      	cmp	r3, r2
 c006708:	d108      	bne.n	c00671c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 c00670a:	68fb      	ldr	r3, [r7, #12]
 c00670c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 c006710:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 c006712:	683b      	ldr	r3, [r7, #0]
 c006714:	68db      	ldr	r3, [r3, #12]
 c006716:	68fa      	ldr	r2, [r7, #12]
 c006718:	4313      	orrs	r3, r2
 c00671a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 c00671c:	68fb      	ldr	r3, [r7, #12]
 c00671e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 c006722:	683b      	ldr	r3, [r7, #0]
 c006724:	695b      	ldr	r3, [r3, #20]
 c006726:	4313      	orrs	r3, r2
 c006728:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 c00672a:	687b      	ldr	r3, [r7, #4]
 c00672c:	68fa      	ldr	r2, [r7, #12]
 c00672e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 c006730:	683b      	ldr	r3, [r7, #0]
 c006732:	689a      	ldr	r2, [r3, #8]
 c006734:	687b      	ldr	r3, [r7, #4]
 c006736:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 c006738:	683b      	ldr	r3, [r7, #0]
 c00673a:	681a      	ldr	r2, [r3, #0]
 c00673c:	687b      	ldr	r3, [r7, #4]
 c00673e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 c006740:	687b      	ldr	r3, [r7, #4]
 c006742:	4a10      	ldr	r2, [pc, #64]	; (c006784 <TIM_Base_SetConfig+0x114>)
 c006744:	4293      	cmp	r3, r2
 c006746:	d00f      	beq.n	c006768 <TIM_Base_SetConfig+0xf8>
 c006748:	687b      	ldr	r3, [r7, #4]
 c00674a:	4a12      	ldr	r2, [pc, #72]	; (c006794 <TIM_Base_SetConfig+0x124>)
 c00674c:	4293      	cmp	r3, r2
 c00674e:	d00b      	beq.n	c006768 <TIM_Base_SetConfig+0xf8>
 c006750:	687b      	ldr	r3, [r7, #4]
 c006752:	4a11      	ldr	r2, [pc, #68]	; (c006798 <TIM_Base_SetConfig+0x128>)
 c006754:	4293      	cmp	r3, r2
 c006756:	d007      	beq.n	c006768 <TIM_Base_SetConfig+0xf8>
 c006758:	687b      	ldr	r3, [r7, #4]
 c00675a:	4a10      	ldr	r2, [pc, #64]	; (c00679c <TIM_Base_SetConfig+0x12c>)
 c00675c:	4293      	cmp	r3, r2
 c00675e:	d003      	beq.n	c006768 <TIM_Base_SetConfig+0xf8>
 c006760:	687b      	ldr	r3, [r7, #4]
 c006762:	4a0f      	ldr	r2, [pc, #60]	; (c0067a0 <TIM_Base_SetConfig+0x130>)
 c006764:	4293      	cmp	r3, r2
 c006766:	d103      	bne.n	c006770 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 c006768:	683b      	ldr	r3, [r7, #0]
 c00676a:	691a      	ldr	r2, [r3, #16]
 c00676c:	687b      	ldr	r3, [r7, #4]
 c00676e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 c006770:	687b      	ldr	r3, [r7, #4]
 c006772:	2201      	movs	r2, #1
 c006774:	615a      	str	r2, [r3, #20]
}
 c006776:	bf00      	nop
 c006778:	3714      	adds	r7, #20
 c00677a:	46bd      	mov	sp, r7
 c00677c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006780:	4770      	bx	lr
 c006782:	bf00      	nop
 c006784:	50012c00 	.word	0x50012c00
 c006788:	50000400 	.word	0x50000400
 c00678c:	50000800 	.word	0x50000800
 c006790:	50000c00 	.word	0x50000c00
 c006794:	50013400 	.word	0x50013400
 c006798:	50014000 	.word	0x50014000
 c00679c:	50014400 	.word	0x50014400
 c0067a0:	50014800 	.word	0x50014800

0c0067a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 c0067a4:	b480      	push	{r7}
 c0067a6:	b087      	sub	sp, #28
 c0067a8:	af00      	add	r7, sp, #0
 c0067aa:	60f8      	str	r0, [r7, #12]
 c0067ac:	60b9      	str	r1, [r7, #8]
 c0067ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 c0067b0:	68fb      	ldr	r3, [r7, #12]
 c0067b2:	6a1b      	ldr	r3, [r3, #32]
 c0067b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 c0067b6:	68fb      	ldr	r3, [r7, #12]
 c0067b8:	6a1b      	ldr	r3, [r3, #32]
 c0067ba:	f023 0201 	bic.w	r2, r3, #1
 c0067be:	68fb      	ldr	r3, [r7, #12]
 c0067c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 c0067c2:	68fb      	ldr	r3, [r7, #12]
 c0067c4:	699b      	ldr	r3, [r3, #24]
 c0067c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 c0067c8:	693b      	ldr	r3, [r7, #16]
 c0067ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 c0067ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 c0067d0:	687b      	ldr	r3, [r7, #4]
 c0067d2:	011b      	lsls	r3, r3, #4
 c0067d4:	693a      	ldr	r2, [r7, #16]
 c0067d6:	4313      	orrs	r3, r2
 c0067d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 c0067da:	697b      	ldr	r3, [r7, #20]
 c0067dc:	f023 030a 	bic.w	r3, r3, #10
 c0067e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 c0067e2:	697a      	ldr	r2, [r7, #20]
 c0067e4:	68bb      	ldr	r3, [r7, #8]
 c0067e6:	4313      	orrs	r3, r2
 c0067e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 c0067ea:	68fb      	ldr	r3, [r7, #12]
 c0067ec:	693a      	ldr	r2, [r7, #16]
 c0067ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 c0067f0:	68fb      	ldr	r3, [r7, #12]
 c0067f2:	697a      	ldr	r2, [r7, #20]
 c0067f4:	621a      	str	r2, [r3, #32]
}
 c0067f6:	bf00      	nop
 c0067f8:	371c      	adds	r7, #28
 c0067fa:	46bd      	mov	sp, r7
 c0067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006800:	4770      	bx	lr

0c006802 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 c006802:	b480      	push	{r7}
 c006804:	b087      	sub	sp, #28
 c006806:	af00      	add	r7, sp, #0
 c006808:	60f8      	str	r0, [r7, #12]
 c00680a:	60b9      	str	r1, [r7, #8]
 c00680c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 c00680e:	68fb      	ldr	r3, [r7, #12]
 c006810:	6a1b      	ldr	r3, [r3, #32]
 c006812:	f023 0210 	bic.w	r2, r3, #16
 c006816:	68fb      	ldr	r3, [r7, #12]
 c006818:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 c00681a:	68fb      	ldr	r3, [r7, #12]
 c00681c:	699b      	ldr	r3, [r3, #24]
 c00681e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 c006820:	68fb      	ldr	r3, [r7, #12]
 c006822:	6a1b      	ldr	r3, [r3, #32]
 c006824:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 c006826:	697b      	ldr	r3, [r7, #20]
 c006828:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 c00682c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 c00682e:	687b      	ldr	r3, [r7, #4]
 c006830:	031b      	lsls	r3, r3, #12
 c006832:	697a      	ldr	r2, [r7, #20]
 c006834:	4313      	orrs	r3, r2
 c006836:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 c006838:	693b      	ldr	r3, [r7, #16]
 c00683a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 c00683e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 c006840:	68bb      	ldr	r3, [r7, #8]
 c006842:	011b      	lsls	r3, r3, #4
 c006844:	693a      	ldr	r2, [r7, #16]
 c006846:	4313      	orrs	r3, r2
 c006848:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 c00684a:	68fb      	ldr	r3, [r7, #12]
 c00684c:	697a      	ldr	r2, [r7, #20]
 c00684e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 c006850:	68fb      	ldr	r3, [r7, #12]
 c006852:	693a      	ldr	r2, [r7, #16]
 c006854:	621a      	str	r2, [r3, #32]
}
 c006856:	bf00      	nop
 c006858:	371c      	adds	r7, #28
 c00685a:	46bd      	mov	sp, r7
 c00685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006860:	4770      	bx	lr

0c006862 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 c006862:	b480      	push	{r7}
 c006864:	b085      	sub	sp, #20
 c006866:	af00      	add	r7, sp, #0
 c006868:	6078      	str	r0, [r7, #4]
 c00686a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 c00686c:	687b      	ldr	r3, [r7, #4]
 c00686e:	689b      	ldr	r3, [r3, #8]
 c006870:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 c006872:	68fb      	ldr	r3, [r7, #12]
 c006874:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 c006878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 c00687c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 c00687e:	683a      	ldr	r2, [r7, #0]
 c006880:	68fb      	ldr	r3, [r7, #12]
 c006882:	4313      	orrs	r3, r2
 c006884:	f043 0307 	orr.w	r3, r3, #7
 c006888:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 c00688a:	687b      	ldr	r3, [r7, #4]
 c00688c:	68fa      	ldr	r2, [r7, #12]
 c00688e:	609a      	str	r2, [r3, #8]
}
 c006890:	bf00      	nop
 c006892:	3714      	adds	r7, #20
 c006894:	46bd      	mov	sp, r7
 c006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00689a:	4770      	bx	lr

0c00689c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 c00689c:	b480      	push	{r7}
 c00689e:	b087      	sub	sp, #28
 c0068a0:	af00      	add	r7, sp, #0
 c0068a2:	60f8      	str	r0, [r7, #12]
 c0068a4:	60b9      	str	r1, [r7, #8]
 c0068a6:	607a      	str	r2, [r7, #4]
 c0068a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 c0068aa:	68fb      	ldr	r3, [r7, #12]
 c0068ac:	689b      	ldr	r3, [r3, #8]
 c0068ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 c0068b0:	697b      	ldr	r3, [r7, #20]
 c0068b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 c0068b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 c0068b8:	683b      	ldr	r3, [r7, #0]
 c0068ba:	021a      	lsls	r2, r3, #8
 c0068bc:	687b      	ldr	r3, [r7, #4]
 c0068be:	431a      	orrs	r2, r3
 c0068c0:	68bb      	ldr	r3, [r7, #8]
 c0068c2:	4313      	orrs	r3, r2
 c0068c4:	697a      	ldr	r2, [r7, #20]
 c0068c6:	4313      	orrs	r3, r2
 c0068c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 c0068ca:	68fb      	ldr	r3, [r7, #12]
 c0068cc:	697a      	ldr	r2, [r7, #20]
 c0068ce:	609a      	str	r2, [r3, #8]
}
 c0068d0:	bf00      	nop
 c0068d2:	371c      	adds	r7, #28
 c0068d4:	46bd      	mov	sp, r7
 c0068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0068da:	4770      	bx	lr

0c0068dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 c0068dc:	b480      	push	{r7}
 c0068de:	b085      	sub	sp, #20
 c0068e0:	af00      	add	r7, sp, #0
 c0068e2:	6078      	str	r0, [r7, #4]
 c0068e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 c0068e6:	687b      	ldr	r3, [r7, #4]
 c0068e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 c0068ec:	2b01      	cmp	r3, #1
 c0068ee:	d101      	bne.n	c0068f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 c0068f0:	2302      	movs	r3, #2
 c0068f2:	e068      	b.n	c0069c6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 c0068f4:	687b      	ldr	r3, [r7, #4]
 c0068f6:	2201      	movs	r2, #1
 c0068f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 c0068fc:	687b      	ldr	r3, [r7, #4]
 c0068fe:	2202      	movs	r2, #2
 c006900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 c006904:	687b      	ldr	r3, [r7, #4]
 c006906:	681b      	ldr	r3, [r3, #0]
 c006908:	685b      	ldr	r3, [r3, #4]
 c00690a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 c00690c:	687b      	ldr	r3, [r7, #4]
 c00690e:	681b      	ldr	r3, [r3, #0]
 c006910:	689b      	ldr	r3, [r3, #8]
 c006912:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 c006914:	687b      	ldr	r3, [r7, #4]
 c006916:	681b      	ldr	r3, [r3, #0]
 c006918:	4a2e      	ldr	r2, [pc, #184]	; (c0069d4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 c00691a:	4293      	cmp	r3, r2
 c00691c:	d004      	beq.n	c006928 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 c00691e:	687b      	ldr	r3, [r7, #4]
 c006920:	681b      	ldr	r3, [r3, #0]
 c006922:	4a2d      	ldr	r2, [pc, #180]	; (c0069d8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 c006924:	4293      	cmp	r3, r2
 c006926:	d108      	bne.n	c00693a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 c006928:	68fb      	ldr	r3, [r7, #12]
 c00692a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 c00692e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 c006930:	683b      	ldr	r3, [r7, #0]
 c006932:	685b      	ldr	r3, [r3, #4]
 c006934:	68fa      	ldr	r2, [r7, #12]
 c006936:	4313      	orrs	r3, r2
 c006938:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 c00693a:	68fb      	ldr	r3, [r7, #12]
 c00693c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 c006940:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 c006942:	683b      	ldr	r3, [r7, #0]
 c006944:	681b      	ldr	r3, [r3, #0]
 c006946:	68fa      	ldr	r2, [r7, #12]
 c006948:	4313      	orrs	r3, r2
 c00694a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 c00694c:	687b      	ldr	r3, [r7, #4]
 c00694e:	681b      	ldr	r3, [r3, #0]
 c006950:	68fa      	ldr	r2, [r7, #12]
 c006952:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 c006954:	687b      	ldr	r3, [r7, #4]
 c006956:	681b      	ldr	r3, [r3, #0]
 c006958:	4a1e      	ldr	r2, [pc, #120]	; (c0069d4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 c00695a:	4293      	cmp	r3, r2
 c00695c:	d01d      	beq.n	c00699a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 c00695e:	687b      	ldr	r3, [r7, #4]
 c006960:	681b      	ldr	r3, [r3, #0]
 c006962:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 c006966:	d018      	beq.n	c00699a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 c006968:	687b      	ldr	r3, [r7, #4]
 c00696a:	681b      	ldr	r3, [r3, #0]
 c00696c:	4a1b      	ldr	r2, [pc, #108]	; (c0069dc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 c00696e:	4293      	cmp	r3, r2
 c006970:	d013      	beq.n	c00699a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 c006972:	687b      	ldr	r3, [r7, #4]
 c006974:	681b      	ldr	r3, [r3, #0]
 c006976:	4a1a      	ldr	r2, [pc, #104]	; (c0069e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 c006978:	4293      	cmp	r3, r2
 c00697a:	d00e      	beq.n	c00699a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 c00697c:	687b      	ldr	r3, [r7, #4]
 c00697e:	681b      	ldr	r3, [r3, #0]
 c006980:	4a18      	ldr	r2, [pc, #96]	; (c0069e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 c006982:	4293      	cmp	r3, r2
 c006984:	d009      	beq.n	c00699a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 c006986:	687b      	ldr	r3, [r7, #4]
 c006988:	681b      	ldr	r3, [r3, #0]
 c00698a:	4a13      	ldr	r2, [pc, #76]	; (c0069d8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 c00698c:	4293      	cmp	r3, r2
 c00698e:	d004      	beq.n	c00699a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 c006990:	687b      	ldr	r3, [r7, #4]
 c006992:	681b      	ldr	r3, [r3, #0]
 c006994:	4a14      	ldr	r2, [pc, #80]	; (c0069e8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 c006996:	4293      	cmp	r3, r2
 c006998:	d10c      	bne.n	c0069b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 c00699a:	68bb      	ldr	r3, [r7, #8]
 c00699c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 c0069a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 c0069a2:	683b      	ldr	r3, [r7, #0]
 c0069a4:	689b      	ldr	r3, [r3, #8]
 c0069a6:	68ba      	ldr	r2, [r7, #8]
 c0069a8:	4313      	orrs	r3, r2
 c0069aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 c0069ac:	687b      	ldr	r3, [r7, #4]
 c0069ae:	681b      	ldr	r3, [r3, #0]
 c0069b0:	68ba      	ldr	r2, [r7, #8]
 c0069b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 c0069b4:	687b      	ldr	r3, [r7, #4]
 c0069b6:	2201      	movs	r2, #1
 c0069b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 c0069bc:	687b      	ldr	r3, [r7, #4]
 c0069be:	2200      	movs	r2, #0
 c0069c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 c0069c4:	2300      	movs	r3, #0
}
 c0069c6:	4618      	mov	r0, r3
 c0069c8:	3714      	adds	r7, #20
 c0069ca:	46bd      	mov	sp, r7
 c0069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0069d0:	4770      	bx	lr
 c0069d2:	bf00      	nop
 c0069d4:	50012c00 	.word	0x50012c00
 c0069d8:	50013400 	.word	0x50013400
 c0069dc:	50000400 	.word	0x50000400
 c0069e0:	50000800 	.word	0x50000800
 c0069e4:	50000c00 	.word	0x50000c00
 c0069e8:	50014000 	.word	0x50014000

0c0069ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 c0069ec:	b480      	push	{r7}
 c0069ee:	b083      	sub	sp, #12
 c0069f0:	af00      	add	r7, sp, #0
 c0069f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 c0069f4:	bf00      	nop
 c0069f6:	370c      	adds	r7, #12
 c0069f8:	46bd      	mov	sp, r7
 c0069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0069fe:	4770      	bx	lr

0c006a00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 c006a00:	b480      	push	{r7}
 c006a02:	b083      	sub	sp, #12
 c006a04:	af00      	add	r7, sp, #0
 c006a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 c006a08:	bf00      	nop
 c006a0a:	370c      	adds	r7, #12
 c006a0c:	46bd      	mov	sp, r7
 c006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006a12:	4770      	bx	lr

0c006a14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 c006a14:	b480      	push	{r7}
 c006a16:	b083      	sub	sp, #12
 c006a18:	af00      	add	r7, sp, #0
 c006a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 c006a1c:	bf00      	nop
 c006a1e:	370c      	adds	r7, #12
 c006a20:	46bd      	mov	sp, r7
 c006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 c006a26:	4770      	bx	lr

0c006a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 c006a28:	b580      	push	{r7, lr}
 c006a2a:	b082      	sub	sp, #8
 c006a2c:	af00      	add	r7, sp, #0
 c006a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 c006a30:	687b      	ldr	r3, [r7, #4]
 c006a32:	2b00      	cmp	r3, #0
 c006a34:	d101      	bne.n	c006a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 c006a36:	2301      	movs	r3, #1
 c006a38:	e042      	b.n	c006ac0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 c006a3a:	687b      	ldr	r3, [r7, #4]
 c006a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c006a40:	2b00      	cmp	r3, #0
 c006a42:	d106      	bne.n	c006a52 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 c006a44:	687b      	ldr	r3, [r7, #4]
 c006a46:	2200      	movs	r2, #0
 c006a48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 c006a4c:	6878      	ldr	r0, [r7, #4]
 c006a4e:	f7fc f975 	bl	c002d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 c006a52:	687b      	ldr	r3, [r7, #4]
 c006a54:	2224      	movs	r2, #36	; 0x24
 c006a56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 c006a5a:	687b      	ldr	r3, [r7, #4]
 c006a5c:	681b      	ldr	r3, [r3, #0]
 c006a5e:	681a      	ldr	r2, [r3, #0]
 c006a60:	687b      	ldr	r3, [r7, #4]
 c006a62:	681b      	ldr	r3, [r3, #0]
 c006a64:	f022 0201 	bic.w	r2, r2, #1
 c006a68:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 c006a6a:	6878      	ldr	r0, [r7, #4]
 c006a6c:	f000 f996 	bl	c006d9c <UART_SetConfig>
 c006a70:	4603      	mov	r3, r0
 c006a72:	2b01      	cmp	r3, #1
 c006a74:	d101      	bne.n	c006a7a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 c006a76:	2301      	movs	r3, #1
 c006a78:	e022      	b.n	c006ac0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c006a7a:	687b      	ldr	r3, [r7, #4]
 c006a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c006a7e:	2b00      	cmp	r3, #0
 c006a80:	d002      	beq.n	c006a88 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 c006a82:	6878      	ldr	r0, [r7, #4]
 c006a84:	f000 fc88 	bl	c007398 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c006a88:	687b      	ldr	r3, [r7, #4]
 c006a8a:	681b      	ldr	r3, [r3, #0]
 c006a8c:	685a      	ldr	r2, [r3, #4]
 c006a8e:	687b      	ldr	r3, [r7, #4]
 c006a90:	681b      	ldr	r3, [r3, #0]
 c006a92:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 c006a96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c006a98:	687b      	ldr	r3, [r7, #4]
 c006a9a:	681b      	ldr	r3, [r3, #0]
 c006a9c:	689a      	ldr	r2, [r3, #8]
 c006a9e:	687b      	ldr	r3, [r7, #4]
 c006aa0:	681b      	ldr	r3, [r3, #0]
 c006aa2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 c006aa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 c006aa8:	687b      	ldr	r3, [r7, #4]
 c006aaa:	681b      	ldr	r3, [r3, #0]
 c006aac:	681a      	ldr	r2, [r3, #0]
 c006aae:	687b      	ldr	r3, [r7, #4]
 c006ab0:	681b      	ldr	r3, [r3, #0]
 c006ab2:	f042 0201 	orr.w	r2, r2, #1
 c006ab6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 c006ab8:	6878      	ldr	r0, [r7, #4]
 c006aba:	f000 fd0f 	bl	c0074dc <UART_CheckIdleState>
 c006abe:	4603      	mov	r3, r0
}
 c006ac0:	4618      	mov	r0, r3
 c006ac2:	3708      	adds	r7, #8
 c006ac4:	46bd      	mov	sp, r7
 c006ac6:	bd80      	pop	{r7, pc}

0c006ac8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 c006ac8:	b580      	push	{r7, lr}
 c006aca:	b08a      	sub	sp, #40	; 0x28
 c006acc:	af02      	add	r7, sp, #8
 c006ace:	60f8      	str	r0, [r7, #12]
 c006ad0:	60b9      	str	r1, [r7, #8]
 c006ad2:	603b      	str	r3, [r7, #0]
 c006ad4:	4613      	mov	r3, r2
 c006ad6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 c006ad8:	68fb      	ldr	r3, [r7, #12]
 c006ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 c006ade:	2b20      	cmp	r3, #32
 c006ae0:	f040 8083 	bne.w	c006bea <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 c006ae4:	68bb      	ldr	r3, [r7, #8]
 c006ae6:	2b00      	cmp	r3, #0
 c006ae8:	d002      	beq.n	c006af0 <HAL_UART_Transmit+0x28>
 c006aea:	88fb      	ldrh	r3, [r7, #6]
 c006aec:	2b00      	cmp	r3, #0
 c006aee:	d101      	bne.n	c006af4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 c006af0:	2301      	movs	r3, #1
 c006af2:	e07b      	b.n	c006bec <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 c006af4:	68fb      	ldr	r3, [r7, #12]
 c006af6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c006afa:	2b01      	cmp	r3, #1
 c006afc:	d101      	bne.n	c006b02 <HAL_UART_Transmit+0x3a>
 c006afe:	2302      	movs	r3, #2
 c006b00:	e074      	b.n	c006bec <HAL_UART_Transmit+0x124>
 c006b02:	68fb      	ldr	r3, [r7, #12]
 c006b04:	2201      	movs	r2, #1
 c006b06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006b0a:	68fb      	ldr	r3, [r7, #12]
 c006b0c:	2200      	movs	r2, #0
 c006b0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006b12:	68fb      	ldr	r3, [r7, #12]
 c006b14:	2221      	movs	r2, #33	; 0x21
 c006b16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 c006b1a:	f7fc fa2b 	bl	c002f74 <HAL_GetTick>
 c006b1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 c006b20:	68fb      	ldr	r3, [r7, #12]
 c006b22:	88fa      	ldrh	r2, [r7, #6]
 c006b24:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 c006b28:	68fb      	ldr	r3, [r7, #12]
 c006b2a:	88fa      	ldrh	r2, [r7, #6]
 c006b2c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006b30:	68fb      	ldr	r3, [r7, #12]
 c006b32:	689b      	ldr	r3, [r3, #8]
 c006b34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c006b38:	d108      	bne.n	c006b4c <HAL_UART_Transmit+0x84>
 c006b3a:	68fb      	ldr	r3, [r7, #12]
 c006b3c:	691b      	ldr	r3, [r3, #16]
 c006b3e:	2b00      	cmp	r3, #0
 c006b40:	d104      	bne.n	c006b4c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 c006b42:	2300      	movs	r3, #0
 c006b44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 c006b46:	68bb      	ldr	r3, [r7, #8]
 c006b48:	61bb      	str	r3, [r7, #24]
 c006b4a:	e003      	b.n	c006b54 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 c006b4c:	68bb      	ldr	r3, [r7, #8]
 c006b4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 c006b50:	2300      	movs	r3, #0
 c006b52:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 c006b54:	68fb      	ldr	r3, [r7, #12]
 c006b56:	2200      	movs	r2, #0
 c006b58:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 c006b5c:	e02c      	b.n	c006bb8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c006b5e:	683b      	ldr	r3, [r7, #0]
 c006b60:	9300      	str	r3, [sp, #0]
 c006b62:	697b      	ldr	r3, [r7, #20]
 c006b64:	2200      	movs	r2, #0
 c006b66:	2180      	movs	r1, #128	; 0x80
 c006b68:	68f8      	ldr	r0, [r7, #12]
 c006b6a:	f000 fd02 	bl	c007572 <UART_WaitOnFlagUntilTimeout>
 c006b6e:	4603      	mov	r3, r0
 c006b70:	2b00      	cmp	r3, #0
 c006b72:	d001      	beq.n	c006b78 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 c006b74:	2303      	movs	r3, #3
 c006b76:	e039      	b.n	c006bec <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 c006b78:	69fb      	ldr	r3, [r7, #28]
 c006b7a:	2b00      	cmp	r3, #0
 c006b7c:	d10b      	bne.n	c006b96 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 c006b7e:	69bb      	ldr	r3, [r7, #24]
 c006b80:	881b      	ldrh	r3, [r3, #0]
 c006b82:	461a      	mov	r2, r3
 c006b84:	68fb      	ldr	r3, [r7, #12]
 c006b86:	681b      	ldr	r3, [r3, #0]
 c006b88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 c006b8c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 c006b8e:	69bb      	ldr	r3, [r7, #24]
 c006b90:	3302      	adds	r3, #2
 c006b92:	61bb      	str	r3, [r7, #24]
 c006b94:	e007      	b.n	c006ba6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 c006b96:	69fb      	ldr	r3, [r7, #28]
 c006b98:	781a      	ldrb	r2, [r3, #0]
 c006b9a:	68fb      	ldr	r3, [r7, #12]
 c006b9c:	681b      	ldr	r3, [r3, #0]
 c006b9e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 c006ba0:	69fb      	ldr	r3, [r7, #28]
 c006ba2:	3301      	adds	r3, #1
 c006ba4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 c006ba6:	68fb      	ldr	r3, [r7, #12]
 c006ba8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 c006bac:	b29b      	uxth	r3, r3
 c006bae:	3b01      	subs	r3, #1
 c006bb0:	b29a      	uxth	r2, r3
 c006bb2:	68fb      	ldr	r3, [r7, #12]
 c006bb4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 c006bb8:	68fb      	ldr	r3, [r7, #12]
 c006bba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 c006bbe:	b29b      	uxth	r3, r3
 c006bc0:	2b00      	cmp	r3, #0
 c006bc2:	d1cc      	bne.n	c006b5e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 c006bc4:	683b      	ldr	r3, [r7, #0]
 c006bc6:	9300      	str	r3, [sp, #0]
 c006bc8:	697b      	ldr	r3, [r7, #20]
 c006bca:	2200      	movs	r2, #0
 c006bcc:	2140      	movs	r1, #64	; 0x40
 c006bce:	68f8      	ldr	r0, [r7, #12]
 c006bd0:	f000 fccf 	bl	c007572 <UART_WaitOnFlagUntilTimeout>
 c006bd4:	4603      	mov	r3, r0
 c006bd6:	2b00      	cmp	r3, #0
 c006bd8:	d001      	beq.n	c006bde <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 c006bda:	2303      	movs	r3, #3
 c006bdc:	e006      	b.n	c006bec <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 c006bde:	68fb      	ldr	r3, [r7, #12]
 c006be0:	2220      	movs	r2, #32
 c006be2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 c006be6:	2300      	movs	r3, #0
 c006be8:	e000      	b.n	c006bec <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 c006bea:	2302      	movs	r3, #2
  }
}
 c006bec:	4618      	mov	r0, r3
 c006bee:	3720      	adds	r7, #32
 c006bf0:	46bd      	mov	sp, r7
 c006bf2:	bd80      	pop	{r7, pc}

0c006bf4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 c006bf4:	b580      	push	{r7, lr}
 c006bf6:	b08a      	sub	sp, #40	; 0x28
 c006bf8:	af02      	add	r7, sp, #8
 c006bfa:	60f8      	str	r0, [r7, #12]
 c006bfc:	60b9      	str	r1, [r7, #8]
 c006bfe:	603b      	str	r3, [r7, #0]
 c006c00:	4613      	mov	r3, r2
 c006c02:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 c006c04:	68fb      	ldr	r3, [r7, #12]
 c006c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006c0a:	2b20      	cmp	r3, #32
 c006c0c:	f040 80c0 	bne.w	c006d90 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 c006c10:	68bb      	ldr	r3, [r7, #8]
 c006c12:	2b00      	cmp	r3, #0
 c006c14:	d002      	beq.n	c006c1c <HAL_UART_Receive+0x28>
 c006c16:	88fb      	ldrh	r3, [r7, #6]
 c006c18:	2b00      	cmp	r3, #0
 c006c1a:	d101      	bne.n	c006c20 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 c006c1c:	2301      	movs	r3, #1
 c006c1e:	e0b8      	b.n	c006d92 <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 c006c20:	68fb      	ldr	r3, [r7, #12]
 c006c22:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c006c26:	2b01      	cmp	r3, #1
 c006c28:	d101      	bne.n	c006c2e <HAL_UART_Receive+0x3a>
 c006c2a:	2302      	movs	r3, #2
 c006c2c:	e0b1      	b.n	c006d92 <HAL_UART_Receive+0x19e>
 c006c2e:	68fb      	ldr	r3, [r7, #12]
 c006c30:	2201      	movs	r2, #1
 c006c32:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006c36:	68fb      	ldr	r3, [r7, #12]
 c006c38:	2200      	movs	r2, #0
 c006c3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c006c3e:	68fb      	ldr	r3, [r7, #12]
 c006c40:	2222      	movs	r2, #34	; 0x22
 c006c42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006c46:	68fb      	ldr	r3, [r7, #12]
 c006c48:	2200      	movs	r2, #0
 c006c4a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 c006c4c:	f7fc f992 	bl	c002f74 <HAL_GetTick>
 c006c50:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 c006c52:	68fb      	ldr	r3, [r7, #12]
 c006c54:	88fa      	ldrh	r2, [r7, #6]
 c006c56:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 c006c5a:	68fb      	ldr	r3, [r7, #12]
 c006c5c:	88fa      	ldrh	r2, [r7, #6]
 c006c5e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 c006c62:	68fb      	ldr	r3, [r7, #12]
 c006c64:	689b      	ldr	r3, [r3, #8]
 c006c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c006c6a:	d10e      	bne.n	c006c8a <HAL_UART_Receive+0x96>
 c006c6c:	68fb      	ldr	r3, [r7, #12]
 c006c6e:	691b      	ldr	r3, [r3, #16]
 c006c70:	2b00      	cmp	r3, #0
 c006c72:	d105      	bne.n	c006c80 <HAL_UART_Receive+0x8c>
 c006c74:	68fb      	ldr	r3, [r7, #12]
 c006c76:	f240 12ff 	movw	r2, #511	; 0x1ff
 c006c7a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c006c7e:	e02d      	b.n	c006cdc <HAL_UART_Receive+0xe8>
 c006c80:	68fb      	ldr	r3, [r7, #12]
 c006c82:	22ff      	movs	r2, #255	; 0xff
 c006c84:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c006c88:	e028      	b.n	c006cdc <HAL_UART_Receive+0xe8>
 c006c8a:	68fb      	ldr	r3, [r7, #12]
 c006c8c:	689b      	ldr	r3, [r3, #8]
 c006c8e:	2b00      	cmp	r3, #0
 c006c90:	d10d      	bne.n	c006cae <HAL_UART_Receive+0xba>
 c006c92:	68fb      	ldr	r3, [r7, #12]
 c006c94:	691b      	ldr	r3, [r3, #16]
 c006c96:	2b00      	cmp	r3, #0
 c006c98:	d104      	bne.n	c006ca4 <HAL_UART_Receive+0xb0>
 c006c9a:	68fb      	ldr	r3, [r7, #12]
 c006c9c:	22ff      	movs	r2, #255	; 0xff
 c006c9e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c006ca2:	e01b      	b.n	c006cdc <HAL_UART_Receive+0xe8>
 c006ca4:	68fb      	ldr	r3, [r7, #12]
 c006ca6:	227f      	movs	r2, #127	; 0x7f
 c006ca8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c006cac:	e016      	b.n	c006cdc <HAL_UART_Receive+0xe8>
 c006cae:	68fb      	ldr	r3, [r7, #12]
 c006cb0:	689b      	ldr	r3, [r3, #8]
 c006cb2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 c006cb6:	d10d      	bne.n	c006cd4 <HAL_UART_Receive+0xe0>
 c006cb8:	68fb      	ldr	r3, [r7, #12]
 c006cba:	691b      	ldr	r3, [r3, #16]
 c006cbc:	2b00      	cmp	r3, #0
 c006cbe:	d104      	bne.n	c006cca <HAL_UART_Receive+0xd6>
 c006cc0:	68fb      	ldr	r3, [r7, #12]
 c006cc2:	227f      	movs	r2, #127	; 0x7f
 c006cc4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c006cc8:	e008      	b.n	c006cdc <HAL_UART_Receive+0xe8>
 c006cca:	68fb      	ldr	r3, [r7, #12]
 c006ccc:	223f      	movs	r2, #63	; 0x3f
 c006cce:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 c006cd2:	e003      	b.n	c006cdc <HAL_UART_Receive+0xe8>
 c006cd4:	68fb      	ldr	r3, [r7, #12]
 c006cd6:	2200      	movs	r2, #0
 c006cd8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 c006cdc:	68fb      	ldr	r3, [r7, #12]
 c006cde:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 c006ce2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006ce4:	68fb      	ldr	r3, [r7, #12]
 c006ce6:	689b      	ldr	r3, [r3, #8]
 c006ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 c006cec:	d108      	bne.n	c006d00 <HAL_UART_Receive+0x10c>
 c006cee:	68fb      	ldr	r3, [r7, #12]
 c006cf0:	691b      	ldr	r3, [r3, #16]
 c006cf2:	2b00      	cmp	r3, #0
 c006cf4:	d104      	bne.n	c006d00 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 c006cf6:	2300      	movs	r3, #0
 c006cf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 c006cfa:	68bb      	ldr	r3, [r7, #8]
 c006cfc:	61bb      	str	r3, [r7, #24]
 c006cfe:	e003      	b.n	c006d08 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 c006d00:	68bb      	ldr	r3, [r7, #8]
 c006d02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 c006d04:	2300      	movs	r3, #0
 c006d06:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 c006d08:	68fb      	ldr	r3, [r7, #12]
 c006d0a:	2200      	movs	r2, #0
 c006d0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 c006d10:	e032      	b.n	c006d78 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 c006d12:	683b      	ldr	r3, [r7, #0]
 c006d14:	9300      	str	r3, [sp, #0]
 c006d16:	697b      	ldr	r3, [r7, #20]
 c006d18:	2200      	movs	r2, #0
 c006d1a:	2120      	movs	r1, #32
 c006d1c:	68f8      	ldr	r0, [r7, #12]
 c006d1e:	f000 fc28 	bl	c007572 <UART_WaitOnFlagUntilTimeout>
 c006d22:	4603      	mov	r3, r0
 c006d24:	2b00      	cmp	r3, #0
 c006d26:	d001      	beq.n	c006d2c <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 c006d28:	2303      	movs	r3, #3
 c006d2a:	e032      	b.n	c006d92 <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 c006d2c:	69fb      	ldr	r3, [r7, #28]
 c006d2e:	2b00      	cmp	r3, #0
 c006d30:	d10c      	bne.n	c006d4c <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c006d32:	68fb      	ldr	r3, [r7, #12]
 c006d34:	681b      	ldr	r3, [r3, #0]
 c006d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c006d38:	b29a      	uxth	r2, r3
 c006d3a:	8a7b      	ldrh	r3, [r7, #18]
 c006d3c:	4013      	ands	r3, r2
 c006d3e:	b29a      	uxth	r2, r3
 c006d40:	69bb      	ldr	r3, [r7, #24]
 c006d42:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 c006d44:	69bb      	ldr	r3, [r7, #24]
 c006d46:	3302      	adds	r3, #2
 c006d48:	61bb      	str	r3, [r7, #24]
 c006d4a:	e00c      	b.n	c006d66 <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 c006d4c:	68fb      	ldr	r3, [r7, #12]
 c006d4e:	681b      	ldr	r3, [r3, #0]
 c006d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c006d52:	b2da      	uxtb	r2, r3
 c006d54:	8a7b      	ldrh	r3, [r7, #18]
 c006d56:	b2db      	uxtb	r3, r3
 c006d58:	4013      	ands	r3, r2
 c006d5a:	b2da      	uxtb	r2, r3
 c006d5c:	69fb      	ldr	r3, [r7, #28]
 c006d5e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 c006d60:	69fb      	ldr	r3, [r7, #28]
 c006d62:	3301      	adds	r3, #1
 c006d64:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 c006d66:	68fb      	ldr	r3, [r7, #12]
 c006d68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 c006d6c:	b29b      	uxth	r3, r3
 c006d6e:	3b01      	subs	r3, #1
 c006d70:	b29a      	uxth	r2, r3
 c006d72:	68fb      	ldr	r3, [r7, #12]
 c006d74:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 c006d78:	68fb      	ldr	r3, [r7, #12]
 c006d7a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 c006d7e:	b29b      	uxth	r3, r3
 c006d80:	2b00      	cmp	r3, #0
 c006d82:	d1c6      	bne.n	c006d12 <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 c006d84:	68fb      	ldr	r3, [r7, #12]
 c006d86:	2220      	movs	r2, #32
 c006d88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 c006d8c:	2300      	movs	r3, #0
 c006d8e:	e000      	b.n	c006d92 <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 c006d90:	2302      	movs	r3, #2
  }
}
 c006d92:	4618      	mov	r0, r3
 c006d94:	3720      	adds	r7, #32
 c006d96:	46bd      	mov	sp, r7
 c006d98:	bd80      	pop	{r7, pc}
	...

0c006d9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 c006d9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 c006da0:	b08c      	sub	sp, #48	; 0x30
 c006da2:	af00      	add	r7, sp, #0
 c006da4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 c006da6:	2300      	movs	r3, #0
 c006da8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c006dac:	697b      	ldr	r3, [r7, #20]
 c006dae:	689a      	ldr	r2, [r3, #8]
 c006db0:	697b      	ldr	r3, [r7, #20]
 c006db2:	691b      	ldr	r3, [r3, #16]
 c006db4:	431a      	orrs	r2, r3
 c006db6:	697b      	ldr	r3, [r7, #20]
 c006db8:	695b      	ldr	r3, [r3, #20]
 c006dba:	431a      	orrs	r2, r3
 c006dbc:	697b      	ldr	r3, [r7, #20]
 c006dbe:	69db      	ldr	r3, [r3, #28]
 c006dc0:	4313      	orrs	r3, r2
 c006dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c006dc4:	697b      	ldr	r3, [r7, #20]
 c006dc6:	681b      	ldr	r3, [r3, #0]
 c006dc8:	681a      	ldr	r2, [r3, #0]
 c006dca:	4baa      	ldr	r3, [pc, #680]	; (c007074 <UART_SetConfig+0x2d8>)
 c006dcc:	4013      	ands	r3, r2
 c006dce:	697a      	ldr	r2, [r7, #20]
 c006dd0:	6812      	ldr	r2, [r2, #0]
 c006dd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 c006dd4:	430b      	orrs	r3, r1
 c006dd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 c006dd8:	697b      	ldr	r3, [r7, #20]
 c006dda:	681b      	ldr	r3, [r3, #0]
 c006ddc:	685b      	ldr	r3, [r3, #4]
 c006dde:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 c006de2:	697b      	ldr	r3, [r7, #20]
 c006de4:	68da      	ldr	r2, [r3, #12]
 c006de6:	697b      	ldr	r3, [r7, #20]
 c006de8:	681b      	ldr	r3, [r3, #0]
 c006dea:	430a      	orrs	r2, r1
 c006dec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 c006dee:	697b      	ldr	r3, [r7, #20]
 c006df0:	699b      	ldr	r3, [r3, #24]
 c006df2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c006df4:	697b      	ldr	r3, [r7, #20]
 c006df6:	681b      	ldr	r3, [r3, #0]
 c006df8:	4a9f      	ldr	r2, [pc, #636]	; (c007078 <UART_SetConfig+0x2dc>)
 c006dfa:	4293      	cmp	r3, r2
 c006dfc:	d004      	beq.n	c006e08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 c006dfe:	697b      	ldr	r3, [r7, #20]
 c006e00:	6a1b      	ldr	r3, [r3, #32]
 c006e02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 c006e04:	4313      	orrs	r3, r2
 c006e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c006e08:	697b      	ldr	r3, [r7, #20]
 c006e0a:	681b      	ldr	r3, [r3, #0]
 c006e0c:	689b      	ldr	r3, [r3, #8]
 c006e0e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 c006e12:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 c006e16:	697a      	ldr	r2, [r7, #20]
 c006e18:	6812      	ldr	r2, [r2, #0]
 c006e1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 c006e1c:	430b      	orrs	r3, r1
 c006e1e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c006e20:	697b      	ldr	r3, [r7, #20]
 c006e22:	681b      	ldr	r3, [r3, #0]
 c006e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 c006e26:	f023 010f 	bic.w	r1, r3, #15
 c006e2a:	697b      	ldr	r3, [r7, #20]
 c006e2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 c006e2e:	697b      	ldr	r3, [r7, #20]
 c006e30:	681b      	ldr	r3, [r3, #0]
 c006e32:	430a      	orrs	r2, r1
 c006e34:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 c006e36:	697b      	ldr	r3, [r7, #20]
 c006e38:	681b      	ldr	r3, [r3, #0]
 c006e3a:	4a90      	ldr	r2, [pc, #576]	; (c00707c <UART_SetConfig+0x2e0>)
 c006e3c:	4293      	cmp	r3, r2
 c006e3e:	d125      	bne.n	c006e8c <UART_SetConfig+0xf0>
 c006e40:	4b8f      	ldr	r3, [pc, #572]	; (c007080 <UART_SetConfig+0x2e4>)
 c006e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006e46:	f003 0303 	and.w	r3, r3, #3
 c006e4a:	2b03      	cmp	r3, #3
 c006e4c:	d81a      	bhi.n	c006e84 <UART_SetConfig+0xe8>
 c006e4e:	a201      	add	r2, pc, #4	; (adr r2, c006e54 <UART_SetConfig+0xb8>)
 c006e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c006e54:	0c006e65 	.word	0x0c006e65
 c006e58:	0c006e75 	.word	0x0c006e75
 c006e5c:	0c006e6d 	.word	0x0c006e6d
 c006e60:	0c006e7d 	.word	0x0c006e7d
 c006e64:	2301      	movs	r3, #1
 c006e66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006e6a:	e114      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006e6c:	2302      	movs	r3, #2
 c006e6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006e72:	e110      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006e74:	2304      	movs	r3, #4
 c006e76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006e7a:	e10c      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006e7c:	2308      	movs	r3, #8
 c006e7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006e82:	e108      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006e84:	2310      	movs	r3, #16
 c006e86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006e8a:	e104      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006e8c:	697b      	ldr	r3, [r7, #20]
 c006e8e:	681b      	ldr	r3, [r3, #0]
 c006e90:	4a7c      	ldr	r2, [pc, #496]	; (c007084 <UART_SetConfig+0x2e8>)
 c006e92:	4293      	cmp	r3, r2
 c006e94:	d138      	bne.n	c006f08 <UART_SetConfig+0x16c>
 c006e96:	4b7a      	ldr	r3, [pc, #488]	; (c007080 <UART_SetConfig+0x2e4>)
 c006e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006e9c:	f003 030c 	and.w	r3, r3, #12
 c006ea0:	2b0c      	cmp	r3, #12
 c006ea2:	d82d      	bhi.n	c006f00 <UART_SetConfig+0x164>
 c006ea4:	a201      	add	r2, pc, #4	; (adr r2, c006eac <UART_SetConfig+0x110>)
 c006ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c006eaa:	bf00      	nop
 c006eac:	0c006ee1 	.word	0x0c006ee1
 c006eb0:	0c006f01 	.word	0x0c006f01
 c006eb4:	0c006f01 	.word	0x0c006f01
 c006eb8:	0c006f01 	.word	0x0c006f01
 c006ebc:	0c006ef1 	.word	0x0c006ef1
 c006ec0:	0c006f01 	.word	0x0c006f01
 c006ec4:	0c006f01 	.word	0x0c006f01
 c006ec8:	0c006f01 	.word	0x0c006f01
 c006ecc:	0c006ee9 	.word	0x0c006ee9
 c006ed0:	0c006f01 	.word	0x0c006f01
 c006ed4:	0c006f01 	.word	0x0c006f01
 c006ed8:	0c006f01 	.word	0x0c006f01
 c006edc:	0c006ef9 	.word	0x0c006ef9
 c006ee0:	2300      	movs	r3, #0
 c006ee2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006ee6:	e0d6      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006ee8:	2302      	movs	r3, #2
 c006eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006eee:	e0d2      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006ef0:	2304      	movs	r3, #4
 c006ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006ef6:	e0ce      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006ef8:	2308      	movs	r3, #8
 c006efa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006efe:	e0ca      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f00:	2310      	movs	r3, #16
 c006f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006f06:	e0c6      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f08:	697b      	ldr	r3, [r7, #20]
 c006f0a:	681b      	ldr	r3, [r3, #0]
 c006f0c:	4a5e      	ldr	r2, [pc, #376]	; (c007088 <UART_SetConfig+0x2ec>)
 c006f0e:	4293      	cmp	r3, r2
 c006f10:	d125      	bne.n	c006f5e <UART_SetConfig+0x1c2>
 c006f12:	4b5b      	ldr	r3, [pc, #364]	; (c007080 <UART_SetConfig+0x2e4>)
 c006f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006f18:	f003 0330 	and.w	r3, r3, #48	; 0x30
 c006f1c:	2b30      	cmp	r3, #48	; 0x30
 c006f1e:	d016      	beq.n	c006f4e <UART_SetConfig+0x1b2>
 c006f20:	2b30      	cmp	r3, #48	; 0x30
 c006f22:	d818      	bhi.n	c006f56 <UART_SetConfig+0x1ba>
 c006f24:	2b20      	cmp	r3, #32
 c006f26:	d00a      	beq.n	c006f3e <UART_SetConfig+0x1a2>
 c006f28:	2b20      	cmp	r3, #32
 c006f2a:	d814      	bhi.n	c006f56 <UART_SetConfig+0x1ba>
 c006f2c:	2b00      	cmp	r3, #0
 c006f2e:	d002      	beq.n	c006f36 <UART_SetConfig+0x19a>
 c006f30:	2b10      	cmp	r3, #16
 c006f32:	d008      	beq.n	c006f46 <UART_SetConfig+0x1aa>
 c006f34:	e00f      	b.n	c006f56 <UART_SetConfig+0x1ba>
 c006f36:	2300      	movs	r3, #0
 c006f38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006f3c:	e0ab      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f3e:	2302      	movs	r3, #2
 c006f40:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006f44:	e0a7      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f46:	2304      	movs	r3, #4
 c006f48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006f4c:	e0a3      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f4e:	2308      	movs	r3, #8
 c006f50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006f54:	e09f      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f56:	2310      	movs	r3, #16
 c006f58:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006f5c:	e09b      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f5e:	697b      	ldr	r3, [r7, #20]
 c006f60:	681b      	ldr	r3, [r3, #0]
 c006f62:	4a4a      	ldr	r2, [pc, #296]	; (c00708c <UART_SetConfig+0x2f0>)
 c006f64:	4293      	cmp	r3, r2
 c006f66:	d125      	bne.n	c006fb4 <UART_SetConfig+0x218>
 c006f68:	4b45      	ldr	r3, [pc, #276]	; (c007080 <UART_SetConfig+0x2e4>)
 c006f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006f6e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 c006f72:	2bc0      	cmp	r3, #192	; 0xc0
 c006f74:	d016      	beq.n	c006fa4 <UART_SetConfig+0x208>
 c006f76:	2bc0      	cmp	r3, #192	; 0xc0
 c006f78:	d818      	bhi.n	c006fac <UART_SetConfig+0x210>
 c006f7a:	2b80      	cmp	r3, #128	; 0x80
 c006f7c:	d00a      	beq.n	c006f94 <UART_SetConfig+0x1f8>
 c006f7e:	2b80      	cmp	r3, #128	; 0x80
 c006f80:	d814      	bhi.n	c006fac <UART_SetConfig+0x210>
 c006f82:	2b00      	cmp	r3, #0
 c006f84:	d002      	beq.n	c006f8c <UART_SetConfig+0x1f0>
 c006f86:	2b40      	cmp	r3, #64	; 0x40
 c006f88:	d008      	beq.n	c006f9c <UART_SetConfig+0x200>
 c006f8a:	e00f      	b.n	c006fac <UART_SetConfig+0x210>
 c006f8c:	2300      	movs	r3, #0
 c006f8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006f92:	e080      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f94:	2302      	movs	r3, #2
 c006f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006f9a:	e07c      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006f9c:	2304      	movs	r3, #4
 c006f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006fa2:	e078      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006fa4:	2308      	movs	r3, #8
 c006fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006faa:	e074      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006fac:	2310      	movs	r3, #16
 c006fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006fb2:	e070      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006fb4:	697b      	ldr	r3, [r7, #20]
 c006fb6:	681b      	ldr	r3, [r3, #0]
 c006fb8:	f1b3 2f50 	cmp.w	r3, #1342197760	; 0x50005000
 c006fbc:	d12a      	bne.n	c007014 <UART_SetConfig+0x278>
 c006fbe:	4b30      	ldr	r3, [pc, #192]	; (c007080 <UART_SetConfig+0x2e4>)
 c006fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c006fc4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 c006fc8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c006fcc:	d01a      	beq.n	c007004 <UART_SetConfig+0x268>
 c006fce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c006fd2:	d81b      	bhi.n	c00700c <UART_SetConfig+0x270>
 c006fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c006fd8:	d00c      	beq.n	c006ff4 <UART_SetConfig+0x258>
 c006fda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 c006fde:	d815      	bhi.n	c00700c <UART_SetConfig+0x270>
 c006fe0:	2b00      	cmp	r3, #0
 c006fe2:	d003      	beq.n	c006fec <UART_SetConfig+0x250>
 c006fe4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 c006fe8:	d008      	beq.n	c006ffc <UART_SetConfig+0x260>
 c006fea:	e00f      	b.n	c00700c <UART_SetConfig+0x270>
 c006fec:	2300      	movs	r3, #0
 c006fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006ff2:	e050      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006ff4:	2302      	movs	r3, #2
 c006ff6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c006ffa:	e04c      	b.n	c007096 <UART_SetConfig+0x2fa>
 c006ffc:	2304      	movs	r3, #4
 c006ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007002:	e048      	b.n	c007096 <UART_SetConfig+0x2fa>
 c007004:	2308      	movs	r3, #8
 c007006:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c00700a:	e044      	b.n	c007096 <UART_SetConfig+0x2fa>
 c00700c:	2310      	movs	r3, #16
 c00700e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007012:	e040      	b.n	c007096 <UART_SetConfig+0x2fa>
 c007014:	697b      	ldr	r3, [r7, #20]
 c007016:	681b      	ldr	r3, [r3, #0]
 c007018:	4a17      	ldr	r2, [pc, #92]	; (c007078 <UART_SetConfig+0x2dc>)
 c00701a:	4293      	cmp	r3, r2
 c00701c:	d138      	bne.n	c007090 <UART_SetConfig+0x2f4>
 c00701e:	4b18      	ldr	r3, [pc, #96]	; (c007080 <UART_SetConfig+0x2e4>)
 c007020:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 c007024:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 c007028:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 c00702c:	d01a      	beq.n	c007064 <UART_SetConfig+0x2c8>
 c00702e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 c007032:	d81b      	bhi.n	c00706c <UART_SetConfig+0x2d0>
 c007034:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c007038:	d00c      	beq.n	c007054 <UART_SetConfig+0x2b8>
 c00703a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c00703e:	d815      	bhi.n	c00706c <UART_SetConfig+0x2d0>
 c007040:	2b00      	cmp	r3, #0
 c007042:	d003      	beq.n	c00704c <UART_SetConfig+0x2b0>
 c007044:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 c007048:	d008      	beq.n	c00705c <UART_SetConfig+0x2c0>
 c00704a:	e00f      	b.n	c00706c <UART_SetConfig+0x2d0>
 c00704c:	2300      	movs	r3, #0
 c00704e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007052:	e020      	b.n	c007096 <UART_SetConfig+0x2fa>
 c007054:	2302      	movs	r3, #2
 c007056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c00705a:	e01c      	b.n	c007096 <UART_SetConfig+0x2fa>
 c00705c:	2304      	movs	r3, #4
 c00705e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007062:	e018      	b.n	c007096 <UART_SetConfig+0x2fa>
 c007064:	2308      	movs	r3, #8
 c007066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c00706a:	e014      	b.n	c007096 <UART_SetConfig+0x2fa>
 c00706c:	2310      	movs	r3, #16
 c00706e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 c007072:	e010      	b.n	c007096 <UART_SetConfig+0x2fa>
 c007074:	cfff69f3 	.word	0xcfff69f3
 c007078:	50008000 	.word	0x50008000
 c00707c:	50013800 	.word	0x50013800
 c007080:	50021000 	.word	0x50021000
 c007084:	50004400 	.word	0x50004400
 c007088:	50004800 	.word	0x50004800
 c00708c:	50004c00 	.word	0x50004c00
 c007090:	2310      	movs	r3, #16
 c007092:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 c007096:	697b      	ldr	r3, [r7, #20]
 c007098:	681b      	ldr	r3, [r3, #0]
 c00709a:	4ab0      	ldr	r2, [pc, #704]	; (c00735c <UART_SetConfig+0x5c0>)
 c00709c:	4293      	cmp	r3, r2
 c00709e:	f040 809b 	bne.w	c0071d8 <UART_SetConfig+0x43c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 c0070a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c0070a6:	2b08      	cmp	r3, #8
 c0070a8:	d827      	bhi.n	c0070fa <UART_SetConfig+0x35e>
 c0070aa:	a201      	add	r2, pc, #4	; (adr r2, c0070b0 <UART_SetConfig+0x314>)
 c0070ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c0070b0:	0c0070d5 	.word	0x0c0070d5
 c0070b4:	0c0070dd 	.word	0x0c0070dd
 c0070b8:	0c0070e5 	.word	0x0c0070e5
 c0070bc:	0c0070fb 	.word	0x0c0070fb
 c0070c0:	0c0070eb 	.word	0x0c0070eb
 c0070c4:	0c0070fb 	.word	0x0c0070fb
 c0070c8:	0c0070fb 	.word	0x0c0070fb
 c0070cc:	0c0070fb 	.word	0x0c0070fb
 c0070d0:	0c0070f3 	.word	0x0c0070f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c0070d4:	f7fe fa1c 	bl	c005510 <HAL_RCC_GetPCLK1Freq>
 c0070d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c0070da:	e014      	b.n	c007106 <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c0070dc:	f7fe fa2c 	bl	c005538 <HAL_RCC_GetPCLK2Freq>
 c0070e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c0070e2:	e010      	b.n	c007106 <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c0070e4:	4b9e      	ldr	r3, [pc, #632]	; (c007360 <UART_SetConfig+0x5c4>)
 c0070e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c0070e8:	e00d      	b.n	c007106 <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c0070ea:	f7fe f961 	bl	c0053b0 <HAL_RCC_GetSysClockFreq>
 c0070ee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c0070f0:	e009      	b.n	c007106 <UART_SetConfig+0x36a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c0070f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c0070f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c0070f8:	e005      	b.n	c007106 <UART_SetConfig+0x36a>
      default:
        pclk = 0U;
 c0070fa:	2300      	movs	r3, #0
 c0070fc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c0070fe:	2301      	movs	r3, #1
 c007100:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c007104:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 c007106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007108:	2b00      	cmp	r3, #0
 c00710a:	f000 8130 	beq.w	c00736e <UART_SetConfig+0x5d2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c00710e:	697b      	ldr	r3, [r7, #20]
 c007110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007112:	4a94      	ldr	r2, [pc, #592]	; (c007364 <UART_SetConfig+0x5c8>)
 c007114:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c007118:	461a      	mov	r2, r3
 c00711a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c00711c:	fbb3 f3f2 	udiv	r3, r3, r2
 c007120:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
//      volatile uint32_t value1 = 3U * huart->Init.BaudRate;
//      volatile uint32_t value2 = 4096U * huart->Init.BaudRate;
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c007122:	697b      	ldr	r3, [r7, #20]
 c007124:	685a      	ldr	r2, [r3, #4]
 c007126:	4613      	mov	r3, r2
 c007128:	005b      	lsls	r3, r3, #1
 c00712a:	4413      	add	r3, r2
 c00712c:	69ba      	ldr	r2, [r7, #24]
 c00712e:	429a      	cmp	r2, r3
 c007130:	d305      	bcc.n	c00713e <UART_SetConfig+0x3a2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 c007132:	697b      	ldr	r3, [r7, #20]
 c007134:	685b      	ldr	r3, [r3, #4]
 c007136:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c007138:	69ba      	ldr	r2, [r7, #24]
 c00713a:	429a      	cmp	r2, r3
 c00713c:	d903      	bls.n	c007146 <UART_SetConfig+0x3aa>
      {
        ret = HAL_ERROR;
 c00713e:	2301      	movs	r3, #1
 c007140:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c007144:	e113      	b.n	c00736e <UART_SetConfig+0x5d2>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c007146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007148:	2200      	movs	r2, #0
 c00714a:	60bb      	str	r3, [r7, #8]
 c00714c:	60fa      	str	r2, [r7, #12]
 c00714e:	697b      	ldr	r3, [r7, #20]
 c007150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007152:	4a84      	ldr	r2, [pc, #528]	; (c007364 <UART_SetConfig+0x5c8>)
 c007154:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c007158:	b29b      	uxth	r3, r3
 c00715a:	2200      	movs	r2, #0
 c00715c:	603b      	str	r3, [r7, #0]
 c00715e:	607a      	str	r2, [r7, #4]
 c007160:	e9d7 2300 	ldrd	r2, r3, [r7]
 c007164:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 c007168:	f7f9 f89c 	bl	c0002a4 <__aeabi_uldivmod>
 c00716c:	4602      	mov	r2, r0
 c00716e:	460b      	mov	r3, r1
 c007170:	4610      	mov	r0, r2
 c007172:	4619      	mov	r1, r3
 c007174:	f04f 0200 	mov.w	r2, #0
 c007178:	f04f 0300 	mov.w	r3, #0
 c00717c:	020b      	lsls	r3, r1, #8
 c00717e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 c007182:	0202      	lsls	r2, r0, #8
 c007184:	6979      	ldr	r1, [r7, #20]
 c007186:	6849      	ldr	r1, [r1, #4]
 c007188:	0849      	lsrs	r1, r1, #1
 c00718a:	2000      	movs	r0, #0
 c00718c:	460c      	mov	r4, r1
 c00718e:	4605      	mov	r5, r0
 c007190:	eb12 0804 	adds.w	r8, r2, r4
 c007194:	eb43 0905 	adc.w	r9, r3, r5
 c007198:	697b      	ldr	r3, [r7, #20]
 c00719a:	685b      	ldr	r3, [r3, #4]
 c00719c:	2200      	movs	r2, #0
 c00719e:	469a      	mov	sl, r3
 c0071a0:	4693      	mov	fp, r2
 c0071a2:	4652      	mov	r2, sl
 c0071a4:	465b      	mov	r3, fp
 c0071a6:	4640      	mov	r0, r8
 c0071a8:	4649      	mov	r1, r9
 c0071aa:	f7f9 f87b 	bl	c0002a4 <__aeabi_uldivmod>
 c0071ae:	4602      	mov	r2, r0
 c0071b0:	460b      	mov	r3, r1
 c0071b2:	4613      	mov	r3, r2
 c0071b4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 c0071b6:	6a3b      	ldr	r3, [r7, #32]
 c0071b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 c0071bc:	d308      	bcc.n	c0071d0 <UART_SetConfig+0x434>
 c0071be:	6a3b      	ldr	r3, [r7, #32]
 c0071c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c0071c4:	d204      	bcs.n	c0071d0 <UART_SetConfig+0x434>
        {
          huart->Instance->BRR = usartdiv;
 c0071c6:	697b      	ldr	r3, [r7, #20]
 c0071c8:	681b      	ldr	r3, [r3, #0]
 c0071ca:	6a3a      	ldr	r2, [r7, #32]
 c0071cc:	60da      	str	r2, [r3, #12]
 c0071ce:	e0ce      	b.n	c00736e <UART_SetConfig+0x5d2>
        }
        else
        {
          ret = HAL_ERROR;
 c0071d0:	2301      	movs	r3, #1
 c0071d2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c0071d6:	e0ca      	b.n	c00736e <UART_SetConfig+0x5d2>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c0071d8:	697b      	ldr	r3, [r7, #20]
 c0071da:	69db      	ldr	r3, [r3, #28]
 c0071dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 c0071e0:	d167      	bne.n	c0072b2 <UART_SetConfig+0x516>
  {
    switch (clocksource)
 c0071e2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c0071e6:	2b08      	cmp	r3, #8
 c0071e8:	d827      	bhi.n	c00723a <UART_SetConfig+0x49e>
 c0071ea:	a201      	add	r2, pc, #4	; (adr r2, c0071f0 <UART_SetConfig+0x454>)
 c0071ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c0071f0:	0c007215 	.word	0x0c007215
 c0071f4:	0c00721d 	.word	0x0c00721d
 c0071f8:	0c007225 	.word	0x0c007225
 c0071fc:	0c00723b 	.word	0x0c00723b
 c007200:	0c00722b 	.word	0x0c00722b
 c007204:	0c00723b 	.word	0x0c00723b
 c007208:	0c00723b 	.word	0x0c00723b
 c00720c:	0c00723b 	.word	0x0c00723b
 c007210:	0c007233 	.word	0x0c007233
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c007214:	f7fe f97c 	bl	c005510 <HAL_RCC_GetPCLK1Freq>
 c007218:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c00721a:	e014      	b.n	c007246 <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c00721c:	f7fe f98c 	bl	c005538 <HAL_RCC_GetPCLK2Freq>
 c007220:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007222:	e010      	b.n	c007246 <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c007224:	4b4e      	ldr	r3, [pc, #312]	; (c007360 <UART_SetConfig+0x5c4>)
 c007226:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007228:	e00d      	b.n	c007246 <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c00722a:	f7fe f8c1 	bl	c0053b0 <HAL_RCC_GetSysClockFreq>
 c00722e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007230:	e009      	b.n	c007246 <UART_SetConfig+0x4aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c007232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c007236:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007238:	e005      	b.n	c007246 <UART_SetConfig+0x4aa>
      default:
        pclk = 0U;
 c00723a:	2300      	movs	r3, #0
 c00723c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c00723e:	2301      	movs	r3, #1
 c007240:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c007244:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 c007246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007248:	2b00      	cmp	r3, #0
 c00724a:	f000 8090 	beq.w	c00736e <UART_SetConfig+0x5d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c00724e:	697b      	ldr	r3, [r7, #20]
 c007250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007252:	4a44      	ldr	r2, [pc, #272]	; (c007364 <UART_SetConfig+0x5c8>)
 c007254:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c007258:	461a      	mov	r2, r3
 c00725a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c00725c:	fbb3 f3f2 	udiv	r3, r3, r2
 c007260:	005a      	lsls	r2, r3, #1
 c007262:	697b      	ldr	r3, [r7, #20]
 c007264:	685b      	ldr	r3, [r3, #4]
 c007266:	085b      	lsrs	r3, r3, #1
 c007268:	441a      	add	r2, r3
 c00726a:	697b      	ldr	r3, [r7, #20]
 c00726c:	685b      	ldr	r3, [r3, #4]
 c00726e:	fbb2 f3f3 	udiv	r3, r2, r3
 c007272:	b29b      	uxth	r3, r3
 c007274:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c007276:	6a3b      	ldr	r3, [r7, #32]
 c007278:	2b0f      	cmp	r3, #15
 c00727a:	d916      	bls.n	c0072aa <UART_SetConfig+0x50e>
 c00727c:	6a3b      	ldr	r3, [r7, #32]
 c00727e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c007282:	d212      	bcs.n	c0072aa <UART_SetConfig+0x50e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c007284:	6a3b      	ldr	r3, [r7, #32]
 c007286:	b29b      	uxth	r3, r3
 c007288:	f023 030f 	bic.w	r3, r3, #15
 c00728c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 c00728e:	6a3b      	ldr	r3, [r7, #32]
 c007290:	085b      	lsrs	r3, r3, #1
 c007292:	b29b      	uxth	r3, r3
 c007294:	f003 0307 	and.w	r3, r3, #7
 c007298:	b29a      	uxth	r2, r3
 c00729a:	8bfb      	ldrh	r3, [r7, #30]
 c00729c:	4313      	orrs	r3, r2
 c00729e:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 c0072a0:	697b      	ldr	r3, [r7, #20]
 c0072a2:	681b      	ldr	r3, [r3, #0]
 c0072a4:	8bfa      	ldrh	r2, [r7, #30]
 c0072a6:	60da      	str	r2, [r3, #12]
 c0072a8:	e061      	b.n	c00736e <UART_SetConfig+0x5d2>
      }
      else
      {
        ret = HAL_ERROR;
 c0072aa:	2301      	movs	r3, #1
 c0072ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 c0072b0:	e05d      	b.n	c00736e <UART_SetConfig+0x5d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 c0072b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 c0072b6:	2b08      	cmp	r3, #8
 c0072b8:	d827      	bhi.n	c00730a <UART_SetConfig+0x56e>
 c0072ba:	a201      	add	r2, pc, #4	; (adr r2, c0072c0 <UART_SetConfig+0x524>)
 c0072bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c0072c0:	0c0072e5 	.word	0x0c0072e5
 c0072c4:	0c0072ed 	.word	0x0c0072ed
 c0072c8:	0c0072f5 	.word	0x0c0072f5
 c0072cc:	0c00730b 	.word	0x0c00730b
 c0072d0:	0c0072fb 	.word	0x0c0072fb
 c0072d4:	0c00730b 	.word	0x0c00730b
 c0072d8:	0c00730b 	.word	0x0c00730b
 c0072dc:	0c00730b 	.word	0x0c00730b
 c0072e0:	0c007303 	.word	0x0c007303
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 c0072e4:	f7fe f914 	bl	c005510 <HAL_RCC_GetPCLK1Freq>
 c0072e8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c0072ea:	e014      	b.n	c007316 <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 c0072ec:	f7fe f924 	bl	c005538 <HAL_RCC_GetPCLK2Freq>
 c0072f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c0072f2:	e010      	b.n	c007316 <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 c0072f4:	4b1a      	ldr	r3, [pc, #104]	; (c007360 <UART_SetConfig+0x5c4>)
 c0072f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c0072f8:	e00d      	b.n	c007316 <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 c0072fa:	f7fe f859 	bl	c0053b0 <HAL_RCC_GetSysClockFreq>
 c0072fe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 c007300:	e009      	b.n	c007316 <UART_SetConfig+0x57a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 c007302:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 c007306:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 c007308:	e005      	b.n	c007316 <UART_SetConfig+0x57a>
      default:
        pclk = 0U;
 c00730a:	2300      	movs	r3, #0
 c00730c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 c00730e:	2301      	movs	r3, #1
 c007310:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 c007314:	bf00      	nop
    }

    if (pclk != 0U)
 c007316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c007318:	2b00      	cmp	r3, #0
 c00731a:	d028      	beq.n	c00736e <UART_SetConfig+0x5d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c00731c:	697b      	ldr	r3, [r7, #20]
 c00731e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 c007320:	4a10      	ldr	r2, [pc, #64]	; (c007364 <UART_SetConfig+0x5c8>)
 c007322:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c007326:	461a      	mov	r2, r3
 c007328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 c00732a:	fbb3 f2f2 	udiv	r2, r3, r2
 c00732e:	697b      	ldr	r3, [r7, #20]
 c007330:	685b      	ldr	r3, [r3, #4]
 c007332:	085b      	lsrs	r3, r3, #1
 c007334:	441a      	add	r2, r3
 c007336:	697b      	ldr	r3, [r7, #20]
 c007338:	685b      	ldr	r3, [r3, #4]
 c00733a:	fbb2 f3f3 	udiv	r3, r2, r3
 c00733e:	b29b      	uxth	r3, r3
 c007340:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c007342:	6a3b      	ldr	r3, [r7, #32]
 c007344:	2b0f      	cmp	r3, #15
 c007346:	d90f      	bls.n	c007368 <UART_SetConfig+0x5cc>
 c007348:	6a3b      	ldr	r3, [r7, #32]
 c00734a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 c00734e:	d20b      	bcs.n	c007368 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = usartdiv;
 c007350:	697b      	ldr	r3, [r7, #20]
 c007352:	681b      	ldr	r3, [r3, #0]
 c007354:	6a3a      	ldr	r2, [r7, #32]
 c007356:	60da      	str	r2, [r3, #12]
 c007358:	e009      	b.n	c00736e <UART_SetConfig+0x5d2>
 c00735a:	bf00      	nop
 c00735c:	50008000 	.word	0x50008000
 c007360:	00f42400 	.word	0x00f42400
 c007364:	0c00798c 	.word	0x0c00798c
      }
      else
      {
        ret = HAL_ERROR;
 c007368:	2301      	movs	r3, #1
 c00736a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 c00736e:	697b      	ldr	r3, [r7, #20]
 c007370:	2201      	movs	r2, #1
 c007372:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 c007376:	697b      	ldr	r3, [r7, #20]
 c007378:	2201      	movs	r2, #1
 c00737a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 c00737e:	697b      	ldr	r3, [r7, #20]
 c007380:	2200      	movs	r2, #0
 c007382:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 c007384:	697b      	ldr	r3, [r7, #20]
 c007386:	2200      	movs	r2, #0
 c007388:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 c00738a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 c00738e:	4618      	mov	r0, r3
 c007390:	3730      	adds	r7, #48	; 0x30
 c007392:	46bd      	mov	sp, r7
 c007394:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0c007398 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 c007398:	b480      	push	{r7}
 c00739a:	b083      	sub	sp, #12
 c00739c:	af00      	add	r7, sp, #0
 c00739e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 c0073a0:	687b      	ldr	r3, [r7, #4]
 c0073a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0073a4:	f003 0301 	and.w	r3, r3, #1
 c0073a8:	2b00      	cmp	r3, #0
 c0073aa:	d00a      	beq.n	c0073c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 c0073ac:	687b      	ldr	r3, [r7, #4]
 c0073ae:	681b      	ldr	r3, [r3, #0]
 c0073b0:	685b      	ldr	r3, [r3, #4]
 c0073b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 c0073b6:	687b      	ldr	r3, [r7, #4]
 c0073b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 c0073ba:	687b      	ldr	r3, [r7, #4]
 c0073bc:	681b      	ldr	r3, [r3, #0]
 c0073be:	430a      	orrs	r2, r1
 c0073c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 c0073c2:	687b      	ldr	r3, [r7, #4]
 c0073c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0073c6:	f003 0302 	and.w	r3, r3, #2
 c0073ca:	2b00      	cmp	r3, #0
 c0073cc:	d00a      	beq.n	c0073e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 c0073ce:	687b      	ldr	r3, [r7, #4]
 c0073d0:	681b      	ldr	r3, [r3, #0]
 c0073d2:	685b      	ldr	r3, [r3, #4]
 c0073d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 c0073d8:	687b      	ldr	r3, [r7, #4]
 c0073da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 c0073dc:	687b      	ldr	r3, [r7, #4]
 c0073de:	681b      	ldr	r3, [r3, #0]
 c0073e0:	430a      	orrs	r2, r1
 c0073e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 c0073e4:	687b      	ldr	r3, [r7, #4]
 c0073e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0073e8:	f003 0304 	and.w	r3, r3, #4
 c0073ec:	2b00      	cmp	r3, #0
 c0073ee:	d00a      	beq.n	c007406 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 c0073f0:	687b      	ldr	r3, [r7, #4]
 c0073f2:	681b      	ldr	r3, [r3, #0]
 c0073f4:	685b      	ldr	r3, [r3, #4]
 c0073f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 c0073fa:	687b      	ldr	r3, [r7, #4]
 c0073fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 c0073fe:	687b      	ldr	r3, [r7, #4]
 c007400:	681b      	ldr	r3, [r3, #0]
 c007402:	430a      	orrs	r2, r1
 c007404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c007406:	687b      	ldr	r3, [r7, #4]
 c007408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00740a:	f003 0308 	and.w	r3, r3, #8
 c00740e:	2b00      	cmp	r3, #0
 c007410:	d00a      	beq.n	c007428 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 c007412:	687b      	ldr	r3, [r7, #4]
 c007414:	681b      	ldr	r3, [r3, #0]
 c007416:	685b      	ldr	r3, [r3, #4]
 c007418:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 c00741c:	687b      	ldr	r3, [r7, #4]
 c00741e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 c007420:	687b      	ldr	r3, [r7, #4]
 c007422:	681b      	ldr	r3, [r3, #0]
 c007424:	430a      	orrs	r2, r1
 c007426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 c007428:	687b      	ldr	r3, [r7, #4]
 c00742a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00742c:	f003 0310 	and.w	r3, r3, #16
 c007430:	2b00      	cmp	r3, #0
 c007432:	d00a      	beq.n	c00744a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 c007434:	687b      	ldr	r3, [r7, #4]
 c007436:	681b      	ldr	r3, [r3, #0]
 c007438:	689b      	ldr	r3, [r3, #8]
 c00743a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 c00743e:	687b      	ldr	r3, [r7, #4]
 c007440:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 c007442:	687b      	ldr	r3, [r7, #4]
 c007444:	681b      	ldr	r3, [r3, #0]
 c007446:	430a      	orrs	r2, r1
 c007448:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 c00744a:	687b      	ldr	r3, [r7, #4]
 c00744c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c00744e:	f003 0320 	and.w	r3, r3, #32
 c007452:	2b00      	cmp	r3, #0
 c007454:	d00a      	beq.n	c00746c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 c007456:	687b      	ldr	r3, [r7, #4]
 c007458:	681b      	ldr	r3, [r3, #0]
 c00745a:	689b      	ldr	r3, [r3, #8]
 c00745c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 c007460:	687b      	ldr	r3, [r7, #4]
 c007462:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 c007464:	687b      	ldr	r3, [r7, #4]
 c007466:	681b      	ldr	r3, [r3, #0]
 c007468:	430a      	orrs	r2, r1
 c00746a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 c00746c:	687b      	ldr	r3, [r7, #4]
 c00746e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c007470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 c007474:	2b00      	cmp	r3, #0
 c007476:	d01a      	beq.n	c0074ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c007478:	687b      	ldr	r3, [r7, #4]
 c00747a:	681b      	ldr	r3, [r3, #0]
 c00747c:	685b      	ldr	r3, [r3, #4]
 c00747e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 c007482:	687b      	ldr	r3, [r7, #4]
 c007484:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 c007486:	687b      	ldr	r3, [r7, #4]
 c007488:	681b      	ldr	r3, [r3, #0]
 c00748a:	430a      	orrs	r2, r1
 c00748c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c00748e:	687b      	ldr	r3, [r7, #4]
 c007490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 c007492:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 c007496:	d10a      	bne.n	c0074ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 c007498:	687b      	ldr	r3, [r7, #4]
 c00749a:	681b      	ldr	r3, [r3, #0]
 c00749c:	685b      	ldr	r3, [r3, #4]
 c00749e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 c0074a2:	687b      	ldr	r3, [r7, #4]
 c0074a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 c0074a6:	687b      	ldr	r3, [r7, #4]
 c0074a8:	681b      	ldr	r3, [r3, #0]
 c0074aa:	430a      	orrs	r2, r1
 c0074ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 c0074ae:	687b      	ldr	r3, [r7, #4]
 c0074b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 c0074b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 c0074b6:	2b00      	cmp	r3, #0
 c0074b8:	d00a      	beq.n	c0074d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 c0074ba:	687b      	ldr	r3, [r7, #4]
 c0074bc:	681b      	ldr	r3, [r3, #0]
 c0074be:	685b      	ldr	r3, [r3, #4]
 c0074c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 c0074c4:	687b      	ldr	r3, [r7, #4]
 c0074c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 c0074c8:	687b      	ldr	r3, [r7, #4]
 c0074ca:	681b      	ldr	r3, [r3, #0]
 c0074cc:	430a      	orrs	r2, r1
 c0074ce:	605a      	str	r2, [r3, #4]
  }
}
 c0074d0:	bf00      	nop
 c0074d2:	370c      	adds	r7, #12
 c0074d4:	46bd      	mov	sp, r7
 c0074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0074da:	4770      	bx	lr

0c0074dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 c0074dc:	b580      	push	{r7, lr}
 c0074de:	b086      	sub	sp, #24
 c0074e0:	af02      	add	r7, sp, #8
 c0074e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c0074e4:	687b      	ldr	r3, [r7, #4]
 c0074e6:	2200      	movs	r2, #0
 c0074e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 c0074ec:	f7fb fd42 	bl	c002f74 <HAL_GetTick>
 c0074f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c0074f2:	687b      	ldr	r3, [r7, #4]
 c0074f4:	681b      	ldr	r3, [r3, #0]
 c0074f6:	681b      	ldr	r3, [r3, #0]
 c0074f8:	f003 0308 	and.w	r3, r3, #8
 c0074fc:	2b08      	cmp	r3, #8
 c0074fe:	d10e      	bne.n	c00751e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c007500:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 c007504:	9300      	str	r3, [sp, #0]
 c007506:	68fb      	ldr	r3, [r7, #12]
 c007508:	2200      	movs	r2, #0
 c00750a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 c00750e:	6878      	ldr	r0, [r7, #4]
 c007510:	f000 f82f 	bl	c007572 <UART_WaitOnFlagUntilTimeout>
 c007514:	4603      	mov	r3, r0
 c007516:	2b00      	cmp	r3, #0
 c007518:	d001      	beq.n	c00751e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 c00751a:	2303      	movs	r3, #3
 c00751c:	e025      	b.n	c00756a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 c00751e:	687b      	ldr	r3, [r7, #4]
 c007520:	681b      	ldr	r3, [r3, #0]
 c007522:	681b      	ldr	r3, [r3, #0]
 c007524:	f003 0304 	and.w	r3, r3, #4
 c007528:	2b04      	cmp	r3, #4
 c00752a:	d10e      	bne.n	c00754a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c00752c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 c007530:	9300      	str	r3, [sp, #0]
 c007532:	68fb      	ldr	r3, [r7, #12]
 c007534:	2200      	movs	r2, #0
 c007536:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 c00753a:	6878      	ldr	r0, [r7, #4]
 c00753c:	f000 f819 	bl	c007572 <UART_WaitOnFlagUntilTimeout>
 c007540:	4603      	mov	r3, r0
 c007542:	2b00      	cmp	r3, #0
 c007544:	d001      	beq.n	c00754a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 c007546:	2303      	movs	r3, #3
 c007548:	e00f      	b.n	c00756a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 c00754a:	687b      	ldr	r3, [r7, #4]
 c00754c:	2220      	movs	r2, #32
 c00754e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 c007552:	687b      	ldr	r3, [r7, #4]
 c007554:	2220      	movs	r2, #32
 c007556:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00755a:	687b      	ldr	r3, [r7, #4]
 c00755c:	2200      	movs	r2, #0
 c00755e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 c007560:	687b      	ldr	r3, [r7, #4]
 c007562:	2200      	movs	r2, #0
 c007564:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c007568:	2300      	movs	r3, #0
}
 c00756a:	4618      	mov	r0, r3
 c00756c:	3710      	adds	r7, #16
 c00756e:	46bd      	mov	sp, r7
 c007570:	bd80      	pop	{r7, pc}

0c007572 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 c007572:	b580      	push	{r7, lr}
 c007574:	b084      	sub	sp, #16
 c007576:	af00      	add	r7, sp, #0
 c007578:	60f8      	str	r0, [r7, #12]
 c00757a:	60b9      	str	r1, [r7, #8]
 c00757c:	603b      	str	r3, [r7, #0]
 c00757e:	4613      	mov	r3, r2
 c007580:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c007582:	e062      	b.n	c00764a <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 c007584:	69bb      	ldr	r3, [r7, #24]
 c007586:	f1b3 3fff 	cmp.w	r3, #4294967295
 c00758a:	d05e      	beq.n	c00764a <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c00758c:	f7fb fcf2 	bl	c002f74 <HAL_GetTick>
 c007590:	4602      	mov	r2, r0
 c007592:	683b      	ldr	r3, [r7, #0]
 c007594:	1ad3      	subs	r3, r2, r3
 c007596:	69ba      	ldr	r2, [r7, #24]
 c007598:	429a      	cmp	r2, r3
 c00759a:	d302      	bcc.n	c0075a2 <UART_WaitOnFlagUntilTimeout+0x30>
 c00759c:	69bb      	ldr	r3, [r7, #24]
 c00759e:	2b00      	cmp	r3, #0
 c0075a0:	d11d      	bne.n	c0075de <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c0075a2:	68fb      	ldr	r3, [r7, #12]
 c0075a4:	681b      	ldr	r3, [r3, #0]
 c0075a6:	681a      	ldr	r2, [r3, #0]
 c0075a8:	68fb      	ldr	r3, [r7, #12]
 c0075aa:	681b      	ldr	r3, [r3, #0]
 c0075ac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 c0075b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0075b2:	68fb      	ldr	r3, [r7, #12]
 c0075b4:	681b      	ldr	r3, [r3, #0]
 c0075b6:	689a      	ldr	r2, [r3, #8]
 c0075b8:	68fb      	ldr	r3, [r7, #12]
 c0075ba:	681b      	ldr	r3, [r3, #0]
 c0075bc:	f022 0201 	bic.w	r2, r2, #1
 c0075c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 c0075c2:	68fb      	ldr	r3, [r7, #12]
 c0075c4:	2220      	movs	r2, #32
 c0075c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 c0075ca:	68fb      	ldr	r3, [r7, #12]
 c0075cc:	2220      	movs	r2, #32
 c0075ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 c0075d2:	68fb      	ldr	r3, [r7, #12]
 c0075d4:	2200      	movs	r2, #0
 c0075d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 c0075da:	2303      	movs	r3, #3
 c0075dc:	e045      	b.n	c00766a <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 c0075de:	68fb      	ldr	r3, [r7, #12]
 c0075e0:	681b      	ldr	r3, [r3, #0]
 c0075e2:	681b      	ldr	r3, [r3, #0]
 c0075e4:	f003 0304 	and.w	r3, r3, #4
 c0075e8:	2b00      	cmp	r3, #0
 c0075ea:	d02e      	beq.n	c00764a <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c0075ec:	68fb      	ldr	r3, [r7, #12]
 c0075ee:	681b      	ldr	r3, [r3, #0]
 c0075f0:	69db      	ldr	r3, [r3, #28]
 c0075f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 c0075f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 c0075fa:	d126      	bne.n	c00764a <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0075fc:	68fb      	ldr	r3, [r7, #12]
 c0075fe:	681b      	ldr	r3, [r3, #0]
 c007600:	f44f 6200 	mov.w	r2, #2048	; 0x800
 c007604:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 c007606:	68fb      	ldr	r3, [r7, #12]
 c007608:	681b      	ldr	r3, [r3, #0]
 c00760a:	681a      	ldr	r2, [r3, #0]
 c00760c:	68fb      	ldr	r3, [r7, #12]
 c00760e:	681b      	ldr	r3, [r3, #0]
 c007610:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 c007614:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c007616:	68fb      	ldr	r3, [r7, #12]
 c007618:	681b      	ldr	r3, [r3, #0]
 c00761a:	689a      	ldr	r2, [r3, #8]
 c00761c:	68fb      	ldr	r3, [r7, #12]
 c00761e:	681b      	ldr	r3, [r3, #0]
 c007620:	f022 0201 	bic.w	r2, r2, #1
 c007624:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 c007626:	68fb      	ldr	r3, [r7, #12]
 c007628:	2220      	movs	r2, #32
 c00762a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 c00762e:	68fb      	ldr	r3, [r7, #12]
 c007630:	2220      	movs	r2, #32
 c007632:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c007636:	68fb      	ldr	r3, [r7, #12]
 c007638:	2220      	movs	r2, #32
 c00763a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 c00763e:	68fb      	ldr	r3, [r7, #12]
 c007640:	2200      	movs	r2, #0
 c007642:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 c007646:	2303      	movs	r3, #3
 c007648:	e00f      	b.n	c00766a <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c00764a:	68fb      	ldr	r3, [r7, #12]
 c00764c:	681b      	ldr	r3, [r3, #0]
 c00764e:	69da      	ldr	r2, [r3, #28]
 c007650:	68bb      	ldr	r3, [r7, #8]
 c007652:	4013      	ands	r3, r2
 c007654:	68ba      	ldr	r2, [r7, #8]
 c007656:	429a      	cmp	r2, r3
 c007658:	bf0c      	ite	eq
 c00765a:	2301      	moveq	r3, #1
 c00765c:	2300      	movne	r3, #0
 c00765e:	b2db      	uxtb	r3, r3
 c007660:	461a      	mov	r2, r3
 c007662:	79fb      	ldrb	r3, [r7, #7]
 c007664:	429a      	cmp	r2, r3
 c007666:	d08d      	beq.n	c007584 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 c007668:	2300      	movs	r3, #0
}
 c00766a:	4618      	mov	r0, r3
 c00766c:	3710      	adds	r7, #16
 c00766e:	46bd      	mov	sp, r7
 c007670:	bd80      	pop	{r7, pc}

0c007672 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 c007672:	b480      	push	{r7}
 c007674:	b085      	sub	sp, #20
 c007676:	af00      	add	r7, sp, #0
 c007678:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 c00767a:	687b      	ldr	r3, [r7, #4]
 c00767c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c007680:	2b01      	cmp	r3, #1
 c007682:	d101      	bne.n	c007688 <HAL_UARTEx_DisableFifoMode+0x16>
 c007684:	2302      	movs	r3, #2
 c007686:	e027      	b.n	c0076d8 <HAL_UARTEx_DisableFifoMode+0x66>
 c007688:	687b      	ldr	r3, [r7, #4]
 c00768a:	2201      	movs	r2, #1
 c00768c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c007690:	687b      	ldr	r3, [r7, #4]
 c007692:	2224      	movs	r2, #36	; 0x24
 c007694:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c007698:	687b      	ldr	r3, [r7, #4]
 c00769a:	681b      	ldr	r3, [r3, #0]
 c00769c:	681b      	ldr	r3, [r3, #0]
 c00769e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c0076a0:	687b      	ldr	r3, [r7, #4]
 c0076a2:	681b      	ldr	r3, [r3, #0]
 c0076a4:	681a      	ldr	r2, [r3, #0]
 c0076a6:	687b      	ldr	r3, [r7, #4]
 c0076a8:	681b      	ldr	r3, [r3, #0]
 c0076aa:	f022 0201 	bic.w	r2, r2, #1
 c0076ae:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 c0076b0:	68fb      	ldr	r3, [r7, #12]
 c0076b2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 c0076b6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 c0076b8:	687b      	ldr	r3, [r7, #4]
 c0076ba:	2200      	movs	r2, #0
 c0076bc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c0076be:	687b      	ldr	r3, [r7, #4]
 c0076c0:	681b      	ldr	r3, [r3, #0]
 c0076c2:	68fa      	ldr	r2, [r7, #12]
 c0076c4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c0076c6:	687b      	ldr	r3, [r7, #4]
 c0076c8:	2220      	movs	r2, #32
 c0076ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c0076ce:	687b      	ldr	r3, [r7, #4]
 c0076d0:	2200      	movs	r2, #0
 c0076d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c0076d6:	2300      	movs	r3, #0
}
 c0076d8:	4618      	mov	r0, r3
 c0076da:	3714      	adds	r7, #20
 c0076dc:	46bd      	mov	sp, r7
 c0076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0076e2:	4770      	bx	lr

0c0076e4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 c0076e4:	b580      	push	{r7, lr}
 c0076e6:	b084      	sub	sp, #16
 c0076e8:	af00      	add	r7, sp, #0
 c0076ea:	6078      	str	r0, [r7, #4]
 c0076ec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c0076ee:	687b      	ldr	r3, [r7, #4]
 c0076f0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c0076f4:	2b01      	cmp	r3, #1
 c0076f6:	d101      	bne.n	c0076fc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 c0076f8:	2302      	movs	r3, #2
 c0076fa:	e02d      	b.n	c007758 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 c0076fc:	687b      	ldr	r3, [r7, #4]
 c0076fe:	2201      	movs	r2, #1
 c007700:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c007704:	687b      	ldr	r3, [r7, #4]
 c007706:	2224      	movs	r2, #36	; 0x24
 c007708:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c00770c:	687b      	ldr	r3, [r7, #4]
 c00770e:	681b      	ldr	r3, [r3, #0]
 c007710:	681b      	ldr	r3, [r3, #0]
 c007712:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c007714:	687b      	ldr	r3, [r7, #4]
 c007716:	681b      	ldr	r3, [r3, #0]
 c007718:	681a      	ldr	r2, [r3, #0]
 c00771a:	687b      	ldr	r3, [r7, #4]
 c00771c:	681b      	ldr	r3, [r3, #0]
 c00771e:	f022 0201 	bic.w	r2, r2, #1
 c007722:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 c007724:	687b      	ldr	r3, [r7, #4]
 c007726:	681b      	ldr	r3, [r3, #0]
 c007728:	689b      	ldr	r3, [r3, #8]
 c00772a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 c00772e:	687b      	ldr	r3, [r7, #4]
 c007730:	681b      	ldr	r3, [r3, #0]
 c007732:	683a      	ldr	r2, [r7, #0]
 c007734:	430a      	orrs	r2, r1
 c007736:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 c007738:	6878      	ldr	r0, [r7, #4]
 c00773a:	f000 f84f 	bl	c0077dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c00773e:	687b      	ldr	r3, [r7, #4]
 c007740:	681b      	ldr	r3, [r3, #0]
 c007742:	68fa      	ldr	r2, [r7, #12]
 c007744:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c007746:	687b      	ldr	r3, [r7, #4]
 c007748:	2220      	movs	r2, #32
 c00774a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c00774e:	687b      	ldr	r3, [r7, #4]
 c007750:	2200      	movs	r2, #0
 c007752:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c007756:	2300      	movs	r3, #0
}
 c007758:	4618      	mov	r0, r3
 c00775a:	3710      	adds	r7, #16
 c00775c:	46bd      	mov	sp, r7
 c00775e:	bd80      	pop	{r7, pc}

0c007760 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 c007760:	b580      	push	{r7, lr}
 c007762:	b084      	sub	sp, #16
 c007764:	af00      	add	r7, sp, #0
 c007766:	6078      	str	r0, [r7, #4]
 c007768:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 c00776a:	687b      	ldr	r3, [r7, #4]
 c00776c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 c007770:	2b01      	cmp	r3, #1
 c007772:	d101      	bne.n	c007778 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 c007774:	2302      	movs	r3, #2
 c007776:	e02d      	b.n	c0077d4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 c007778:	687b      	ldr	r3, [r7, #4]
 c00777a:	2201      	movs	r2, #1
 c00777c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 c007780:	687b      	ldr	r3, [r7, #4]
 c007782:	2224      	movs	r2, #36	; 0x24
 c007784:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c007788:	687b      	ldr	r3, [r7, #4]
 c00778a:	681b      	ldr	r3, [r3, #0]
 c00778c:	681b      	ldr	r3, [r3, #0]
 c00778e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 c007790:	687b      	ldr	r3, [r7, #4]
 c007792:	681b      	ldr	r3, [r3, #0]
 c007794:	681a      	ldr	r2, [r3, #0]
 c007796:	687b      	ldr	r3, [r7, #4]
 c007798:	681b      	ldr	r3, [r3, #0]
 c00779a:	f022 0201 	bic.w	r2, r2, #1
 c00779e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 c0077a0:	687b      	ldr	r3, [r7, #4]
 c0077a2:	681b      	ldr	r3, [r3, #0]
 c0077a4:	689b      	ldr	r3, [r3, #8]
 c0077a6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 c0077aa:	687b      	ldr	r3, [r7, #4]
 c0077ac:	681b      	ldr	r3, [r3, #0]
 c0077ae:	683a      	ldr	r2, [r7, #0]
 c0077b0:	430a      	orrs	r2, r1
 c0077b2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 c0077b4:	6878      	ldr	r0, [r7, #4]
 c0077b6:	f000 f811 	bl	c0077dc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c0077ba:	687b      	ldr	r3, [r7, #4]
 c0077bc:	681b      	ldr	r3, [r3, #0]
 c0077be:	68fa      	ldr	r2, [r7, #12]
 c0077c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 c0077c2:	687b      	ldr	r3, [r7, #4]
 c0077c4:	2220      	movs	r2, #32
 c0077c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 c0077ca:	687b      	ldr	r3, [r7, #4]
 c0077cc:	2200      	movs	r2, #0
 c0077ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 c0077d2:	2300      	movs	r3, #0
}
 c0077d4:	4618      	mov	r0, r3
 c0077d6:	3710      	adds	r7, #16
 c0077d8:	46bd      	mov	sp, r7
 c0077da:	bd80      	pop	{r7, pc}

0c0077dc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 c0077dc:	b480      	push	{r7}
 c0077de:	b085      	sub	sp, #20
 c0077e0:	af00      	add	r7, sp, #0
 c0077e2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c0077e4:	687b      	ldr	r3, [r7, #4]
 c0077e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 c0077e8:	2b00      	cmp	r3, #0
 c0077ea:	d108      	bne.n	c0077fe <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 c0077ec:	687b      	ldr	r3, [r7, #4]
 c0077ee:	2201      	movs	r2, #1
 c0077f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 c0077f4:	687b      	ldr	r3, [r7, #4]
 c0077f6:	2201      	movs	r2, #1
 c0077f8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 c0077fc:	e031      	b.n	c007862 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 c0077fe:	2308      	movs	r3, #8
 c007800:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 c007802:	2308      	movs	r3, #8
 c007804:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c007806:	687b      	ldr	r3, [r7, #4]
 c007808:	681b      	ldr	r3, [r3, #0]
 c00780a:	689b      	ldr	r3, [r3, #8]
 c00780c:	0e5b      	lsrs	r3, r3, #25
 c00780e:	b2db      	uxtb	r3, r3
 c007810:	f003 0307 	and.w	r3, r3, #7
 c007814:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c007816:	687b      	ldr	r3, [r7, #4]
 c007818:	681b      	ldr	r3, [r3, #0]
 c00781a:	689b      	ldr	r3, [r3, #8]
 c00781c:	0f5b      	lsrs	r3, r3, #29
 c00781e:	b2db      	uxtb	r3, r3
 c007820:	f003 0307 	and.w	r3, r3, #7
 c007824:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 c007826:	7bbb      	ldrb	r3, [r7, #14]
 c007828:	7b3a      	ldrb	r2, [r7, #12]
 c00782a:	4911      	ldr	r1, [pc, #68]	; (c007870 <UARTEx_SetNbDataToProcess+0x94>)
 c00782c:	5c8a      	ldrb	r2, [r1, r2]
 c00782e:	fb02 f303 	mul.w	r3, r2, r3
 c007832:	7b3a      	ldrb	r2, [r7, #12]
 c007834:	490f      	ldr	r1, [pc, #60]	; (c007874 <UARTEx_SetNbDataToProcess+0x98>)
 c007836:	5c8a      	ldrb	r2, [r1, r2]
 c007838:	fb93 f3f2 	sdiv	r3, r3, r2
 c00783c:	b29a      	uxth	r2, r3
 c00783e:	687b      	ldr	r3, [r7, #4]
 c007840:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 c007844:	7bfb      	ldrb	r3, [r7, #15]
 c007846:	7b7a      	ldrb	r2, [r7, #13]
 c007848:	4909      	ldr	r1, [pc, #36]	; (c007870 <UARTEx_SetNbDataToProcess+0x94>)
 c00784a:	5c8a      	ldrb	r2, [r1, r2]
 c00784c:	fb02 f303 	mul.w	r3, r2, r3
 c007850:	7b7a      	ldrb	r2, [r7, #13]
 c007852:	4908      	ldr	r1, [pc, #32]	; (c007874 <UARTEx_SetNbDataToProcess+0x98>)
 c007854:	5c8a      	ldrb	r2, [r1, r2]
 c007856:	fb93 f3f2 	sdiv	r3, r3, r2
 c00785a:	b29a      	uxth	r2, r3
 c00785c:	687b      	ldr	r3, [r7, #4]
 c00785e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 c007862:	bf00      	nop
 c007864:	3714      	adds	r7, #20
 c007866:	46bd      	mov	sp, r7
 c007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00786c:	4770      	bx	lr
 c00786e:	bf00      	nop
 c007870:	0c0079a4 	.word	0x0c0079a4
 c007874:	0c0079ac 	.word	0x0c0079ac

0c007878 <__libc_init_array>:
 c007878:	b570      	push	{r4, r5, r6, lr}
 c00787a:	4d0d      	ldr	r5, [pc, #52]	; (c0078b0 <__libc_init_array+0x38>)
 c00787c:	2600      	movs	r6, #0
 c00787e:	4c0d      	ldr	r4, [pc, #52]	; (c0078b4 <__libc_init_array+0x3c>)
 c007880:	1b64      	subs	r4, r4, r5
 c007882:	10a4      	asrs	r4, r4, #2
 c007884:	42a6      	cmp	r6, r4
 c007886:	d109      	bne.n	c00789c <__libc_init_array+0x24>
 c007888:	4d0b      	ldr	r5, [pc, #44]	; (c0078b8 <__libc_init_array+0x40>)
 c00788a:	2600      	movs	r6, #0
 c00788c:	4c0b      	ldr	r4, [pc, #44]	; (c0078bc <__libc_init_array+0x44>)
 c00788e:	f000 f82d 	bl	c0078ec <_init>
 c007892:	1b64      	subs	r4, r4, r5
 c007894:	10a4      	asrs	r4, r4, #2
 c007896:	42a6      	cmp	r6, r4
 c007898:	d105      	bne.n	c0078a6 <__libc_init_array+0x2e>
 c00789a:	bd70      	pop	{r4, r5, r6, pc}
 c00789c:	f855 3b04 	ldr.w	r3, [r5], #4
 c0078a0:	3601      	adds	r6, #1
 c0078a2:	4798      	blx	r3
 c0078a4:	e7ee      	b.n	c007884 <__libc_init_array+0xc>
 c0078a6:	f855 3b04 	ldr.w	r3, [r5], #4
 c0078aa:	3601      	adds	r6, #1
 c0078ac:	4798      	blx	r3
 c0078ae:	e7f2      	b.n	c007896 <__libc_init_array+0x1e>
 c0078b0:	0c0079bc 	.word	0x0c0079bc
 c0078b4:	0c0079bc 	.word	0x0c0079bc
 c0078b8:	0c0079bc 	.word	0x0c0079bc
 c0078bc:	0c0079c0 	.word	0x0c0079c0

0c0078c0 <memcpy>:
 c0078c0:	440a      	add	r2, r1
 c0078c2:	1e43      	subs	r3, r0, #1
 c0078c4:	4291      	cmp	r1, r2
 c0078c6:	d100      	bne.n	c0078ca <memcpy+0xa>
 c0078c8:	4770      	bx	lr
 c0078ca:	b510      	push	{r4, lr}
 c0078cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 c0078d0:	4291      	cmp	r1, r2
 c0078d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 c0078d6:	d1f9      	bne.n	c0078cc <memcpy+0xc>
 c0078d8:	bd10      	pop	{r4, pc}

0c0078da <memset>:
 c0078da:	4402      	add	r2, r0
 c0078dc:	4603      	mov	r3, r0
 c0078de:	4293      	cmp	r3, r2
 c0078e0:	d100      	bne.n	c0078e4 <memset+0xa>
 c0078e2:	4770      	bx	lr
 c0078e4:	f803 1b01 	strb.w	r1, [r3], #1
 c0078e8:	e7f9      	b.n	c0078de <memset+0x4>
	...

0c0078ec <_init>:
 c0078ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0078ee:	bf00      	nop
 c0078f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c0078f2:	bc08      	pop	{r3}
 c0078f4:	469e      	mov	lr, r3
 c0078f6:	4770      	bx	lr

0c0078f8 <_fini>:
 c0078f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0078fa:	bf00      	nop
 c0078fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c0078fe:	bc08      	pop	{r3}
 c007900:	469e      	mov	lr, r3
 c007902:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_SystemCoreClockUpdate>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c4 bd30 	b.w	c002a68 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e008 <SECURE_log_cond_br>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7c4 ba5f 	b.w	c0024ce <__acle_se_SECURE_log_cond_br>

0c03e010 <SECURE_RunCallback>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c4 b910 	b.w	c002238 <__acle_se_SECURE_RunCallback>

0c03e018 <SECURE_log_call>:
 c03e018:	e97f e97f 	sg
 c03e01c:	f7c4 ba0e 	b.w	c00243c <__acle_se_SECURE_log_call>

0c03e020 <SECURE_record_output_data>:
 c03e020:	e97f e97f 	sg
 c03e024:	f7c4 badc 	b.w	c0025e0 <__acle_se_SECURE_record_output_data>

0c03e028 <SECURE_Initialize_CFA_engine>:
 c03e028:	e97f e97f 	sg
 c03e02c:	f7c4 b942 	b.w	c0022b4 <__acle_se_SECURE_Initialize_CFA_engine>

0c03e030 <SECURE_Initialize_Attestation>:
 c03e030:	e97f e97f 	sg
 c03e034:	f7c4 b97a 	b.w	c00232c <__acle_se_SECURE_Initialize_Attestation>

0c03e038 <SECURE_log_ret>:
 c03e038:	e97f e97f 	sg
 c03e03c:	f7c4 b9b2 	b.w	c0023a4 <__acle_se_SECURE_log_ret>

0c03e040 <SECURE_RegisterCallback>:
 c03e040:	e97f e97f 	sg
 c03e044:	f7c4 b894 	b.w	c002170 <__acle_se_SECURE_RegisterCallback>

0c03e048 <SECURE_run_attestation_wait_mode>:
 c03e048:	e97f e97f 	sg
 c03e04c:	f7c4 ba8c 	b.w	c002568 <__acle_se_SECURE_run_attestation_wait_mode>
	...
