/*
 *  arch/arm/mach-faraday/include/mach/board-a369.h
 *
 *  Copyright (C) 2009 Faraday Technology
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __MACH_BOARD_A369_H
#define __MACH_BOARD_A369_H

#ifdef CONFIG_PLATFORM_A369

/*
 * Base addresses
 */

#ifdef CONFIG_CPU_FMP626

/* private memory region */
#define PLATFORM_SCU_PA_BASE		0xe0000000
#define PLATFORM_SCU_VA_BASE		0xf9100000

#define PLATFORM_GIC_CPU_VA_BASE	(PLATFORM_SCU_VA_BASE + 0x100)
#define PLATFORM_TWD_VA_BASE		(PLATFORM_SCU_VA_BASE + 0x600)

#define PLATFORM_GIC_DIST_PA_BASE	0xe0001000
#define PLATFORM_GIC_DIST_VA_BASE	0xf9101000

#endif	/* CONFIG_CPU_FMP626 */

#define A369_FTINTC020_0_PA_BASE	0x90100000
#define A369_FTNANDC021_0_PA_BASE	0x90200000
#define A369_FTDMAC020_0_PA_BASE	0x90300000
#define A369_FTIDE020_0_PA_BASE		0x90400000
#define A369_FTSDC010_0_PA_BASE		0x90500000
#define A369_FTSDC010_1_PA_BASE		0x90600000
#define A369_FTPCIE3914_0_PA_BASE	0x90700000
#define A369_FUSBH200_0_PA_BASE		0x90800000
#define A369_FOTG2XX_0_PA_BASE		0x90900000
#define A369_FTSATA100_0_PA_BASE	0x90a00000
#define A369_FTSATA110_0_PA_BASE	0x90b00000
#define A369_FTGMAC100_0_PA_BASE	0x90c00000
#define A369_FTAES020_0_PA_BASE		0x90d00000
#define A369_FTAPBB020_0_PA_BASE	0x90f00000
#define A369_FTSCU010_0_PA_BASE		0x92000000
#define A369_FTRTC011_0_PA_BASE		0x92100000
#define A369_FTWDT010_0_PA_BASE		0x92200000
#define A369_FTPWMTMR010_0_PA_BASE	0x92300000
#define A369_FTTSC010_0_PA_BASE		0x92400000
#define A369_FTGPIO010_0_PA_BASE	0x92500000
#define A369_FTGPIO010_1_PA_BASE	0x92600000
#define A369_FTSSP010_0_PA_BASE		0x92700000
#define A369_FTSSP010_1_PA_BASE		0x92800000
#define A369_FTIIC010_0_PA_BASE		0x92900000
#define A369_FTIIC010_1_PA_BASE		0x92a00000
#define A369_FTUART010_0_PA_BASE	0x92b00000
#define A369_FTUART010_1_PA_BASE	0x92c00000
#define A369_FTUART010_2_PA_BASE	0x92d00000
#define A369_FTUART010_3_PA_BASE	0x92e00000
#define A369_FTKBC010_0_PA_BASE		0x92f00000
#define A369_FTDDRII030_0_PA_BASE	0x93100000
#define A369_FTAHBC020_0_PA_BASE	0x94000000
#define A369_FTAHBC020_1_PA_BASE	0x94100000
#define A369_FTAHBC020_2_PA_BASE	0x94200000
#define A369_FTAHBB020_0_PA_BASE	0x94400000
#define A369_FTAHBB020_1_PA_BASE	0x94500000
#define A369_FTAHBB020_2_PA_BASE	0x94600000
#define A369_FTAHBB020_3_PA_BASE	0x94700000
#define A369_FTSMC020_0_PA_BASE		0x94800000
#define A369_FTEBI020_0_PA_BASE		0x94900000
#define A369_FTLCDC200_0_PA_BASE	0x94a00000
#define A369_FTINTC020_1_PA_BASE	0x96000000
#define A369_FTDMAC020_1_PA_BASE	0x96100000
#define A369_FTMCP100_0_PA_BASE		0x96200000
#define A369_FTMCP220_0_PA_BASE		0x96300000

#define A369_FTINTC020_0_VA_BASE	0xf9010000
#define A369_FTPCIE3914_0_VA_BASE	0xf9070000
#define A369_FTSCU010_0_VA_BASE		0xf9200000
#define A369_FTPWMTMR010_0_VA_BASE	0xf9230000
#define A369_FTUART010_0_VA_BASE	0xf92b0000
#define A369_FTUART010_1_VA_BASE	0xf92c0000
#define A369_FTUART010_2_VA_BASE	0xf92d0000
#define A369_FTUART010_3_VA_BASE	0xf92e0000
#define A369_FTAHBB020_3_VA_BASE	0xf9470000

/* PCIIO */
#define PCIIO_FTPCIE3914_0_PA_BASE	0x60000000
#define PCIIO_FTPCIE3914_0_PA_LIMIT	0x6fffffff
#define PCIIO_FTPCIE3914_0_PA_SIZE	0x10000000
#define PCIIO_FTPCIE3914_0_VA_BASE	0xf6000000
#define PCIIO_FTPCIE3914_0_VA_LIMIT	0xf6000fff
#define PCIIO_FTPCIE3914_0_VA_SIZE	0x00001000

/* PCIMEM */
#define PCIMEM_FTPCIE3914_0_PA_BASE	0x40000000
#define PCIMEM_FTPCIE3914_0_PA_LIMIT	0x4fffffff
#define PCIMEM_FTPCIE3914_0_PA_SIZE	0x10000000
#define PCIMEM_FTPCIE3914_0_VA_BASE	0xf4000000
#define PCIMEM_FTPCIE3914_0_VA_LIMIT	0xf4000fff
#define PCIMEM_FTPCIE3914_0_VA_SIZE	0x00001000

#define DEBUG_LL_FTUART010_PA_BASE	A369_FTUART010_0_PA_BASE
#define DEBUG_LL_FTUART010_VA_BASE	A369_FTUART010_0_VA_BASE

/*
 * The "Main CLK" Oscillator on the board which is used by the PLL to generate
 * CPU/AHB/APB clocks.
 */
#define MAIN_CLK	33000000

#endif	/* CONFIG_PLATFORM_A369 */

#endif	/* __MACH_BOARD_A369_H */
