{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651783362375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651783362376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 14:42:42 2022 " "Processing started: Thu May 05 14:42:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651783362376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651783362376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador_pipeline -c procesador_pipeline --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador_pipeline -c procesador_pipeline --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651783362376 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1651783362640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/altera/14.1/procesador_pipeline/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651783368473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651783368473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_ram " "Found entity 1: dmem_ram" {  } { { "dmem_ram.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651783368475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651783368475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryController " "Found entity 1: memoryController" {  } { { "memoryController.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651783368476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651783368476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryaccess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess " "Found entity 1: memoryAccess" {  } { { "memoryAccess.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651783368477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651783368477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_rom " "Found entity 1: dmem_rom" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651783368478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651783368478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryaccess_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess_tb " "Found entity 1: memoryAccess_tb" {  } { { "memoryAccess_tb.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651783368479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651783368479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoryAccess_tb " "Elaborating entity \"memoryAccess_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1651783368501 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk memoryAccess_tb.sv(54) " "Verilog HDL warning at memoryAccess_tb.sv(54): assignments to clk create a combinational loop" {  } { { "memoryAccess_tb.sv" "" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess_tb.sv" 54 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1651783368502 "|memoryAccess_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAccess memoryAccess:memory " "Elaborating entity \"memoryAccess\" for hierarchy \"memoryAccess:memory\"" {  } { { "memoryAccess_tb.sv" "memory" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess_tb.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651783368517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryController memoryAccess:memory\|memoryController:memoryControllerUnit " "Elaborating entity \"memoryController\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\"" {  } { { "memoryAccess.sv" "memoryControllerUnit" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651783368518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_ram memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram " "Elaborating entity \"dmem_ram\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram\"" {  } { { "memoryController.sv" "ram" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651783368533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 dmem_ram.sv(11) " "Verilog HDL assignment warning at dmem_ram.sv(11): truncated value with size 63 to match size of target (32)" {  } { { "dmem_ram.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_ram.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1651783369515 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dmem_ram.sv(23) " "Verilog HDL warning at dmem_ram.sv(23): ignoring unsupported system task" {  } { { "dmem_ram.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_ram.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1651783369515 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_rom memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom " "Elaborating entity \"dmem_rom\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom\"" {  } { { "memoryController.sv" "rom" { Text "C:/altera/14.1/procesador_pipeline/memoryController.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1651783371092 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 8099 dmem_rom.sv(9) " "Verilog HDL warning at dmem_rom.sv(9): number of words (4) in memory file does not match the number of elements in the address range \[0:8099\]" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1651783371133 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.data_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.data_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651783372191 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.waddr_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.waddr_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651783372191 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.we_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.we_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "C:/altera/14.1/procesador_pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1651783372191 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "memoryAccess_tb.sv" "clk" { Text "C:/altera/14.1/procesador_pipeline/memoryAccess_tb.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1651783372210 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1651783372210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5409 " "Peak virtual memory: 5409 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651783372265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 14:42:52 2022 " "Processing ended: Thu May 05 14:42:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651783372265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651783372265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651783372265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651783372265 ""}
