package cpu.pipeline

import chisel3._
import chisel3.util._
import cpu.defines._
import cpu.defines.Const._
import cpu.CpuConfig

class ExeMemData extends Bundle {
  val pc       = UInt(XLEN.W)
  val info     = new Info()
  val rd_info  = new RdInfo()
  val src_info = new SrcInfo()
}

class ExecuteUnitMemoryUnit extends Bundle {
  val data = new ExeMemData()
}

class MemoryStage extends Module {
  val io = IO(new Bundle {
<<<<<<< HEAD
    val executeUnit       = Input(new ExecuteUnitMemoryUnit())
    val memoryUnit        = Output(new ExecuteUnitMemoryUnit())
=======
    val executeUnit = Input(new ExecuteUnitMemoryUnit())
    val memoryUnit  = Output(new ExecuteUnitMemoryUnit())
    // LAB6: New Input : executeCtrlSignal
>>>>>>> parent of 341b062 (lab6F finished.)
    val executeCtrlSignal = Input(new CtrlSignal())
  })

  val data = RegInit(0.U.asTypeOf(new ExeMemData()))

  when (io.executeCtrlSignal.allow_to_go) { data := io.executeUnit.data }
  when (io.executeCtrlSignal.do_flush) { data.info.valid := false.B }

  io.memoryUnit.data := data
}
