// Seed: 935514511
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_16;
  uwire id_17;
  assign id_16[1'b0] = (1 && id_17) || id_7 || id_8;
  wire id_18;
  reg  id_19 = 1'b0;
  module_0(
      id_4, id_14
  );
  wire id_20;
  always
  fork : id_21
    id_19 <= 1;
    id_22;
    begin
      id_2 <= 1;
      $display(1);
    end
  join : id_23
endmodule
