// Seed: 3288234780
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3
);
endmodule
