
CytronMD10C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004748  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084748  00084748  00014748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000af0  20070000  00084750  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000198  20070af0  00085240  00020af0  2**2
                  ALLOC
  4 .stack        00002000  20070c88  000853d8  00020af0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020af0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020b19  2**0
                  CONTENTS, READONLY
  7 .debug_info   00018319  00000000  00000000  00020b72  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000038b8  00000000  00000000  00038e8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004908  00000000  00000000  0003c743  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000af0  00000000  00000000  0004104b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a00  00000000  00000000  00041b3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a307  00000000  00000000  0004253b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00011298  00000000  00000000  0005c842  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006486d  00000000  00000000  0006dada  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002580  00000000  00000000  000d2348  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	88 2c 07 20 f5 0a 08 00 f1 0a 08 00 f1 0a 08 00     .,. ............
   80010:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 00 00 00 00     ................
	...
   8002c:	f1 0a 08 00 f1 0a 08 00 00 00 00 00 f1 0a 08 00     ................
   8003c:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................
   8004c:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................
   8005c:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 00 00 00 00     ................
   8006c:	41 09 08 00 55 09 08 00 69 09 08 00 7d 09 08 00     A...U...i...}...
	...
   80084:	01 04 08 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................
   80094:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................
   800a4:	00 00 00 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................
   800b4:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................
   800c4:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................
   800d4:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................
   800e4:	f1 0a 08 00 f1 0a 08 00 f1 0a 08 00 f1 0a 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070af0 	.word	0x20070af0
   80110:	00000000 	.word	0x00000000
   80114:	00084750 	.word	0x00084750

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00084750 	.word	0x00084750
   80154:	20070af4 	.word	0x20070af4
   80158:	00084750 	.word	0x00084750
   8015c:	00000000 	.word	0x00000000

00080160 <init_motors>:

static void setup_direction_pin(void);
static void maintain_speed(int speed);

void init_motors(void)
{
   80160:	b510      	push	{r4, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80162:	200b      	movs	r0, #11
   80164:	4c0c      	ldr	r4, [pc, #48]	; (80198 <init_motors+0x38>)
   80166:	47a0      	blx	r4
   80168:	200c      	movs	r0, #12
   8016a:	47a0      	blx	r4
   8016c:	200d      	movs	r0, #13
   8016e:	47a0      	blx	r4
   80170:	200e      	movs	r0, #14
   80172:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80174:	4b09      	ldr	r3, [pc, #36]	; (8019c <init_motors+0x3c>)
   80176:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8017a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8017c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80180:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80184:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80186:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	setup_direction_pin();
	pulse_init();
   8018a:	4b05      	ldr	r3, [pc, #20]	; (801a0 <init_motors+0x40>)
   8018c:	4798      	blx	r3
	pulse_start(0);
   8018e:	2000      	movs	r0, #0
   80190:	2100      	movs	r1, #0
   80192:	4b04      	ldr	r3, [pc, #16]	; (801a4 <init_motors+0x44>)
   80194:	4798      	blx	r3
   80196:	bd10      	pop	{r4, pc}
   80198:	00080a79 	.word	0x00080a79
   8019c:	400e1200 	.word	0x400e1200
   801a0:	00080269 	.word	0x00080269
   801a4:	00080365 	.word	0x00080365

000801a8 <drive_forward>:
}

void drive_forward(int speed)
{
   801a8:	b508      	push	{r3, lr}
	ioport_set_pin_dir(DIR_pin_MotorB, IOPORT_DIR_OUTPUT);
}

static void maintain_speed(int speed)
{
	pulse_set_duty_cycle(speed);
   801aa:	4b02      	ldr	r3, [pc, #8]	; (801b4 <drive_forward+0xc>)
   801ac:	4798      	blx	r3
   801ae:	4b02      	ldr	r3, [pc, #8]	; (801b8 <drive_forward+0x10>)
   801b0:	4798      	blx	r3
   801b2:	bd08      	pop	{r3, pc}
   801b4:	000811ed 	.word	0x000811ed
   801b8:	000802ed 	.word	0x000802ed

000801bc <drive_backwards>:
{
   801bc:	b508      	push	{r3, lr}
	pulse_set_duty_cycle(speed);
   801be:	4b02      	ldr	r3, [pc, #8]	; (801c8 <drive_backwards+0xc>)
   801c0:	4798      	blx	r3
   801c2:	4b02      	ldr	r3, [pc, #8]	; (801cc <drive_backwards+0x10>)
   801c4:	4798      	blx	r3
   801c6:	bd08      	pop	{r3, pc}
   801c8:	000811ed 	.word	0x000811ed
   801cc:	000802ed 	.word	0x000802ed

000801d0 <set_direction>:
	if(dir == FORWARD)
   801d0:	2801      	cmp	r0, #1
   801d2:	d008      	beq.n	801e6 <set_direction+0x16>
	if(dir == REVERSE)
   801d4:	b930      	cbnz	r0, 801e4 <set_direction+0x14>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   801d6:	4b08      	ldr	r3, [pc, #32]	; (801f8 <set_direction+0x28>)
   801d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   801dc:	631a      	str	r2, [r3, #48]	; 0x30
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   801de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   801e2:	635a      	str	r2, [r3, #52]	; 0x34
   801e4:	4770      	bx	lr
   801e6:	4b04      	ldr	r3, [pc, #16]	; (801f8 <set_direction+0x28>)
   801e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   801ec:	635a      	str	r2, [r3, #52]	; 0x34
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   801ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   801f2:	631a      	str	r2, [r3, #48]	; 0x30
   801f4:	4770      	bx	lr
   801f6:	bf00      	nop
   801f8:	400e1200 	.word	0x400e1200

000801fc <accelerate>:
{
   801fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int i = 0; i < speed; i++)
   80200:	1e05      	subs	r5, r0, #0
   80202:	dd0d      	ble.n	80220 <accelerate+0x24>
   80204:	2400      	movs	r4, #0
		pulse_set_duty_cycle(i);
   80206:	4e07      	ldr	r6, [pc, #28]	; (80224 <accelerate+0x28>)
   80208:	4f07      	ldr	r7, [pc, #28]	; (80228 <accelerate+0x2c>)
		delay_ms(50);
   8020a:	f8df 8024 	ldr.w	r8, [pc, #36]	; 80230 <accelerate+0x34>
		pulse_set_duty_cycle(i);
   8020e:	4620      	mov	r0, r4
   80210:	47b0      	blx	r6
   80212:	47b8      	blx	r7
		delay_ms(50);
   80214:	4640      	mov	r0, r8
   80216:	4b05      	ldr	r3, [pc, #20]	; (8022c <accelerate+0x30>)
   80218:	4798      	blx	r3
	for (int i = 0; i < speed; i++)
   8021a:	3401      	adds	r4, #1
   8021c:	42a5      	cmp	r5, r4
   8021e:	d1f6      	bne.n	8020e <accelerate+0x12>
   80220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80224:	000811ed 	.word	0x000811ed
   80228:	000802ed 	.word	0x000802ed
   8022c:	20070001 	.word	0x20070001
   80230:	000493e0 	.word	0x000493e0

00080234 <decelerate>:
{
   80234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	for (int i = start_speed; i >= 0; i--)
   80236:	1e04      	subs	r4, r0, #0
   80238:	db0c      	blt.n	80254 <decelerate+0x20>
		pulse_set_duty_cycle(i);
   8023a:	4f07      	ldr	r7, [pc, #28]	; (80258 <decelerate+0x24>)
   8023c:	4e07      	ldr	r6, [pc, #28]	; (8025c <decelerate+0x28>)
		delay_ms(50);
   8023e:	4d08      	ldr	r5, [pc, #32]	; (80260 <decelerate+0x2c>)
		pulse_set_duty_cycle(i);
   80240:	4620      	mov	r0, r4
   80242:	47b8      	blx	r7
   80244:	47b0      	blx	r6
		delay_ms(50);
   80246:	4628      	mov	r0, r5
   80248:	4b06      	ldr	r3, [pc, #24]	; (80264 <decelerate+0x30>)
   8024a:	4798      	blx	r3
	for (int i = start_speed; i >= 0; i--)
   8024c:	3c01      	subs	r4, #1
   8024e:	f1b4 3fff 	cmp.w	r4, #4294967295
   80252:	d1f5      	bne.n	80240 <decelerate+0xc>
   80254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80256:	bf00      	nop
   80258:	000811ed 	.word	0x000811ed
   8025c:	000802ed 	.word	0x000802ed
   80260:	000493e0 	.word	0x000493e0
   80264:	20070001 	.word	0x20070001

00080268 <pulse_init>:
 #include <asf.h>
 #include "pulse.h"
 #include "driving.h"
 
 void pulse_init(void)
 {
   80268:	b570      	push	{r4, r5, r6, lr}
   8026a:	200b      	movs	r0, #11
   8026c:	4c19      	ldr	r4, [pc, #100]	; (802d4 <pulse_init+0x6c>)
   8026e:	47a0      	blx	r4
   80270:	200c      	movs	r0, #12
   80272:	47a0      	blx	r4
   80274:	200d      	movs	r0, #13
   80276:	47a0      	blx	r4
   80278:	200e      	movs	r0, #14
   8027a:	47a0      	blx	r4
		base->PIO_PUER = mask;
   8027c:	4b16      	ldr	r3, [pc, #88]	; (802d8 <pulse_init+0x70>)
   8027e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   80282:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_MDDR = mask;
   80284:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
   80286:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_SCIFSR = mask;
   80288:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
   8028c:	6f19      	ldr	r1, [r3, #112]	; 0x70
   8028e:	4311      	orrs	r1, r2
   80290:	6719      	str	r1, [r3, #112]	; 0x70
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   80292:	605a      	str	r2, [r3, #4]
		base->PIO_PUER = mask;
   80294:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   80298:	2204      	movs	r2, #4
   8029a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_MDDR = mask;
   8029c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
   8029e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_SCIFSR = mask;
   802a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR &= ~mask;
   802a4:	6f19      	ldr	r1, [r3, #112]	; 0x70
   802a6:	f021 0104 	bic.w	r1, r1, #4
   802aa:	6719      	str	r1, [r3, #112]	; 0x70
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
   802ac:	605a      	str	r2, [r3, #4]
	  */
	 ioport_set_pin_mode(PWM_pin_MotorA, IOPORT_MODE_MUX_B | IOPORT_MODE_PULLUP); // PB_25 (Digital pin 2) is PWM pin of Motor A
	 ioport_disable_pin(PWM_pin_MotorA);
	 ioport_set_pin_mode(PWM_pin_MotorB, IOPORT_MODE_MUX_A | IOPORT_MODE_PULLUP); // PA_2 (Analog IN 7) is PWM pin of Motor B
	 ioport_disable_pin(PWM_pin_MotorB);
	 pmc_set_writeprotect(false);
   802ae:	2000      	movs	r0, #0
   802b0:	4b0a      	ldr	r3, [pc, #40]	; (802dc <pulse_init+0x74>)
   802b2:	4798      	blx	r3
	  * second link contains a nice table over the PMC id:s of every Timer Counter channel.
	  *    (1) https://github.com/ivanseidel/DueTimer/blob/master/TimerCounter.md
	  *    (2) http://ko7m.blogspot.com/2015/01/arduino-due-timers-part-1.html
	  */
	 // TIOA0 = PB_25 = Digital pin 2 on Arduino Due board, TC0 channel 0 (peripheral function B)
	 pmc_enable_periph_clk(ID_TC0); // PMC ID of TC0 ch0 = ID_TC0
   802b4:	201b      	movs	r0, #27
   802b6:	47a0      	blx	r4
	 // TIOA1 = PA_2 = Analog In 2 on Arduino Due board, TC0 channel 1 (peripheral function A)
	 pmc_enable_periph_clk(ID_TC1); // PMC ID of TC0 ch1 = ID_TC1
   802b8:	201c      	movs	r0, #28
   802ba:	47a0      	blx	r4
	  *     1/(RC * presc/MCK) = MCK/(RC * presc)
	  * 
	  * In our case the PWM frequency = MCK/(RC * presc) = 84 MHz/(656 * 128) = 1 kHz
	  * 
	  */
	 tc_init(TC0, 0, TC_CMR_TCCLKS_TIMER_CLOCK4 
   802bc:	4e08      	ldr	r6, [pc, #32]	; (802e0 <pulse_init+0x78>)
   802be:	4d09      	ldr	r5, [pc, #36]	; (802e4 <pulse_init+0x7c>)
   802c0:	4632      	mov	r2, r6
   802c2:	2100      	movs	r1, #0
   802c4:	4628      	mov	r0, r5
   802c6:	4c08      	ldr	r4, [pc, #32]	; (802e8 <pulse_init+0x80>)
   802c8:	47a0      	blx	r4
								| TC_CMR_WAVSEL_UP_RC 
								| TC_CMR_WAVE 
								| TC_CMR_ACPA_SET 
								| TC_CMR_ACPC_CLEAR); 
	tc_init(TC0, 1, TC_CMR_TCCLKS_TIMER_CLOCK4 
   802ca:	4632      	mov	r2, r6
   802cc:	2101      	movs	r1, #1
   802ce:	4628      	mov	r0, r5
   802d0:	47a0      	blx	r4
   802d2:	bd70      	pop	{r4, r5, r6, pc}
   802d4:	00080a79 	.word	0x00080a79
   802d8:	400e1000 	.word	0x400e1000
   802dc:	00080acd 	.word	0x00080acd
   802e0:	0009c003 	.word	0x0009c003
   802e4:	40080000 	.word	0x40080000
   802e8:	00080579 	.word	0x00080579

000802ec <pulse_set_duty_cycle>:
	pulse_set_duty_cycle(duty_cycle);
	tc_start(TC0, 1);
 }
 
 void pulse_set_duty_cycle(double duty_cycle)
 {
   802ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	 double rc = 0, ra = 0;
	 rc = 656;
	 ra = rc * (1 - duty_cycle/100);
   802ee:	2200      	movs	r2, #0
   802f0:	4b12      	ldr	r3, [pc, #72]	; (8033c <pulse_set_duty_cycle+0x50>)
   802f2:	4c13      	ldr	r4, [pc, #76]	; (80340 <pulse_set_duty_cycle+0x54>)
   802f4:	47a0      	blx	r4
   802f6:	4602      	mov	r2, r0
   802f8:	460b      	mov	r3, r1
   802fa:	2000      	movs	r0, #0
   802fc:	4911      	ldr	r1, [pc, #68]	; (80344 <pulse_set_duty_cycle+0x58>)
   802fe:	4c12      	ldr	r4, [pc, #72]	; (80348 <pulse_set_duty_cycle+0x5c>)
   80300:	47a0      	blx	r4
   80302:	2200      	movs	r2, #0
   80304:	4b11      	ldr	r3, [pc, #68]	; (8034c <pulse_set_duty_cycle+0x60>)
   80306:	4c12      	ldr	r4, [pc, #72]	; (80350 <pulse_set_duty_cycle+0x64>)
   80308:	47a0      	blx	r4
	 
	 /*
	  * RA Compare is used to control the TIOA/TIOB output. The value of RA will regulate the
	  * duty cycle. The signal will go high on RA compare and get cleared on RC compare.
	  */	
	tc_write_ra(TC0, 0, (uint32_t) ra);
   8030a:	4b12      	ldr	r3, [pc, #72]	; (80354 <pulse_set_duty_cycle+0x68>)
   8030c:	4798      	blx	r3
   8030e:	4607      	mov	r7, r0
   80310:	4c11      	ldr	r4, [pc, #68]	; (80358 <pulse_set_duty_cycle+0x6c>)
   80312:	4602      	mov	r2, r0
   80314:	2100      	movs	r1, #0
   80316:	4620      	mov	r0, r4
   80318:	4e10      	ldr	r6, [pc, #64]	; (8035c <pulse_set_duty_cycle+0x70>)
   8031a:	47b0      	blx	r6
	tc_write_rc(TC0, 0, (uint32_t) rc);
   8031c:	f44f 7224 	mov.w	r2, #656	; 0x290
   80320:	2100      	movs	r1, #0
   80322:	4620      	mov	r0, r4
   80324:	4d0e      	ldr	r5, [pc, #56]	; (80360 <pulse_set_duty_cycle+0x74>)
   80326:	47a8      	blx	r5
	
	// Same for Motor B
	tc_write_ra(TC0, 1, (uint32_t) ra);
   80328:	463a      	mov	r2, r7
   8032a:	2101      	movs	r1, #1
   8032c:	4620      	mov	r0, r4
   8032e:	47b0      	blx	r6
	tc_write_rc(TC0, 1, (uint32_t) rc);
   80330:	f44f 7224 	mov.w	r2, #656	; 0x290
   80334:	2101      	movs	r1, #1
   80336:	4620      	mov	r0, r4
   80338:	47a8      	blx	r5
   8033a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8033c:	40590000 	.word	0x40590000
   80340:	0008150d 	.word	0x0008150d
   80344:	3ff00000 	.word	0x3ff00000
   80348:	00080f51 	.word	0x00080f51
   8034c:	40848000 	.word	0x40848000
   80350:	000812b9 	.word	0x000812b9
   80354:	000816dd 	.word	0x000816dd
   80358:	40080000 	.word	0x40080000
   8035c:	00080599 	.word	0x00080599
   80360:	000805a1 	.word	0x000805a1

00080364 <pulse_start>:
 {	
   80364:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
   80368:	4680      	mov	r8, r0
   8036a:	4689      	mov	r9, r1
	pulse_set_duty_cycle(duty_cycle);
   8036c:	4e07      	ldr	r6, [pc, #28]	; (8038c <pulse_start+0x28>)
   8036e:	47b0      	blx	r6
	tc_start(TC0, 0);
   80370:	4d07      	ldr	r5, [pc, #28]	; (80390 <pulse_start+0x2c>)
   80372:	2100      	movs	r1, #0
   80374:	4628      	mov	r0, r5
   80376:	4c07      	ldr	r4, [pc, #28]	; (80394 <pulse_start+0x30>)
   80378:	47a0      	blx	r4
	pulse_set_duty_cycle(duty_cycle);
   8037a:	4640      	mov	r0, r8
   8037c:	4649      	mov	r1, r9
   8037e:	47b0      	blx	r6
	tc_start(TC0, 1);
   80380:	2101      	movs	r1, #1
   80382:	4628      	mov	r0, r5
   80384:	47a0      	blx	r4
   80386:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   8038a:	bf00      	nop
   8038c:	000802ed 	.word	0x000802ed
   80390:	40080000 	.word	0x40080000
   80394:	00080591 	.word	0x00080591

00080398 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   8039c:	b980      	cbnz	r0, 803c0 <_read+0x28>
   8039e:	460c      	mov	r4, r1
   803a0:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   803a2:	2a00      	cmp	r2, #0
   803a4:	dd0f      	ble.n	803c6 <_read+0x2e>
   803a6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   803a8:	4e08      	ldr	r6, [pc, #32]	; (803cc <_read+0x34>)
   803aa:	4d09      	ldr	r5, [pc, #36]	; (803d0 <_read+0x38>)
   803ac:	6830      	ldr	r0, [r6, #0]
   803ae:	4621      	mov	r1, r4
   803b0:	682b      	ldr	r3, [r5, #0]
   803b2:	4798      	blx	r3
		ptr++;
   803b4:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   803b6:	42bc      	cmp	r4, r7
   803b8:	d1f8      	bne.n	803ac <_read+0x14>
		nChars++;
	}
	return nChars;
}
   803ba:	4640      	mov	r0, r8
   803bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   803c0:	f04f 38ff 	mov.w	r8, #4294967295
   803c4:	e7f9      	b.n	803ba <_read+0x22>
	for (; len > 0; --len) {
   803c6:	4680      	mov	r8, r0
   803c8:	e7f7      	b.n	803ba <_read+0x22>
   803ca:	bf00      	nop
   803cc:	20070c5c 	.word	0x20070c5c
   803d0:	20070c54 	.word	0x20070c54

000803d4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   803d4:	6943      	ldr	r3, [r0, #20]
   803d6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   803da:	bf1d      	ittte	ne
   803dc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   803e0:	61c1      	strne	r1, [r0, #28]
	return 0;
   803e2:	2000      	movne	r0, #0
		return 1;
   803e4:	2001      	moveq	r0, #1
}
   803e6:	4770      	bx	lr

000803e8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   803e8:	6943      	ldr	r3, [r0, #20]
   803ea:	f013 0f01 	tst.w	r3, #1
   803ee:	d005      	beq.n	803fc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   803f0:	6983      	ldr	r3, [r0, #24]
   803f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
   803f6:	600b      	str	r3, [r1, #0]

	return 0;
   803f8:	2000      	movs	r0, #0
   803fa:	4770      	bx	lr
		return 1;
   803fc:	2001      	movs	r0, #1
}
   803fe:	4770      	bx	lr

00080400 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80400:	b500      	push	{lr}
   80402:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   80404:	2201      	movs	r2, #1
   80406:	f10d 0107 	add.w	r1, sp, #7
   8040a:	4810      	ldr	r0, [pc, #64]	; (8044c <USART0_Handler+0x4c>)
   8040c:	4b10      	ldr	r3, [pc, #64]	; (80450 <USART0_Handler+0x50>)
   8040e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80410:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80412:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80416:	2200      	movs	r2, #0
   80418:	4b0e      	ldr	r3, [pc, #56]	; (80454 <USART0_Handler+0x54>)
   8041a:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   8041c:	4b0e      	ldr	r3, [pc, #56]	; (80458 <USART0_Handler+0x58>)
   8041e:	781b      	ldrb	r3, [r3, #0]
   80420:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80424:	4a0d      	ldr	r2, [pc, #52]	; (8045c <USART0_Handler+0x5c>)
   80426:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80428:	2b9b      	cmp	r3, #155	; 0x9b
   8042a:	d00b      	beq.n	80444 <USART0_Handler+0x44>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
   8042c:	3301      	adds	r3, #1
   8042e:	4a0a      	ldr	r2, [pc, #40]	; (80458 <USART0_Handler+0x58>)
   80430:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80432:	2201      	movs	r2, #1
   80434:	4b07      	ldr	r3, [pc, #28]	; (80454 <USART0_Handler+0x54>)
   80436:	701a      	strb	r2, [r3, #0]
   80438:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
   8043c:	b662      	cpsie	i
}
   8043e:	b003      	add	sp, #12
   80440:	f85d fb04 	ldr.w	pc, [sp], #4
		serial_rx_buf_tail = 0x00;
   80444:	2200      	movs	r2, #0
   80446:	4b04      	ldr	r3, [pc, #16]	; (80458 <USART0_Handler+0x58>)
   80448:	701a      	strb	r2, [r3, #0]
   8044a:	e7f2      	b.n	80432 <USART0_Handler+0x32>
   8044c:	40098000 	.word	0x40098000
   80450:	000804b1 	.word	0x000804b1
   80454:	20070138 	.word	0x20070138
   80458:	20070ba8 	.word	0x20070ba8
   8045c:	20070b0c 	.word	0x20070b0c

00080460 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80460:	3801      	subs	r0, #1
   80462:	2802      	cmp	r0, #2
   80464:	d815      	bhi.n	80492 <_write+0x32>
{
   80466:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8046a:	460e      	mov	r6, r1
   8046c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   8046e:	b19a      	cbz	r2, 80498 <_write+0x38>
   80470:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80472:	f8df 8038 	ldr.w	r8, [pc, #56]	; 804ac <_write+0x4c>
   80476:	4f0c      	ldr	r7, [pc, #48]	; (804a8 <_write+0x48>)
   80478:	f8d8 0000 	ldr.w	r0, [r8]
   8047c:	f815 1b01 	ldrb.w	r1, [r5], #1
   80480:	683b      	ldr	r3, [r7, #0]
   80482:	4798      	blx	r3
   80484:	2800      	cmp	r0, #0
   80486:	db0a      	blt.n	8049e <_write+0x3e>
   80488:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   8048a:	3c01      	subs	r4, #1
   8048c:	d1f4      	bne.n	80478 <_write+0x18>
   8048e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80492:	f04f 30ff 	mov.w	r0, #4294967295
   80496:	4770      	bx	lr
	for (; len != 0; --len) {
   80498:	4610      	mov	r0, r2
   8049a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   8049e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   804a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   804a6:	bf00      	nop
   804a8:	20070c58 	.word	0x20070c58
   804ac:	20070c5c 	.word	0x20070c5c

000804b0 <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   804b0:	2a00      	cmp	r2, #0
   804b2:	d051      	beq.n	80558 <usart_serial_read_packet+0xa8>
{
   804b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   804b8:	b083      	sub	sp, #12
   804ba:	4605      	mov	r5, r0
   804bc:	460c      	mov	r4, r1
   804be:	4692      	mov	sl, r2
   804c0:	448a      	add	sl, r1

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   804c2:	4f26      	ldr	r7, [pc, #152]	; (8055c <usart_serial_read_packet+0xac>)
		while (uart_read((Uart*)p_usart, data));
   804c4:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80570 <usart_serial_read_packet+0xc0>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   804c8:	4e25      	ldr	r6, [pc, #148]	; (80560 <usart_serial_read_packet+0xb0>)
   804ca:	e01d      	b.n	80508 <usart_serial_read_packet+0x58>
		while (uart_read((Uart*)p_usart, data));
   804cc:	4621      	mov	r1, r4
   804ce:	4638      	mov	r0, r7
   804d0:	47c8      	blx	r9
   804d2:	2800      	cmp	r0, #0
   804d4:	d1fa      	bne.n	804cc <usart_serial_read_packet+0x1c>
   804d6:	e021      	b.n	8051c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   804d8:	469b      	mov	fp, r3
   804da:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80574 <usart_serial_read_packet+0xc4>
   804de:	a901      	add	r1, sp, #4
   804e0:	4658      	mov	r0, fp
   804e2:	47c0      	blx	r8
   804e4:	2800      	cmp	r0, #0
   804e6:	d1fa      	bne.n	804de <usart_serial_read_packet+0x2e>
		*data = (uint8_t)(val & 0xFF);
   804e8:	9b01      	ldr	r3, [sp, #4]
   804ea:	7023      	strb	r3, [r4, #0]
   804ec:	e019      	b.n	80522 <usart_serial_read_packet+0x72>
		while (usart_read(p_usart, &val));
   804ee:	469b      	mov	fp, r3
   804f0:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80574 <usart_serial_read_packet+0xc4>
   804f4:	a901      	add	r1, sp, #4
   804f6:	4658      	mov	r0, fp
   804f8:	47c0      	blx	r8
   804fa:	2800      	cmp	r0, #0
   804fc:	d1fa      	bne.n	804f4 <usart_serial_read_packet+0x44>
		*data = (uint8_t)(val & 0xFF);
   804fe:	9b01      	ldr	r3, [sp, #4]
   80500:	7023      	strb	r3, [r4, #0]
		usart_serial_getchar(usart, data);
		len--;
		data++;
   80502:	3401      	adds	r4, #1
	while (len) {
   80504:	4554      	cmp	r4, sl
   80506:	d023      	beq.n	80550 <usart_serial_read_packet+0xa0>
	uint32_t val = 0;
   80508:	2300      	movs	r3, #0
   8050a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
   8050c:	42bd      	cmp	r5, r7
   8050e:	d0dd      	beq.n	804cc <usart_serial_read_packet+0x1c>
	if (USART0 == p_usart) {
   80510:	4b14      	ldr	r3, [pc, #80]	; (80564 <usart_serial_read_packet+0xb4>)
   80512:	429d      	cmp	r5, r3
   80514:	d0e0      	beq.n	804d8 <usart_serial_read_packet+0x28>
	if (USART1 == p_usart) {
   80516:	4b14      	ldr	r3, [pc, #80]	; (80568 <usart_serial_read_packet+0xb8>)
   80518:	429d      	cmp	r5, r3
   8051a:	d0e8      	beq.n	804ee <usart_serial_read_packet+0x3e>
	if (USART2 == p_usart) {
   8051c:	4b13      	ldr	r3, [pc, #76]	; (8056c <usart_serial_read_packet+0xbc>)
   8051e:	429d      	cmp	r5, r3
   80520:	d00b      	beq.n	8053a <usart_serial_read_packet+0x8a>
	if (USART3 == p_usart) {
   80522:	42b5      	cmp	r5, r6
   80524:	d1ed      	bne.n	80502 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80526:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80574 <usart_serial_read_packet+0xc4>
   8052a:	a901      	add	r1, sp, #4
   8052c:	4630      	mov	r0, r6
   8052e:	47c0      	blx	r8
   80530:	2800      	cmp	r0, #0
   80532:	d1fa      	bne.n	8052a <usart_serial_read_packet+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80534:	9b01      	ldr	r3, [sp, #4]
   80536:	7023      	strb	r3, [r4, #0]
   80538:	e7e3      	b.n	80502 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   8053a:	469b      	mov	fp, r3
   8053c:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80574 <usart_serial_read_packet+0xc4>
   80540:	a901      	add	r1, sp, #4
   80542:	4658      	mov	r0, fp
   80544:	47c0      	blx	r8
   80546:	2800      	cmp	r0, #0
   80548:	d1fa      	bne.n	80540 <usart_serial_read_packet+0x90>
		*data = (uint8_t)(val & 0xFF);
   8054a:	9b01      	ldr	r3, [sp, #4]
   8054c:	7023      	strb	r3, [r4, #0]
   8054e:	e7d8      	b.n	80502 <usart_serial_read_packet+0x52>
	}
	return STATUS_OK;
}
   80550:	2000      	movs	r0, #0
   80552:	b003      	add	sp, #12
   80554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80558:	2000      	movs	r0, #0
   8055a:	4770      	bx	lr
   8055c:	400e0800 	.word	0x400e0800
   80560:	400a4000 	.word	0x400a4000
   80564:	40098000 	.word	0x40098000
   80568:	4009c000 	.word	0x4009c000
   8056c:	400a0000 	.word	0x400a0000
   80570:	000805ef 	.word	0x000805ef
   80574:	000803e9 	.word	0x000803e9

00080578 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80578:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8057a:	0189      	lsls	r1, r1, #6
   8057c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8057e:	2402      	movs	r4, #2
   80580:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80582:	f04f 31ff 	mov.w	r1, #4294967295
   80586:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80588:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8058a:	605a      	str	r2, [r3, #4]
}
   8058c:	bc10      	pop	{r4}
   8058e:	4770      	bx	lr

00080590 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80590:	0189      	lsls	r1, r1, #6
   80592:	2305      	movs	r3, #5
   80594:	5043      	str	r3, [r0, r1]
   80596:	4770      	bx	lr

00080598 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
   80598:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8059c:	614a      	str	r2, [r1, #20]
   8059e:	4770      	bx	lr

000805a0 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   805a0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   805a4:	61ca      	str	r2, [r1, #28]
   805a6:	4770      	bx	lr

000805a8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   805a8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   805aa:	23ac      	movs	r3, #172	; 0xac
   805ac:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   805ae:	680b      	ldr	r3, [r1, #0]
   805b0:	684a      	ldr	r2, [r1, #4]
   805b2:	fbb3 f3f2 	udiv	r3, r3, r2
   805b6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   805b8:	1e5c      	subs	r4, r3, #1
   805ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   805be:	4294      	cmp	r4, r2
   805c0:	d80b      	bhi.n	805da <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   805c2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   805c4:	688b      	ldr	r3, [r1, #8]
   805c6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   805c8:	f240 2302 	movw	r3, #514	; 0x202
   805cc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   805d0:	2350      	movs	r3, #80	; 0x50
   805d2:	6003      	str	r3, [r0, #0]

	return 0;
   805d4:	2000      	movs	r0, #0
}
   805d6:	bc10      	pop	{r4}
   805d8:	4770      	bx	lr
		return 1;
   805da:	2001      	movs	r0, #1
   805dc:	e7fb      	b.n	805d6 <uart_init+0x2e>

000805de <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   805de:	6943      	ldr	r3, [r0, #20]
   805e0:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   805e4:	bf1a      	itte	ne
   805e6:	61c1      	strne	r1, [r0, #28]
	return 0;
   805e8:	2000      	movne	r0, #0
		return 1;
   805ea:	2001      	moveq	r0, #1
}
   805ec:	4770      	bx	lr

000805ee <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   805ee:	6943      	ldr	r3, [r0, #20]
   805f0:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   805f4:	bf1d      	ittte	ne
   805f6:	6983      	ldrne	r3, [r0, #24]
   805f8:	700b      	strbne	r3, [r1, #0]
	return 0;
   805fa:	2000      	movne	r0, #0
		return 1;
   805fc:	2001      	moveq	r0, #1
}
   805fe:	4770      	bx	lr

00080600 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80600:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80602:	480e      	ldr	r0, [pc, #56]	; (8063c <sysclk_init+0x3c>)
   80604:	4b0e      	ldr	r3, [pc, #56]	; (80640 <sysclk_init+0x40>)
   80606:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80608:	213e      	movs	r1, #62	; 0x3e
   8060a:	2000      	movs	r0, #0
   8060c:	4b0d      	ldr	r3, [pc, #52]	; (80644 <sysclk_init+0x44>)
   8060e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80610:	4c0d      	ldr	r4, [pc, #52]	; (80648 <sysclk_init+0x48>)
   80612:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80614:	2800      	cmp	r0, #0
   80616:	d0fc      	beq.n	80612 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80618:	4b0c      	ldr	r3, [pc, #48]	; (8064c <sysclk_init+0x4c>)
   8061a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8061c:	4a0c      	ldr	r2, [pc, #48]	; (80650 <sysclk_init+0x50>)
   8061e:	4b0d      	ldr	r3, [pc, #52]	; (80654 <sysclk_init+0x54>)
   80620:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80622:	4c0d      	ldr	r4, [pc, #52]	; (80658 <sysclk_init+0x58>)
   80624:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80626:	2800      	cmp	r0, #0
   80628:	d0fc      	beq.n	80624 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8062a:	2010      	movs	r0, #16
   8062c:	4b0b      	ldr	r3, [pc, #44]	; (8065c <sysclk_init+0x5c>)
   8062e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80630:	4b0b      	ldr	r3, [pc, #44]	; (80660 <sysclk_init+0x60>)
   80632:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80634:	4801      	ldr	r0, [pc, #4]	; (8063c <sysclk_init+0x3c>)
   80636:	4b02      	ldr	r3, [pc, #8]	; (80640 <sysclk_init+0x40>)
   80638:	4798      	blx	r3
   8063a:	bd10      	pop	{r4, pc}
   8063c:	0501bd00 	.word	0x0501bd00
   80640:	200700b1 	.word	0x200700b1
   80644:	000809f5 	.word	0x000809f5
   80648:	00080a49 	.word	0x00080a49
   8064c:	00080a59 	.word	0x00080a59
   80650:	200d3f01 	.word	0x200d3f01
   80654:	400e0600 	.word	0x400e0600
   80658:	00080a69 	.word	0x00080a69
   8065c:	00080991 	.word	0x00080991
   80660:	00080b8d 	.word	0x00080b8d

00080664 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80664:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80666:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8066a:	4b16      	ldr	r3, [pc, #88]	; (806c4 <board_init+0x60>)
   8066c:	605a      	str	r2, [r3, #4]
   8066e:	200b      	movs	r0, #11
   80670:	4c15      	ldr	r4, [pc, #84]	; (806c8 <board_init+0x64>)
   80672:	47a0      	blx	r4
   80674:	200c      	movs	r0, #12
   80676:	47a0      	blx	r4
   80678:	200d      	movs	r0, #13
   8067a:	47a0      	blx	r4
   8067c:	200e      	movs	r0, #14
   8067e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80680:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80684:	203b      	movs	r0, #59	; 0x3b
   80686:	4c11      	ldr	r4, [pc, #68]	; (806cc <board_init+0x68>)
   80688:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8068a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8068e:	2055      	movs	r0, #85	; 0x55
   80690:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80692:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80696:	2056      	movs	r0, #86	; 0x56
   80698:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8069a:	490d      	ldr	r1, [pc, #52]	; (806d0 <board_init+0x6c>)
   8069c:	2068      	movs	r0, #104	; 0x68
   8069e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   806a0:	490c      	ldr	r1, [pc, #48]	; (806d4 <board_init+0x70>)
   806a2:	205c      	movs	r0, #92	; 0x5c
   806a4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   806a6:	4a0c      	ldr	r2, [pc, #48]	; (806d8 <board_init+0x74>)
   806a8:	f44f 7140 	mov.w	r1, #768	; 0x300
   806ac:	480b      	ldr	r0, [pc, #44]	; (806dc <board_init+0x78>)
   806ae:	4b0c      	ldr	r3, [pc, #48]	; (806e0 <board_init+0x7c>)
   806b0:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   806b2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   806b6:	202b      	movs	r0, #43	; 0x2b
   806b8:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   806ba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   806be:	202a      	movs	r0, #42	; 0x2a
   806c0:	47a0      	blx	r4
   806c2:	bd10      	pop	{r4, pc}
   806c4:	400e1a50 	.word	0x400e1a50
   806c8:	00080a79 	.word	0x00080a79
   806cc:	00080785 	.word	0x00080785
   806d0:	28000079 	.word	0x28000079
   806d4:	28000001 	.word	0x28000001
   806d8:	08000001 	.word	0x08000001
   806dc:	400e0e00 	.word	0x400e0e00
   806e0:	00080855 	.word	0x00080855

000806e4 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   806e4:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   806e6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   806ea:	d016      	beq.n	8071a <pio_set_peripheral+0x36>
   806ec:	d80b      	bhi.n	80706 <pio_set_peripheral+0x22>
   806ee:	b149      	cbz	r1, 80704 <pio_set_peripheral+0x20>
   806f0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   806f4:	d105      	bne.n	80702 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   806f6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   806f8:	6f01      	ldr	r1, [r0, #112]	; 0x70
   806fa:	400b      	ands	r3, r1
   806fc:	ea23 0302 	bic.w	r3, r3, r2
   80700:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80702:	6042      	str	r2, [r0, #4]
   80704:	4770      	bx	lr
	switch (ul_type) {
   80706:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8070a:	d0fb      	beq.n	80704 <pio_set_peripheral+0x20>
   8070c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80710:	d0f8      	beq.n	80704 <pio_set_peripheral+0x20>
   80712:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80716:	d1f4      	bne.n	80702 <pio_set_peripheral+0x1e>
   80718:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   8071a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8071c:	4313      	orrs	r3, r2
   8071e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80720:	e7ef      	b.n	80702 <pio_set_peripheral+0x1e>

00080722 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80722:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   80724:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80728:	bf14      	ite	ne
   8072a:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   8072c:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8072e:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80732:	bf14      	ite	ne
   80734:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   80736:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   80738:	f012 0f02 	tst.w	r2, #2
   8073c:	d107      	bne.n	8074e <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   8073e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80742:	bf18      	it	ne
   80744:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   80748:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8074a:	6001      	str	r1, [r0, #0]
   8074c:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   8074e:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80752:	e7f9      	b.n	80748 <pio_set_input+0x26>

00080754 <pio_set_output>:
{
   80754:	b410      	push	{r4}
   80756:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   80758:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   8075a:	b944      	cbnz	r4, 8076e <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   8075c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   8075e:	b143      	cbz	r3, 80772 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   80760:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   80762:	b942      	cbnz	r2, 80776 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   80764:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   80766:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80768:	6001      	str	r1, [r0, #0]
}
   8076a:	bc10      	pop	{r4}
   8076c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   8076e:	6641      	str	r1, [r0, #100]	; 0x64
   80770:	e7f5      	b.n	8075e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   80772:	6541      	str	r1, [r0, #84]	; 0x54
   80774:	e7f5      	b.n	80762 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   80776:	6301      	str	r1, [r0, #48]	; 0x30
   80778:	e7f5      	b.n	80766 <pio_set_output+0x12>

0008077a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   8077a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8077c:	4770      	bx	lr

0008077e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8077e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80780:	4770      	bx	lr
	...

00080784 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80784:	b570      	push	{r4, r5, r6, lr}
   80786:	b082      	sub	sp, #8
   80788:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8078a:	0943      	lsrs	r3, r0, #5
   8078c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80790:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80794:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   80796:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   8079a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8079e:	d031      	beq.n	80804 <pio_configure_pin+0x80>
   807a0:	d816      	bhi.n	807d0 <pio_configure_pin+0x4c>
   807a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   807a6:	d01b      	beq.n	807e0 <pio_configure_pin+0x5c>
   807a8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   807ac:	d116      	bne.n	807dc <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   807ae:	f000 001f 	and.w	r0, r0, #31
   807b2:	2601      	movs	r6, #1
   807b4:	4086      	lsls	r6, r0
   807b6:	4632      	mov	r2, r6
   807b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   807bc:	4620      	mov	r0, r4
   807be:	4b22      	ldr	r3, [pc, #136]	; (80848 <pio_configure_pin+0xc4>)
   807c0:	4798      	blx	r3
	if (ul_pull_up_enable) {
   807c2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   807c6:	bf14      	ite	ne
   807c8:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   807ca:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   807cc:	2001      	movs	r0, #1
   807ce:	e017      	b.n	80800 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   807d0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   807d4:	d021      	beq.n	8081a <pio_configure_pin+0x96>
   807d6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   807da:	d01e      	beq.n	8081a <pio_configure_pin+0x96>
		return 0;
   807dc:	2000      	movs	r0, #0
   807de:	e00f      	b.n	80800 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   807e0:	f000 001f 	and.w	r0, r0, #31
   807e4:	2601      	movs	r6, #1
   807e6:	4086      	lsls	r6, r0
   807e8:	4632      	mov	r2, r6
   807ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   807ee:	4620      	mov	r0, r4
   807f0:	4b15      	ldr	r3, [pc, #84]	; (80848 <pio_configure_pin+0xc4>)
   807f2:	4798      	blx	r3
	if (ul_pull_up_enable) {
   807f4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   807f8:	bf14      	ite	ne
   807fa:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   807fc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   807fe:	2001      	movs	r0, #1
}
   80800:	b002      	add	sp, #8
   80802:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80804:	f000 011f 	and.w	r1, r0, #31
   80808:	2601      	movs	r6, #1
   8080a:	462a      	mov	r2, r5
   8080c:	fa06 f101 	lsl.w	r1, r6, r1
   80810:	4620      	mov	r0, r4
   80812:	4b0e      	ldr	r3, [pc, #56]	; (8084c <pio_configure_pin+0xc8>)
   80814:	4798      	blx	r3
	return 1;
   80816:	4630      	mov	r0, r6
		break;
   80818:	e7f2      	b.n	80800 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8081a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8081e:	f000 011f 	and.w	r1, r0, #31
   80822:	2601      	movs	r6, #1
   80824:	ea05 0306 	and.w	r3, r5, r6
   80828:	9300      	str	r3, [sp, #0]
   8082a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8082e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80832:	bf14      	ite	ne
   80834:	2200      	movne	r2, #0
   80836:	2201      	moveq	r2, #1
   80838:	fa06 f101 	lsl.w	r1, r6, r1
   8083c:	4620      	mov	r0, r4
   8083e:	4c04      	ldr	r4, [pc, #16]	; (80850 <pio_configure_pin+0xcc>)
   80840:	47a0      	blx	r4
	return 1;
   80842:	4630      	mov	r0, r6
		break;
   80844:	e7dc      	b.n	80800 <pio_configure_pin+0x7c>
   80846:	bf00      	nop
   80848:	000806e5 	.word	0x000806e5
   8084c:	00080723 	.word	0x00080723
   80850:	00080755 	.word	0x00080755

00080854 <pio_configure_pin_group>:
{
   80854:	b570      	push	{r4, r5, r6, lr}
   80856:	b082      	sub	sp, #8
   80858:	4605      	mov	r5, r0
   8085a:	460e      	mov	r6, r1
   8085c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   8085e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   80862:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80866:	d027      	beq.n	808b8 <pio_configure_pin_group+0x64>
   80868:	d811      	bhi.n	8088e <pio_configure_pin_group+0x3a>
   8086a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8086e:	d016      	beq.n	8089e <pio_configure_pin_group+0x4a>
   80870:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80874:	d111      	bne.n	8089a <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80876:	460a      	mov	r2, r1
   80878:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8087c:	4b19      	ldr	r3, [pc, #100]	; (808e4 <pio_configure_pin_group+0x90>)
   8087e:	4798      	blx	r3
	if (ul_pull_up_enable) {
   80880:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   80884:	bf14      	ite	ne
   80886:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   80888:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   8088a:	2001      	movs	r0, #1
   8088c:	e012      	b.n	808b4 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   8088e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80892:	d015      	beq.n	808c0 <pio_configure_pin_group+0x6c>
   80894:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80898:	d012      	beq.n	808c0 <pio_configure_pin_group+0x6c>
		return 0;
   8089a:	2000      	movs	r0, #0
   8089c:	e00a      	b.n	808b4 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8089e:	460a      	mov	r2, r1
   808a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   808a4:	4b0f      	ldr	r3, [pc, #60]	; (808e4 <pio_configure_pin_group+0x90>)
   808a6:	4798      	blx	r3
	if (ul_pull_up_enable) {
   808a8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   808ac:	bf14      	ite	ne
   808ae:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   808b0:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   808b2:	2001      	movs	r0, #1
}
   808b4:	b002      	add	sp, #8
   808b6:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   808b8:	4b0b      	ldr	r3, [pc, #44]	; (808e8 <pio_configure_pin_group+0x94>)
   808ba:	4798      	blx	r3
	return 1;
   808bc:	2001      	movs	r0, #1
		break;
   808be:	e7f9      	b.n	808b4 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   808c0:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   808c4:	f004 0301 	and.w	r3, r4, #1
   808c8:	9300      	str	r3, [sp, #0]
   808ca:	f3c4 0380 	ubfx	r3, r4, #2, #1
   808ce:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   808d2:	bf14      	ite	ne
   808d4:	2200      	movne	r2, #0
   808d6:	2201      	moveq	r2, #1
   808d8:	4631      	mov	r1, r6
   808da:	4628      	mov	r0, r5
   808dc:	4c03      	ldr	r4, [pc, #12]	; (808ec <pio_configure_pin_group+0x98>)
   808de:	47a0      	blx	r4
	return 1;
   808e0:	2001      	movs	r0, #1
		break;
   808e2:	e7e7      	b.n	808b4 <pio_configure_pin_group+0x60>
   808e4:	000806e5 	.word	0x000806e5
   808e8:	00080723 	.word	0x00080723
   808ec:	00080755 	.word	0x00080755

000808f0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   808f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   808f4:	4604      	mov	r4, r0
   808f6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   808f8:	4b0e      	ldr	r3, [pc, #56]	; (80934 <pio_handler_process+0x44>)
   808fa:	4798      	blx	r3
   808fc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   808fe:	4620      	mov	r0, r4
   80900:	4b0d      	ldr	r3, [pc, #52]	; (80938 <pio_handler_process+0x48>)
   80902:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80904:	4005      	ands	r5, r0
   80906:	d013      	beq.n	80930 <pio_handler_process+0x40>
   80908:	4c0c      	ldr	r4, [pc, #48]	; (8093c <pio_handler_process+0x4c>)
   8090a:	f104 0660 	add.w	r6, r4, #96	; 0x60
   8090e:	e003      	b.n	80918 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   80910:	42b4      	cmp	r4, r6
   80912:	d00d      	beq.n	80930 <pio_handler_process+0x40>
   80914:	3410      	adds	r4, #16
		while (status != 0) {
   80916:	b15d      	cbz	r5, 80930 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   80918:	6820      	ldr	r0, [r4, #0]
   8091a:	4540      	cmp	r0, r8
   8091c:	d1f8      	bne.n	80910 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8091e:	6861      	ldr	r1, [r4, #4]
   80920:	4229      	tst	r1, r5
   80922:	d0f5      	beq.n	80910 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80924:	68e3      	ldr	r3, [r4, #12]
   80926:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   80928:	6863      	ldr	r3, [r4, #4]
   8092a:	ea25 0503 	bic.w	r5, r5, r3
   8092e:	e7ef      	b.n	80910 <pio_handler_process+0x20>
   80930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80934:	0008077b 	.word	0x0008077b
   80938:	0008077f 	.word	0x0008077f
   8093c:	20070bac 	.word	0x20070bac

00080940 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80940:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80942:	210b      	movs	r1, #11
   80944:	4801      	ldr	r0, [pc, #4]	; (8094c <PIOA_Handler+0xc>)
   80946:	4b02      	ldr	r3, [pc, #8]	; (80950 <PIOA_Handler+0x10>)
   80948:	4798      	blx	r3
   8094a:	bd08      	pop	{r3, pc}
   8094c:	400e0e00 	.word	0x400e0e00
   80950:	000808f1 	.word	0x000808f1

00080954 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80954:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80956:	210c      	movs	r1, #12
   80958:	4801      	ldr	r0, [pc, #4]	; (80960 <PIOB_Handler+0xc>)
   8095a:	4b02      	ldr	r3, [pc, #8]	; (80964 <PIOB_Handler+0x10>)
   8095c:	4798      	blx	r3
   8095e:	bd08      	pop	{r3, pc}
   80960:	400e1000 	.word	0x400e1000
   80964:	000808f1 	.word	0x000808f1

00080968 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80968:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8096a:	210d      	movs	r1, #13
   8096c:	4801      	ldr	r0, [pc, #4]	; (80974 <PIOC_Handler+0xc>)
   8096e:	4b02      	ldr	r3, [pc, #8]	; (80978 <PIOC_Handler+0x10>)
   80970:	4798      	blx	r3
   80972:	bd08      	pop	{r3, pc}
   80974:	400e1200 	.word	0x400e1200
   80978:	000808f1 	.word	0x000808f1

0008097c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   8097c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8097e:	210e      	movs	r1, #14
   80980:	4801      	ldr	r0, [pc, #4]	; (80988 <PIOD_Handler+0xc>)
   80982:	4b02      	ldr	r3, [pc, #8]	; (8098c <PIOD_Handler+0x10>)
   80984:	4798      	blx	r3
   80986:	bd08      	pop	{r3, pc}
   80988:	400e1400 	.word	0x400e1400
   8098c:	000808f1 	.word	0x000808f1

00080990 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80990:	4a17      	ldr	r2, [pc, #92]	; (809f0 <pmc_switch_mck_to_pllack+0x60>)
   80992:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   80998:	4318      	orrs	r0, r3
   8099a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8099c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8099e:	f013 0f08 	tst.w	r3, #8
   809a2:	d10a      	bne.n	809ba <pmc_switch_mck_to_pllack+0x2a>
   809a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   809a8:	4911      	ldr	r1, [pc, #68]	; (809f0 <pmc_switch_mck_to_pllack+0x60>)
   809aa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   809ac:	f012 0f08 	tst.w	r2, #8
   809b0:	d103      	bne.n	809ba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   809b2:	3b01      	subs	r3, #1
   809b4:	d1f9      	bne.n	809aa <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   809b6:	2001      	movs	r0, #1
   809b8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   809ba:	4a0d      	ldr	r2, [pc, #52]	; (809f0 <pmc_switch_mck_to_pllack+0x60>)
   809bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
   809be:	f023 0303 	bic.w	r3, r3, #3
   809c2:	f043 0302 	orr.w	r3, r3, #2
   809c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   809c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   809ca:	f013 0f08 	tst.w	r3, #8
   809ce:	d10a      	bne.n	809e6 <pmc_switch_mck_to_pllack+0x56>
   809d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   809d4:	4906      	ldr	r1, [pc, #24]	; (809f0 <pmc_switch_mck_to_pllack+0x60>)
   809d6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   809d8:	f012 0f08 	tst.w	r2, #8
   809dc:	d105      	bne.n	809ea <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   809de:	3b01      	subs	r3, #1
   809e0:	d1f9      	bne.n	809d6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
   809e2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   809e4:	4770      	bx	lr
	return 0;
   809e6:	2000      	movs	r0, #0
   809e8:	4770      	bx	lr
   809ea:	2000      	movs	r0, #0
   809ec:	4770      	bx	lr
   809ee:	bf00      	nop
   809f0:	400e0600 	.word	0x400e0600

000809f4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   809f4:	b9c8      	cbnz	r0, 80a2a <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   809f6:	4a11      	ldr	r2, [pc, #68]	; (80a3c <pmc_switch_mainck_to_xtal+0x48>)
   809f8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   809fa:	0209      	lsls	r1, r1, #8
   809fc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   809fe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   80a02:	f023 0303 	bic.w	r3, r3, #3
   80a06:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   80a0a:	f043 0301 	orr.w	r3, r3, #1
   80a0e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80a10:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80a12:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80a14:	f013 0f01 	tst.w	r3, #1
   80a18:	d0fb      	beq.n	80a12 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   80a1a:	4a08      	ldr	r2, [pc, #32]	; (80a3c <pmc_switch_mainck_to_xtal+0x48>)
   80a1c:	6a13      	ldr	r3, [r2, #32]
   80a1e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   80a22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   80a26:	6213      	str	r3, [r2, #32]
   80a28:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a2a:	4904      	ldr	r1, [pc, #16]	; (80a3c <pmc_switch_mainck_to_xtal+0x48>)
   80a2c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   80a2e:	4a04      	ldr	r2, [pc, #16]	; (80a40 <pmc_switch_mainck_to_xtal+0x4c>)
   80a30:	401a      	ands	r2, r3
   80a32:	4b04      	ldr	r3, [pc, #16]	; (80a44 <pmc_switch_mainck_to_xtal+0x50>)
   80a34:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80a36:	620b      	str	r3, [r1, #32]
   80a38:	4770      	bx	lr
   80a3a:	bf00      	nop
   80a3c:	400e0600 	.word	0x400e0600
   80a40:	fec8fffc 	.word	0xfec8fffc
   80a44:	01370002 	.word	0x01370002

00080a48 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80a48:	4b02      	ldr	r3, [pc, #8]	; (80a54 <pmc_osc_is_ready_mainck+0xc>)
   80a4a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80a4c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80a50:	4770      	bx	lr
   80a52:	bf00      	nop
   80a54:	400e0600 	.word	0x400e0600

00080a58 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80a58:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80a5c:	4b01      	ldr	r3, [pc, #4]	; (80a64 <pmc_disable_pllack+0xc>)
   80a5e:	629a      	str	r2, [r3, #40]	; 0x28
   80a60:	4770      	bx	lr
   80a62:	bf00      	nop
   80a64:	400e0600 	.word	0x400e0600

00080a68 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80a68:	4b02      	ldr	r3, [pc, #8]	; (80a74 <pmc_is_locked_pllack+0xc>)
   80a6a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80a6c:	f000 0002 	and.w	r0, r0, #2
   80a70:	4770      	bx	lr
   80a72:	bf00      	nop
   80a74:	400e0600 	.word	0x400e0600

00080a78 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80a78:	282c      	cmp	r0, #44	; 0x2c
   80a7a:	d81e      	bhi.n	80aba <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   80a7c:	281f      	cmp	r0, #31
   80a7e:	d80c      	bhi.n	80a9a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80a80:	4b11      	ldr	r3, [pc, #68]	; (80ac8 <pmc_enable_periph_clk+0x50>)
   80a82:	699a      	ldr	r2, [r3, #24]
   80a84:	2301      	movs	r3, #1
   80a86:	4083      	lsls	r3, r0
   80a88:	4393      	bics	r3, r2
   80a8a:	d018      	beq.n	80abe <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   80a8c:	2301      	movs	r3, #1
   80a8e:	fa03 f000 	lsl.w	r0, r3, r0
   80a92:	4b0d      	ldr	r3, [pc, #52]	; (80ac8 <pmc_enable_periph_clk+0x50>)
   80a94:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80a96:	2000      	movs	r0, #0
   80a98:	4770      	bx	lr
		ul_id -= 32;
   80a9a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80a9c:	4b0a      	ldr	r3, [pc, #40]	; (80ac8 <pmc_enable_periph_clk+0x50>)
   80a9e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   80aa2:	2301      	movs	r3, #1
   80aa4:	4083      	lsls	r3, r0
   80aa6:	4393      	bics	r3, r2
   80aa8:	d00b      	beq.n	80ac2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   80aaa:	2301      	movs	r3, #1
   80aac:	fa03 f000 	lsl.w	r0, r3, r0
   80ab0:	4b05      	ldr	r3, [pc, #20]	; (80ac8 <pmc_enable_periph_clk+0x50>)
   80ab2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
   80ab6:	2000      	movs	r0, #0
   80ab8:	4770      	bx	lr
		return 1;
   80aba:	2001      	movs	r0, #1
   80abc:	4770      	bx	lr
	return 0;
   80abe:	2000      	movs	r0, #0
   80ac0:	4770      	bx	lr
   80ac2:	2000      	movs	r0, #0
}
   80ac4:	4770      	bx	lr
   80ac6:	bf00      	nop
   80ac8:	400e0600 	.word	0x400e0600

00080acc <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80acc:	b920      	cbnz	r0, 80ad8 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80ace:	4a05      	ldr	r2, [pc, #20]	; (80ae4 <pmc_set_writeprotect+0x18>)
   80ad0:	4b05      	ldr	r3, [pc, #20]	; (80ae8 <pmc_set_writeprotect+0x1c>)
   80ad2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80ad6:	4770      	bx	lr
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80ad8:	4a04      	ldr	r2, [pc, #16]	; (80aec <pmc_set_writeprotect+0x20>)
   80ada:	4b03      	ldr	r3, [pc, #12]	; (80ae8 <pmc_set_writeprotect+0x1c>)
   80adc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80ae0:	4770      	bx	lr
   80ae2:	bf00      	nop
   80ae4:	504d4300 	.word	0x504d4300
   80ae8:	400e0600 	.word	0x400e0600
   80aec:	504d4301 	.word	0x504d4301

00080af0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80af0:	e7fe      	b.n	80af0 <Dummy_Handler>
	...

00080af4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80af4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80af6:	4b1c      	ldr	r3, [pc, #112]	; (80b68 <Reset_Handler+0x74>)
   80af8:	4a1c      	ldr	r2, [pc, #112]	; (80b6c <Reset_Handler+0x78>)
   80afa:	429a      	cmp	r2, r3
   80afc:	d010      	beq.n	80b20 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   80afe:	4b1c      	ldr	r3, [pc, #112]	; (80b70 <Reset_Handler+0x7c>)
   80b00:	4a19      	ldr	r2, [pc, #100]	; (80b68 <Reset_Handler+0x74>)
   80b02:	429a      	cmp	r2, r3
   80b04:	d20c      	bcs.n	80b20 <Reset_Handler+0x2c>
   80b06:	3b01      	subs	r3, #1
   80b08:	1a9b      	subs	r3, r3, r2
   80b0a:	f023 0303 	bic.w	r3, r3, #3
   80b0e:	3304      	adds	r3, #4
   80b10:	4413      	add	r3, r2
   80b12:	4916      	ldr	r1, [pc, #88]	; (80b6c <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   80b14:	f851 0b04 	ldr.w	r0, [r1], #4
   80b18:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   80b1c:	429a      	cmp	r2, r3
   80b1e:	d1f9      	bne.n	80b14 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80b20:	4b14      	ldr	r3, [pc, #80]	; (80b74 <Reset_Handler+0x80>)
   80b22:	4a15      	ldr	r2, [pc, #84]	; (80b78 <Reset_Handler+0x84>)
   80b24:	429a      	cmp	r2, r3
   80b26:	d20a      	bcs.n	80b3e <Reset_Handler+0x4a>
   80b28:	3b01      	subs	r3, #1
   80b2a:	1a9b      	subs	r3, r3, r2
   80b2c:	f023 0303 	bic.w	r3, r3, #3
   80b30:	3304      	adds	r3, #4
   80b32:	4413      	add	r3, r2
		*pDest++ = 0;
   80b34:	2100      	movs	r1, #0
   80b36:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   80b3a:	4293      	cmp	r3, r2
   80b3c:	d1fb      	bne.n	80b36 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80b3e:	4b0f      	ldr	r3, [pc, #60]	; (80b7c <Reset_Handler+0x88>)
   80b40:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80b44:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   80b48:	490d      	ldr	r1, [pc, #52]	; (80b80 <Reset_Handler+0x8c>)
   80b4a:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80b4c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80b50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   80b54:	d203      	bcs.n	80b5e <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80b56:	688b      	ldr	r3, [r1, #8]
   80b58:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   80b5c:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80b5e:	4b09      	ldr	r3, [pc, #36]	; (80b84 <Reset_Handler+0x90>)
   80b60:	4798      	blx	r3

	/* Branch to main function */
	main();
   80b62:	4b09      	ldr	r3, [pc, #36]	; (80b88 <Reset_Handler+0x94>)
   80b64:	4798      	blx	r3
   80b66:	e7fe      	b.n	80b66 <Reset_Handler+0x72>
   80b68:	20070000 	.word	0x20070000
   80b6c:	00084750 	.word	0x00084750
   80b70:	20070af0 	.word	0x20070af0
   80b74:	20070c88 	.word	0x20070c88
   80b78:	20070af0 	.word	0x20070af0
   80b7c:	00080000 	.word	0x00080000
   80b80:	e000ed00 	.word	0xe000ed00
   80b84:	0008171d 	.word	0x0008171d
   80b88:	00080e3d 	.word	0x00080e3d

00080b8c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80b8c:	4b3d      	ldr	r3, [pc, #244]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b90:	f003 0303 	and.w	r3, r3, #3
   80b94:	2b03      	cmp	r3, #3
   80b96:	d80e      	bhi.n	80bb6 <SystemCoreClockUpdate+0x2a>
   80b98:	e8df f003 	tbb	[pc, r3]
   80b9c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80ba0:	4b39      	ldr	r3, [pc, #228]	; (80c88 <SystemCoreClockUpdate+0xfc>)
   80ba2:	695b      	ldr	r3, [r3, #20]
   80ba4:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80ba8:	bf14      	ite	ne
   80baa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80bae:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80bb2:	4b36      	ldr	r3, [pc, #216]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80bb4:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80bb6:	4b33      	ldr	r3, [pc, #204]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80bba:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80bbe:	2b70      	cmp	r3, #112	; 0x70
   80bc0:	d057      	beq.n	80c72 <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80bc2:	4b30      	ldr	r3, [pc, #192]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80bc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80bc6:	4931      	ldr	r1, [pc, #196]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80bc8:	f3c2 1202 	ubfx	r2, r2, #4, #3
   80bcc:	680b      	ldr	r3, [r1, #0]
   80bce:	40d3      	lsrs	r3, r2
   80bd0:	600b      	str	r3, [r1, #0]
   80bd2:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80bd4:	4b2b      	ldr	r3, [pc, #172]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80bd6:	6a1b      	ldr	r3, [r3, #32]
   80bd8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80bdc:	d003      	beq.n	80be6 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80bde:	4a2c      	ldr	r2, [pc, #176]	; (80c90 <SystemCoreClockUpdate+0x104>)
   80be0:	4b2a      	ldr	r3, [pc, #168]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80be2:	601a      	str	r2, [r3, #0]
   80be4:	e7e7      	b.n	80bb6 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80be6:	4a2b      	ldr	r2, [pc, #172]	; (80c94 <SystemCoreClockUpdate+0x108>)
   80be8:	4b28      	ldr	r3, [pc, #160]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80bea:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80bec:	4b25      	ldr	r3, [pc, #148]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80bee:	6a1b      	ldr	r3, [r3, #32]
   80bf0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80bf4:	2b10      	cmp	r3, #16
   80bf6:	d005      	beq.n	80c04 <SystemCoreClockUpdate+0x78>
   80bf8:	2b20      	cmp	r3, #32
   80bfa:	d1dc      	bne.n	80bb6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   80bfc:	4a24      	ldr	r2, [pc, #144]	; (80c90 <SystemCoreClockUpdate+0x104>)
   80bfe:	4b23      	ldr	r3, [pc, #140]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80c00:	601a      	str	r2, [r3, #0]
				break;
   80c02:	e7d8      	b.n	80bb6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   80c04:	4a24      	ldr	r2, [pc, #144]	; (80c98 <SystemCoreClockUpdate+0x10c>)
   80c06:	4b21      	ldr	r3, [pc, #132]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80c08:	601a      	str	r2, [r3, #0]
				break;
   80c0a:	e7d4      	b.n	80bb6 <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80c0c:	4b1d      	ldr	r3, [pc, #116]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80c0e:	6a1b      	ldr	r3, [r3, #32]
   80c10:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80c14:	d00c      	beq.n	80c30 <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80c16:	4a1e      	ldr	r2, [pc, #120]	; (80c90 <SystemCoreClockUpdate+0x104>)
   80c18:	4b1c      	ldr	r3, [pc, #112]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80c1a:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80c1c:	4b19      	ldr	r3, [pc, #100]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c20:	f003 0303 	and.w	r3, r3, #3
   80c24:	2b02      	cmp	r3, #2
   80c26:	d016      	beq.n	80c56 <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80c28:	4a1c      	ldr	r2, [pc, #112]	; (80c9c <SystemCoreClockUpdate+0x110>)
   80c2a:	4b18      	ldr	r3, [pc, #96]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80c2c:	601a      	str	r2, [r3, #0]
   80c2e:	e7c2      	b.n	80bb6 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80c30:	4a18      	ldr	r2, [pc, #96]	; (80c94 <SystemCoreClockUpdate+0x108>)
   80c32:	4b16      	ldr	r3, [pc, #88]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80c34:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80c36:	4b13      	ldr	r3, [pc, #76]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80c38:	6a1b      	ldr	r3, [r3, #32]
   80c3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c3e:	2b10      	cmp	r3, #16
   80c40:	d005      	beq.n	80c4e <SystemCoreClockUpdate+0xc2>
   80c42:	2b20      	cmp	r3, #32
   80c44:	d1ea      	bne.n	80c1c <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   80c46:	4a12      	ldr	r2, [pc, #72]	; (80c90 <SystemCoreClockUpdate+0x104>)
   80c48:	4b10      	ldr	r3, [pc, #64]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80c4a:	601a      	str	r2, [r3, #0]
				break;
   80c4c:	e7e6      	b.n	80c1c <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   80c4e:	4a12      	ldr	r2, [pc, #72]	; (80c98 <SystemCoreClockUpdate+0x10c>)
   80c50:	4b0e      	ldr	r3, [pc, #56]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80c52:	601a      	str	r2, [r3, #0]
				break;
   80c54:	e7e2      	b.n	80c1c <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80c56:	4a0b      	ldr	r2, [pc, #44]	; (80c84 <SystemCoreClockUpdate+0xf8>)
   80c58:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80c5a:	6a92      	ldr	r2, [r2, #40]	; 0x28
   80c5c:	480b      	ldr	r0, [pc, #44]	; (80c8c <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80c5e:	f3c1 410a 	ubfx	r1, r1, #16, #11
   80c62:	6803      	ldr	r3, [r0, #0]
   80c64:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80c68:	b2d2      	uxtb	r2, r2
   80c6a:	fbb3 f3f2 	udiv	r3, r3, r2
   80c6e:	6003      	str	r3, [r0, #0]
   80c70:	e7a1      	b.n	80bb6 <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   80c72:	4a06      	ldr	r2, [pc, #24]	; (80c8c <SystemCoreClockUpdate+0x100>)
   80c74:	6813      	ldr	r3, [r2, #0]
   80c76:	490a      	ldr	r1, [pc, #40]	; (80ca0 <SystemCoreClockUpdate+0x114>)
   80c78:	fba1 1303 	umull	r1, r3, r1, r3
   80c7c:	085b      	lsrs	r3, r3, #1
   80c7e:	6013      	str	r3, [r2, #0]
   80c80:	4770      	bx	lr
   80c82:	bf00      	nop
   80c84:	400e0600 	.word	0x400e0600
   80c88:	400e1a10 	.word	0x400e1a10
   80c8c:	2007013c 	.word	0x2007013c
   80c90:	00b71b00 	.word	0x00b71b00
   80c94:	003d0900 	.word	0x003d0900
   80c98:	007a1200 	.word	0x007a1200
   80c9c:	0e4e1c00 	.word	0x0e4e1c00
   80ca0:	aaaaaaab 	.word	0xaaaaaaab

00080ca4 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80ca4:	4b0a      	ldr	r3, [pc, #40]	; (80cd0 <_sbrk+0x2c>)
   80ca6:	681b      	ldr	r3, [r3, #0]
   80ca8:	b153      	cbz	r3, 80cc0 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   80caa:	4b09      	ldr	r3, [pc, #36]	; (80cd0 <_sbrk+0x2c>)
   80cac:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80cae:	181a      	adds	r2, r3, r0
   80cb0:	4908      	ldr	r1, [pc, #32]	; (80cd4 <_sbrk+0x30>)
   80cb2:	4291      	cmp	r1, r2
   80cb4:	db08      	blt.n	80cc8 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   80cb6:	4610      	mov	r0, r2
   80cb8:	4a05      	ldr	r2, [pc, #20]	; (80cd0 <_sbrk+0x2c>)
   80cba:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80cbc:	4618      	mov	r0, r3
   80cbe:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   80cc0:	4a05      	ldr	r2, [pc, #20]	; (80cd8 <_sbrk+0x34>)
   80cc2:	4b03      	ldr	r3, [pc, #12]	; (80cd0 <_sbrk+0x2c>)
   80cc4:	601a      	str	r2, [r3, #0]
   80cc6:	e7f0      	b.n	80caa <_sbrk+0x6>
		return (caddr_t) -1;	
   80cc8:	f04f 30ff 	mov.w	r0, #4294967295
}
   80ccc:	4770      	bx	lr
   80cce:	bf00      	nop
   80cd0:	20070c1c 	.word	0x20070c1c
   80cd4:	20087ffc 	.word	0x20087ffc
   80cd8:	20072c88 	.word	0x20072c88

00080cdc <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80cdc:	f04f 30ff 	mov.w	r0, #4294967295
   80ce0:	4770      	bx	lr

00080ce2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80ce2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80ce6:	604b      	str	r3, [r1, #4]

	return 0;
}
   80ce8:	2000      	movs	r0, #0
   80cea:	4770      	bx	lr

00080cec <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80cec:	2001      	movs	r0, #1
   80cee:	4770      	bx	lr

00080cf0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80cf0:	2000      	movs	r0, #0
   80cf2:	4770      	bx	lr

00080cf4 <usart_serial_getchar>:
{
   80cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
   80cf6:	b083      	sub	sp, #12
   80cf8:	4604      	mov	r4, r0
   80cfa:	460d      	mov	r5, r1
	uint32_t val = 0;
   80cfc:	2300      	movs	r3, #0
   80cfe:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
   80d00:	4b20      	ldr	r3, [pc, #128]	; (80d84 <usart_serial_getchar+0x90>)
   80d02:	4298      	cmp	r0, r3
   80d04:	d00d      	beq.n	80d22 <usart_serial_getchar+0x2e>
	if (USART0 == p_usart) {
   80d06:	4b20      	ldr	r3, [pc, #128]	; (80d88 <usart_serial_getchar+0x94>)
   80d08:	4298      	cmp	r0, r3
   80d0a:	d012      	beq.n	80d32 <usart_serial_getchar+0x3e>
	if (USART1 == p_usart) {
   80d0c:	4b1f      	ldr	r3, [pc, #124]	; (80d8c <usart_serial_getchar+0x98>)
   80d0e:	4298      	cmp	r0, r3
   80d10:	d019      	beq.n	80d46 <usart_serial_getchar+0x52>
	if (USART2 == p_usart) {
   80d12:	4b1f      	ldr	r3, [pc, #124]	; (80d90 <usart_serial_getchar+0x9c>)
   80d14:	429c      	cmp	r4, r3
   80d16:	d020      	beq.n	80d5a <usart_serial_getchar+0x66>
	if (USART3 == p_usart) {
   80d18:	4b1e      	ldr	r3, [pc, #120]	; (80d94 <usart_serial_getchar+0xa0>)
   80d1a:	429c      	cmp	r4, r3
   80d1c:	d027      	beq.n	80d6e <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80d1e:	b003      	add	sp, #12
   80d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   80d22:	461f      	mov	r7, r3
   80d24:	4e1c      	ldr	r6, [pc, #112]	; (80d98 <usart_serial_getchar+0xa4>)
   80d26:	4629      	mov	r1, r5
   80d28:	4638      	mov	r0, r7
   80d2a:	47b0      	blx	r6
   80d2c:	2800      	cmp	r0, #0
   80d2e:	d1fa      	bne.n	80d26 <usart_serial_getchar+0x32>
   80d30:	e7ef      	b.n	80d12 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   80d32:	461f      	mov	r7, r3
   80d34:	4e19      	ldr	r6, [pc, #100]	; (80d9c <usart_serial_getchar+0xa8>)
   80d36:	a901      	add	r1, sp, #4
   80d38:	4638      	mov	r0, r7
   80d3a:	47b0      	blx	r6
   80d3c:	2800      	cmp	r0, #0
   80d3e:	d1fa      	bne.n	80d36 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   80d40:	9b01      	ldr	r3, [sp, #4]
   80d42:	702b      	strb	r3, [r5, #0]
   80d44:	e7e8      	b.n	80d18 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   80d46:	461e      	mov	r6, r3
   80d48:	4c14      	ldr	r4, [pc, #80]	; (80d9c <usart_serial_getchar+0xa8>)
   80d4a:	a901      	add	r1, sp, #4
   80d4c:	4630      	mov	r0, r6
   80d4e:	47a0      	blx	r4
   80d50:	2800      	cmp	r0, #0
   80d52:	d1fa      	bne.n	80d4a <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80d54:	9b01      	ldr	r3, [sp, #4]
   80d56:	702b      	strb	r3, [r5, #0]
   80d58:	e7e1      	b.n	80d1e <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80d5a:	461e      	mov	r6, r3
   80d5c:	4c0f      	ldr	r4, [pc, #60]	; (80d9c <usart_serial_getchar+0xa8>)
   80d5e:	a901      	add	r1, sp, #4
   80d60:	4630      	mov	r0, r6
   80d62:	47a0      	blx	r4
   80d64:	2800      	cmp	r0, #0
   80d66:	d1fa      	bne.n	80d5e <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   80d68:	9b01      	ldr	r3, [sp, #4]
   80d6a:	702b      	strb	r3, [r5, #0]
   80d6c:	e7d7      	b.n	80d1e <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80d6e:	461e      	mov	r6, r3
   80d70:	4c0a      	ldr	r4, [pc, #40]	; (80d9c <usart_serial_getchar+0xa8>)
   80d72:	a901      	add	r1, sp, #4
   80d74:	4630      	mov	r0, r6
   80d76:	47a0      	blx	r4
   80d78:	2800      	cmp	r0, #0
   80d7a:	d1fa      	bne.n	80d72 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   80d7c:	9b01      	ldr	r3, [sp, #4]
   80d7e:	702b      	strb	r3, [r5, #0]
}
   80d80:	e7cd      	b.n	80d1e <usart_serial_getchar+0x2a>
   80d82:	bf00      	nop
   80d84:	400e0800 	.word	0x400e0800
   80d88:	40098000 	.word	0x40098000
   80d8c:	4009c000 	.word	0x4009c000
   80d90:	400a0000 	.word	0x400a0000
   80d94:	400a4000 	.word	0x400a4000
   80d98:	000805ef 	.word	0x000805ef
   80d9c:	000803e9 	.word	0x000803e9

00080da0 <usart_serial_putchar>:
{
   80da0:	b570      	push	{r4, r5, r6, lr}
   80da2:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   80da4:	4b1e      	ldr	r3, [pc, #120]	; (80e20 <usart_serial_putchar+0x80>)
   80da6:	4298      	cmp	r0, r3
   80da8:	d00d      	beq.n	80dc6 <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   80daa:	4b1e      	ldr	r3, [pc, #120]	; (80e24 <usart_serial_putchar+0x84>)
   80dac:	4298      	cmp	r0, r3
   80dae:	d013      	beq.n	80dd8 <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   80db0:	4b1d      	ldr	r3, [pc, #116]	; (80e28 <usart_serial_putchar+0x88>)
   80db2:	4298      	cmp	r0, r3
   80db4:	d019      	beq.n	80dea <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   80db6:	4b1d      	ldr	r3, [pc, #116]	; (80e2c <usart_serial_putchar+0x8c>)
   80db8:	4298      	cmp	r0, r3
   80dba:	d01f      	beq.n	80dfc <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   80dbc:	4b1c      	ldr	r3, [pc, #112]	; (80e30 <usart_serial_putchar+0x90>)
   80dbe:	4298      	cmp	r0, r3
   80dc0:	d025      	beq.n	80e0e <usart_serial_putchar+0x6e>
	return 0;
   80dc2:	2000      	movs	r0, #0
}
   80dc4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   80dc6:	461e      	mov	r6, r3
   80dc8:	4d1a      	ldr	r5, [pc, #104]	; (80e34 <usart_serial_putchar+0x94>)
   80dca:	4621      	mov	r1, r4
   80dcc:	4630      	mov	r0, r6
   80dce:	47a8      	blx	r5
   80dd0:	2800      	cmp	r0, #0
   80dd2:	d1fa      	bne.n	80dca <usart_serial_putchar+0x2a>
		return 1;
   80dd4:	2001      	movs	r0, #1
   80dd6:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80dd8:	461e      	mov	r6, r3
   80dda:	4d17      	ldr	r5, [pc, #92]	; (80e38 <usart_serial_putchar+0x98>)
   80ddc:	4621      	mov	r1, r4
   80dde:	4630      	mov	r0, r6
   80de0:	47a8      	blx	r5
   80de2:	2800      	cmp	r0, #0
   80de4:	d1fa      	bne.n	80ddc <usart_serial_putchar+0x3c>
		return 1;
   80de6:	2001      	movs	r0, #1
   80de8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80dea:	461e      	mov	r6, r3
   80dec:	4d12      	ldr	r5, [pc, #72]	; (80e38 <usart_serial_putchar+0x98>)
   80dee:	4621      	mov	r1, r4
   80df0:	4630      	mov	r0, r6
   80df2:	47a8      	blx	r5
   80df4:	2800      	cmp	r0, #0
   80df6:	d1fa      	bne.n	80dee <usart_serial_putchar+0x4e>
		return 1;
   80df8:	2001      	movs	r0, #1
   80dfa:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80dfc:	461e      	mov	r6, r3
   80dfe:	4d0e      	ldr	r5, [pc, #56]	; (80e38 <usart_serial_putchar+0x98>)
   80e00:	4621      	mov	r1, r4
   80e02:	4630      	mov	r0, r6
   80e04:	47a8      	blx	r5
   80e06:	2800      	cmp	r0, #0
   80e08:	d1fa      	bne.n	80e00 <usart_serial_putchar+0x60>
		return 1;
   80e0a:	2001      	movs	r0, #1
   80e0c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80e0e:	461e      	mov	r6, r3
   80e10:	4d09      	ldr	r5, [pc, #36]	; (80e38 <usart_serial_putchar+0x98>)
   80e12:	4621      	mov	r1, r4
   80e14:	4630      	mov	r0, r6
   80e16:	47a8      	blx	r5
   80e18:	2800      	cmp	r0, #0
   80e1a:	d1fa      	bne.n	80e12 <usart_serial_putchar+0x72>
		return 1;
   80e1c:	2001      	movs	r0, #1
   80e1e:	bd70      	pop	{r4, r5, r6, pc}
   80e20:	400e0800 	.word	0x400e0800
   80e24:	40098000 	.word	0x40098000
   80e28:	4009c000 	.word	0x4009c000
   80e2c:	400a0000 	.word	0x400a0000
   80e30:	400a4000 	.word	0x400a4000
   80e34:	000805df 	.word	0x000805df
   80e38:	000803d5 	.word	0x000803d5

00080e3c <main>:
	printf("Console ready\n");
	printf("=============\n");
}

int main (void)
{
   80e3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80e40:	b085      	sub	sp, #20
	sysclk_init();
   80e42:	4b28      	ldr	r3, [pc, #160]	; (80ee4 <main+0xa8>)
   80e44:	4798      	blx	r3
	board_init();
   80e46:	4b28      	ldr	r3, [pc, #160]	; (80ee8 <main+0xac>)
   80e48:	4798      	blx	r3
   80e4a:	2008      	movs	r0, #8
   80e4c:	4d27      	ldr	r5, [pc, #156]	; (80eec <main+0xb0>)
   80e4e:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80e50:	4c27      	ldr	r4, [pc, #156]	; (80ef0 <main+0xb4>)
   80e52:	4b28      	ldr	r3, [pc, #160]	; (80ef4 <main+0xb8>)
   80e54:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80e56:	4a28      	ldr	r2, [pc, #160]	; (80ef8 <main+0xbc>)
   80e58:	4b28      	ldr	r3, [pc, #160]	; (80efc <main+0xc0>)
   80e5a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80e5c:	4a28      	ldr	r2, [pc, #160]	; (80f00 <main+0xc4>)
   80e5e:	4b29      	ldr	r3, [pc, #164]	; (80f04 <main+0xc8>)
   80e60:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80e62:	4b29      	ldr	r3, [pc, #164]	; (80f08 <main+0xcc>)
   80e64:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80e66:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80e6a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80e6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e70:	9303      	str	r3, [sp, #12]
   80e72:	2008      	movs	r0, #8
   80e74:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
   80e76:	a901      	add	r1, sp, #4
   80e78:	4620      	mov	r0, r4
   80e7a:	4b24      	ldr	r3, [pc, #144]	; (80f0c <main+0xd0>)
   80e7c:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80e7e:	4d24      	ldr	r5, [pc, #144]	; (80f10 <main+0xd4>)
   80e80:	682b      	ldr	r3, [r5, #0]
   80e82:	2100      	movs	r1, #0
   80e84:	6898      	ldr	r0, [r3, #8]
   80e86:	4c23      	ldr	r4, [pc, #140]	; (80f14 <main+0xd8>)
   80e88:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80e8a:	682b      	ldr	r3, [r5, #0]
   80e8c:	2100      	movs	r1, #0
   80e8e:	6858      	ldr	r0, [r3, #4]
   80e90:	47a0      	blx	r4
	printf("Console ready\n");
   80e92:	4821      	ldr	r0, [pc, #132]	; (80f18 <main+0xdc>)
   80e94:	4c21      	ldr	r4, [pc, #132]	; (80f1c <main+0xe0>)
   80e96:	47a0      	blx	r4
	printf("=============\n");
   80e98:	4821      	ldr	r0, [pc, #132]	; (80f20 <main+0xe4>)
   80e9a:	47a0      	blx	r4
	configureConsole();
	
	init_motors();
   80e9c:	4b21      	ldr	r3, [pc, #132]	; (80f24 <main+0xe8>)
   80e9e:	4798      	blx	r3
	int target_speed = 50;
	while (1)
	{
		set_direction(FORWARD);
   80ea0:	f8df 909c 	ldr.w	r9, [pc, #156]	; 80f40 <main+0x104>
		accelerate(target_speed);
   80ea4:	2432      	movs	r4, #50	; 0x32
		drive_forward(target_speed);
		delay_ms(5000);
   80ea6:	f8df 809c 	ldr.w	r8, [pc, #156]	; 80f44 <main+0x108>
		set_direction(FORWARD);
   80eaa:	2001      	movs	r0, #1
   80eac:	47c8      	blx	r9
		accelerate(target_speed);
   80eae:	4620      	mov	r0, r4
   80eb0:	4f1d      	ldr	r7, [pc, #116]	; (80f28 <main+0xec>)
   80eb2:	47b8      	blx	r7
		drive_forward(target_speed);
   80eb4:	4620      	mov	r0, r4
   80eb6:	4b1d      	ldr	r3, [pc, #116]	; (80f2c <main+0xf0>)
   80eb8:	4798      	blx	r3
		delay_ms(5000);
   80eba:	4640      	mov	r0, r8
   80ebc:	4d1c      	ldr	r5, [pc, #112]	; (80f30 <main+0xf4>)
   80ebe:	47a8      	blx	r5
		int start_speed = target_speed;
		decelerate(start_speed);
   80ec0:	4620      	mov	r0, r4
   80ec2:	4e1c      	ldr	r6, [pc, #112]	; (80f34 <main+0xf8>)
   80ec4:	47b0      	blx	r6
		set_direction(REVERSE);
   80ec6:	2000      	movs	r0, #0
   80ec8:	47c8      	blx	r9
		accelerate(target_speed);
   80eca:	4620      	mov	r0, r4
   80ecc:	47b8      	blx	r7
		drive_backwards(50);
   80ece:	4620      	mov	r0, r4
   80ed0:	4b19      	ldr	r3, [pc, #100]	; (80f38 <main+0xfc>)
   80ed2:	4798      	blx	r3
		delay_ms(5000);	
   80ed4:	4640      	mov	r0, r8
   80ed6:	47a8      	blx	r5
		decelerate(start_speed);
   80ed8:	4620      	mov	r0, r4
   80eda:	47b0      	blx	r6
		delay_ms(1000);
   80edc:	4817      	ldr	r0, [pc, #92]	; (80f3c <main+0x100>)
   80ede:	47a8      	blx	r5
   80ee0:	e7e3      	b.n	80eaa <main+0x6e>
   80ee2:	bf00      	nop
   80ee4:	00080601 	.word	0x00080601
   80ee8:	00080665 	.word	0x00080665
   80eec:	00080a79 	.word	0x00080a79
   80ef0:	400e0800 	.word	0x400e0800
   80ef4:	20070c5c 	.word	0x20070c5c
   80ef8:	00080da1 	.word	0x00080da1
   80efc:	20070c58 	.word	0x20070c58
   80f00:	00080cf5 	.word	0x00080cf5
   80f04:	20070c54 	.word	0x20070c54
   80f08:	0501bd00 	.word	0x0501bd00
   80f0c:	000805a9 	.word	0x000805a9
   80f10:	20070140 	.word	0x20070140
   80f14:	00081831 	.word	0x00081831
   80f18:	0008459c 	.word	0x0008459c
   80f1c:	0008176d 	.word	0x0008176d
   80f20:	000845ac 	.word	0x000845ac
   80f24:	00080161 	.word	0x00080161
   80f28:	000801fd 	.word	0x000801fd
   80f2c:	000801a9 	.word	0x000801a9
   80f30:	20070001 	.word	0x20070001
   80f34:	00080235 	.word	0x00080235
   80f38:	000801bd 	.word	0x000801bd
   80f3c:	005b8d80 	.word	0x005b8d80
   80f40:	000801d1 	.word	0x000801d1
   80f44:	01c9c380 	.word	0x01c9c380

00080f48 <__aeabi_drsub>:
   80f48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80f4c:	e002      	b.n	80f54 <__adddf3>
   80f4e:	bf00      	nop

00080f50 <__aeabi_dsub>:
   80f50:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080f54 <__adddf3>:
   80f54:	b530      	push	{r4, r5, lr}
   80f56:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80f5a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80f5e:	ea94 0f05 	teq	r4, r5
   80f62:	bf08      	it	eq
   80f64:	ea90 0f02 	teqeq	r0, r2
   80f68:	bf1f      	itttt	ne
   80f6a:	ea54 0c00 	orrsne.w	ip, r4, r0
   80f6e:	ea55 0c02 	orrsne.w	ip, r5, r2
   80f72:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80f76:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80f7a:	f000 80e2 	beq.w	81142 <__adddf3+0x1ee>
   80f7e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80f82:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80f86:	bfb8      	it	lt
   80f88:	426d      	neglt	r5, r5
   80f8a:	dd0c      	ble.n	80fa6 <__adddf3+0x52>
   80f8c:	442c      	add	r4, r5
   80f8e:	ea80 0202 	eor.w	r2, r0, r2
   80f92:	ea81 0303 	eor.w	r3, r1, r3
   80f96:	ea82 0000 	eor.w	r0, r2, r0
   80f9a:	ea83 0101 	eor.w	r1, r3, r1
   80f9e:	ea80 0202 	eor.w	r2, r0, r2
   80fa2:	ea81 0303 	eor.w	r3, r1, r3
   80fa6:	2d36      	cmp	r5, #54	; 0x36
   80fa8:	bf88      	it	hi
   80faa:	bd30      	pophi	{r4, r5, pc}
   80fac:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80fb0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80fb4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80fb8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80fbc:	d002      	beq.n	80fc4 <__adddf3+0x70>
   80fbe:	4240      	negs	r0, r0
   80fc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80fc4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80fc8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80fcc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80fd0:	d002      	beq.n	80fd8 <__adddf3+0x84>
   80fd2:	4252      	negs	r2, r2
   80fd4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80fd8:	ea94 0f05 	teq	r4, r5
   80fdc:	f000 80a7 	beq.w	8112e <__adddf3+0x1da>
   80fe0:	f1a4 0401 	sub.w	r4, r4, #1
   80fe4:	f1d5 0e20 	rsbs	lr, r5, #32
   80fe8:	db0d      	blt.n	81006 <__adddf3+0xb2>
   80fea:	fa02 fc0e 	lsl.w	ip, r2, lr
   80fee:	fa22 f205 	lsr.w	r2, r2, r5
   80ff2:	1880      	adds	r0, r0, r2
   80ff4:	f141 0100 	adc.w	r1, r1, #0
   80ff8:	fa03 f20e 	lsl.w	r2, r3, lr
   80ffc:	1880      	adds	r0, r0, r2
   80ffe:	fa43 f305 	asr.w	r3, r3, r5
   81002:	4159      	adcs	r1, r3
   81004:	e00e      	b.n	81024 <__adddf3+0xd0>
   81006:	f1a5 0520 	sub.w	r5, r5, #32
   8100a:	f10e 0e20 	add.w	lr, lr, #32
   8100e:	2a01      	cmp	r2, #1
   81010:	fa03 fc0e 	lsl.w	ip, r3, lr
   81014:	bf28      	it	cs
   81016:	f04c 0c02 	orrcs.w	ip, ip, #2
   8101a:	fa43 f305 	asr.w	r3, r3, r5
   8101e:	18c0      	adds	r0, r0, r3
   81020:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81024:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81028:	d507      	bpl.n	8103a <__adddf3+0xe6>
   8102a:	f04f 0e00 	mov.w	lr, #0
   8102e:	f1dc 0c00 	rsbs	ip, ip, #0
   81032:	eb7e 0000 	sbcs.w	r0, lr, r0
   81036:	eb6e 0101 	sbc.w	r1, lr, r1
   8103a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8103e:	d31b      	bcc.n	81078 <__adddf3+0x124>
   81040:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81044:	d30c      	bcc.n	81060 <__adddf3+0x10c>
   81046:	0849      	lsrs	r1, r1, #1
   81048:	ea5f 0030 	movs.w	r0, r0, rrx
   8104c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81050:	f104 0401 	add.w	r4, r4, #1
   81054:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81058:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   8105c:	f080 809a 	bcs.w	81194 <__adddf3+0x240>
   81060:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81064:	bf08      	it	eq
   81066:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8106a:	f150 0000 	adcs.w	r0, r0, #0
   8106e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81072:	ea41 0105 	orr.w	r1, r1, r5
   81076:	bd30      	pop	{r4, r5, pc}
   81078:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8107c:	4140      	adcs	r0, r0
   8107e:	eb41 0101 	adc.w	r1, r1, r1
   81082:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81086:	f1a4 0401 	sub.w	r4, r4, #1
   8108a:	d1e9      	bne.n	81060 <__adddf3+0x10c>
   8108c:	f091 0f00 	teq	r1, #0
   81090:	bf04      	itt	eq
   81092:	4601      	moveq	r1, r0
   81094:	2000      	moveq	r0, #0
   81096:	fab1 f381 	clz	r3, r1
   8109a:	bf08      	it	eq
   8109c:	3320      	addeq	r3, #32
   8109e:	f1a3 030b 	sub.w	r3, r3, #11
   810a2:	f1b3 0220 	subs.w	r2, r3, #32
   810a6:	da0c      	bge.n	810c2 <__adddf3+0x16e>
   810a8:	320c      	adds	r2, #12
   810aa:	dd08      	ble.n	810be <__adddf3+0x16a>
   810ac:	f102 0c14 	add.w	ip, r2, #20
   810b0:	f1c2 020c 	rsb	r2, r2, #12
   810b4:	fa01 f00c 	lsl.w	r0, r1, ip
   810b8:	fa21 f102 	lsr.w	r1, r1, r2
   810bc:	e00c      	b.n	810d8 <__adddf3+0x184>
   810be:	f102 0214 	add.w	r2, r2, #20
   810c2:	bfd8      	it	le
   810c4:	f1c2 0c20 	rsble	ip, r2, #32
   810c8:	fa01 f102 	lsl.w	r1, r1, r2
   810cc:	fa20 fc0c 	lsr.w	ip, r0, ip
   810d0:	bfdc      	itt	le
   810d2:	ea41 010c 	orrle.w	r1, r1, ip
   810d6:	4090      	lslle	r0, r2
   810d8:	1ae4      	subs	r4, r4, r3
   810da:	bfa2      	ittt	ge
   810dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   810e0:	4329      	orrge	r1, r5
   810e2:	bd30      	popge	{r4, r5, pc}
   810e4:	ea6f 0404 	mvn.w	r4, r4
   810e8:	3c1f      	subs	r4, #31
   810ea:	da1c      	bge.n	81126 <__adddf3+0x1d2>
   810ec:	340c      	adds	r4, #12
   810ee:	dc0e      	bgt.n	8110e <__adddf3+0x1ba>
   810f0:	f104 0414 	add.w	r4, r4, #20
   810f4:	f1c4 0220 	rsb	r2, r4, #32
   810f8:	fa20 f004 	lsr.w	r0, r0, r4
   810fc:	fa01 f302 	lsl.w	r3, r1, r2
   81100:	ea40 0003 	orr.w	r0, r0, r3
   81104:	fa21 f304 	lsr.w	r3, r1, r4
   81108:	ea45 0103 	orr.w	r1, r5, r3
   8110c:	bd30      	pop	{r4, r5, pc}
   8110e:	f1c4 040c 	rsb	r4, r4, #12
   81112:	f1c4 0220 	rsb	r2, r4, #32
   81116:	fa20 f002 	lsr.w	r0, r0, r2
   8111a:	fa01 f304 	lsl.w	r3, r1, r4
   8111e:	ea40 0003 	orr.w	r0, r0, r3
   81122:	4629      	mov	r1, r5
   81124:	bd30      	pop	{r4, r5, pc}
   81126:	fa21 f004 	lsr.w	r0, r1, r4
   8112a:	4629      	mov	r1, r5
   8112c:	bd30      	pop	{r4, r5, pc}
   8112e:	f094 0f00 	teq	r4, #0
   81132:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81136:	bf06      	itte	eq
   81138:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8113c:	3401      	addeq	r4, #1
   8113e:	3d01      	subne	r5, #1
   81140:	e74e      	b.n	80fe0 <__adddf3+0x8c>
   81142:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81146:	bf18      	it	ne
   81148:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8114c:	d029      	beq.n	811a2 <__adddf3+0x24e>
   8114e:	ea94 0f05 	teq	r4, r5
   81152:	bf08      	it	eq
   81154:	ea90 0f02 	teqeq	r0, r2
   81158:	d005      	beq.n	81166 <__adddf3+0x212>
   8115a:	ea54 0c00 	orrs.w	ip, r4, r0
   8115e:	bf04      	itt	eq
   81160:	4619      	moveq	r1, r3
   81162:	4610      	moveq	r0, r2
   81164:	bd30      	pop	{r4, r5, pc}
   81166:	ea91 0f03 	teq	r1, r3
   8116a:	bf1e      	ittt	ne
   8116c:	2100      	movne	r1, #0
   8116e:	2000      	movne	r0, #0
   81170:	bd30      	popne	{r4, r5, pc}
   81172:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81176:	d105      	bne.n	81184 <__adddf3+0x230>
   81178:	0040      	lsls	r0, r0, #1
   8117a:	4149      	adcs	r1, r1
   8117c:	bf28      	it	cs
   8117e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81182:	bd30      	pop	{r4, r5, pc}
   81184:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81188:	bf3c      	itt	cc
   8118a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8118e:	bd30      	popcc	{r4, r5, pc}
   81190:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81194:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81198:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8119c:	f04f 0000 	mov.w	r0, #0
   811a0:	bd30      	pop	{r4, r5, pc}
   811a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   811a6:	bf1a      	itte	ne
   811a8:	4619      	movne	r1, r3
   811aa:	4610      	movne	r0, r2
   811ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   811b0:	bf1c      	itt	ne
   811b2:	460b      	movne	r3, r1
   811b4:	4602      	movne	r2, r0
   811b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   811ba:	bf06      	itte	eq
   811bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   811c0:	ea91 0f03 	teqeq	r1, r3
   811c4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   811c8:	bd30      	pop	{r4, r5, pc}
   811ca:	bf00      	nop

000811cc <__aeabi_ui2d>:
   811cc:	f090 0f00 	teq	r0, #0
   811d0:	bf04      	itt	eq
   811d2:	2100      	moveq	r1, #0
   811d4:	4770      	bxeq	lr
   811d6:	b530      	push	{r4, r5, lr}
   811d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   811dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   811e0:	f04f 0500 	mov.w	r5, #0
   811e4:	f04f 0100 	mov.w	r1, #0
   811e8:	e750      	b.n	8108c <__adddf3+0x138>
   811ea:	bf00      	nop

000811ec <__aeabi_i2d>:
   811ec:	f090 0f00 	teq	r0, #0
   811f0:	bf04      	itt	eq
   811f2:	2100      	moveq	r1, #0
   811f4:	4770      	bxeq	lr
   811f6:	b530      	push	{r4, r5, lr}
   811f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   811fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81200:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81204:	bf48      	it	mi
   81206:	4240      	negmi	r0, r0
   81208:	f04f 0100 	mov.w	r1, #0
   8120c:	e73e      	b.n	8108c <__adddf3+0x138>
   8120e:	bf00      	nop

00081210 <__aeabi_f2d>:
   81210:	0042      	lsls	r2, r0, #1
   81212:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81216:	ea4f 0131 	mov.w	r1, r1, rrx
   8121a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8121e:	bf1f      	itttt	ne
   81220:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81224:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81228:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8122c:	4770      	bxne	lr
   8122e:	f092 0f00 	teq	r2, #0
   81232:	bf14      	ite	ne
   81234:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81238:	4770      	bxeq	lr
   8123a:	b530      	push	{r4, r5, lr}
   8123c:	f44f 7460 	mov.w	r4, #896	; 0x380
   81240:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81244:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81248:	e720      	b.n	8108c <__adddf3+0x138>
   8124a:	bf00      	nop

0008124c <__aeabi_ul2d>:
   8124c:	ea50 0201 	orrs.w	r2, r0, r1
   81250:	bf08      	it	eq
   81252:	4770      	bxeq	lr
   81254:	b530      	push	{r4, r5, lr}
   81256:	f04f 0500 	mov.w	r5, #0
   8125a:	e00a      	b.n	81272 <__aeabi_l2d+0x16>

0008125c <__aeabi_l2d>:
   8125c:	ea50 0201 	orrs.w	r2, r0, r1
   81260:	bf08      	it	eq
   81262:	4770      	bxeq	lr
   81264:	b530      	push	{r4, r5, lr}
   81266:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8126a:	d502      	bpl.n	81272 <__aeabi_l2d+0x16>
   8126c:	4240      	negs	r0, r0
   8126e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81272:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81276:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8127a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8127e:	f43f aedc 	beq.w	8103a <__adddf3+0xe6>
   81282:	f04f 0203 	mov.w	r2, #3
   81286:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8128a:	bf18      	it	ne
   8128c:	3203      	addne	r2, #3
   8128e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81292:	bf18      	it	ne
   81294:	3203      	addne	r2, #3
   81296:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8129a:	f1c2 0320 	rsb	r3, r2, #32
   8129e:	fa00 fc03 	lsl.w	ip, r0, r3
   812a2:	fa20 f002 	lsr.w	r0, r0, r2
   812a6:	fa01 fe03 	lsl.w	lr, r1, r3
   812aa:	ea40 000e 	orr.w	r0, r0, lr
   812ae:	fa21 f102 	lsr.w	r1, r1, r2
   812b2:	4414      	add	r4, r2
   812b4:	e6c1      	b.n	8103a <__adddf3+0xe6>
   812b6:	bf00      	nop

000812b8 <__aeabi_dmul>:
   812b8:	b570      	push	{r4, r5, r6, lr}
   812ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
   812be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   812c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   812c6:	bf1d      	ittte	ne
   812c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   812cc:	ea94 0f0c 	teqne	r4, ip
   812d0:	ea95 0f0c 	teqne	r5, ip
   812d4:	f000 f8de 	bleq	81494 <__aeabi_dmul+0x1dc>
   812d8:	442c      	add	r4, r5
   812da:	ea81 0603 	eor.w	r6, r1, r3
   812de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   812e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   812e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   812ea:	bf18      	it	ne
   812ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   812f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   812f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   812f8:	d038      	beq.n	8136c <__aeabi_dmul+0xb4>
   812fa:	fba0 ce02 	umull	ip, lr, r0, r2
   812fe:	f04f 0500 	mov.w	r5, #0
   81302:	fbe1 e502 	umlal	lr, r5, r1, r2
   81306:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8130a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8130e:	f04f 0600 	mov.w	r6, #0
   81312:	fbe1 5603 	umlal	r5, r6, r1, r3
   81316:	f09c 0f00 	teq	ip, #0
   8131a:	bf18      	it	ne
   8131c:	f04e 0e01 	orrne.w	lr, lr, #1
   81320:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81324:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81328:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8132c:	d204      	bcs.n	81338 <__aeabi_dmul+0x80>
   8132e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81332:	416d      	adcs	r5, r5
   81334:	eb46 0606 	adc.w	r6, r6, r6
   81338:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8133c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81340:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81344:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81348:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8134c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81350:	bf88      	it	hi
   81352:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81356:	d81e      	bhi.n	81396 <__aeabi_dmul+0xde>
   81358:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8135c:	bf08      	it	eq
   8135e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81362:	f150 0000 	adcs.w	r0, r0, #0
   81366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8136a:	bd70      	pop	{r4, r5, r6, pc}
   8136c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81370:	ea46 0101 	orr.w	r1, r6, r1
   81374:	ea40 0002 	orr.w	r0, r0, r2
   81378:	ea81 0103 	eor.w	r1, r1, r3
   8137c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81380:	bfc2      	ittt	gt
   81382:	ebd4 050c 	rsbsgt	r5, r4, ip
   81386:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8138a:	bd70      	popgt	{r4, r5, r6, pc}
   8138c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81390:	f04f 0e00 	mov.w	lr, #0
   81394:	3c01      	subs	r4, #1
   81396:	f300 80ab 	bgt.w	814f0 <__aeabi_dmul+0x238>
   8139a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8139e:	bfde      	ittt	le
   813a0:	2000      	movle	r0, #0
   813a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   813a6:	bd70      	pople	{r4, r5, r6, pc}
   813a8:	f1c4 0400 	rsb	r4, r4, #0
   813ac:	3c20      	subs	r4, #32
   813ae:	da35      	bge.n	8141c <__aeabi_dmul+0x164>
   813b0:	340c      	adds	r4, #12
   813b2:	dc1b      	bgt.n	813ec <__aeabi_dmul+0x134>
   813b4:	f104 0414 	add.w	r4, r4, #20
   813b8:	f1c4 0520 	rsb	r5, r4, #32
   813bc:	fa00 f305 	lsl.w	r3, r0, r5
   813c0:	fa20 f004 	lsr.w	r0, r0, r4
   813c4:	fa01 f205 	lsl.w	r2, r1, r5
   813c8:	ea40 0002 	orr.w	r0, r0, r2
   813cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   813d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   813d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   813d8:	fa21 f604 	lsr.w	r6, r1, r4
   813dc:	eb42 0106 	adc.w	r1, r2, r6
   813e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   813e4:	bf08      	it	eq
   813e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   813ea:	bd70      	pop	{r4, r5, r6, pc}
   813ec:	f1c4 040c 	rsb	r4, r4, #12
   813f0:	f1c4 0520 	rsb	r5, r4, #32
   813f4:	fa00 f304 	lsl.w	r3, r0, r4
   813f8:	fa20 f005 	lsr.w	r0, r0, r5
   813fc:	fa01 f204 	lsl.w	r2, r1, r4
   81400:	ea40 0002 	orr.w	r0, r0, r2
   81404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81408:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8140c:	f141 0100 	adc.w	r1, r1, #0
   81410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81414:	bf08      	it	eq
   81416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8141a:	bd70      	pop	{r4, r5, r6, pc}
   8141c:	f1c4 0520 	rsb	r5, r4, #32
   81420:	fa00 f205 	lsl.w	r2, r0, r5
   81424:	ea4e 0e02 	orr.w	lr, lr, r2
   81428:	fa20 f304 	lsr.w	r3, r0, r4
   8142c:	fa01 f205 	lsl.w	r2, r1, r5
   81430:	ea43 0302 	orr.w	r3, r3, r2
   81434:	fa21 f004 	lsr.w	r0, r1, r4
   81438:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8143c:	fa21 f204 	lsr.w	r2, r1, r4
   81440:	ea20 0002 	bic.w	r0, r0, r2
   81444:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81448:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8144c:	bf08      	it	eq
   8144e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81452:	bd70      	pop	{r4, r5, r6, pc}
   81454:	f094 0f00 	teq	r4, #0
   81458:	d10f      	bne.n	8147a <__aeabi_dmul+0x1c2>
   8145a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8145e:	0040      	lsls	r0, r0, #1
   81460:	eb41 0101 	adc.w	r1, r1, r1
   81464:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81468:	bf08      	it	eq
   8146a:	3c01      	subeq	r4, #1
   8146c:	d0f7      	beq.n	8145e <__aeabi_dmul+0x1a6>
   8146e:	ea41 0106 	orr.w	r1, r1, r6
   81472:	f095 0f00 	teq	r5, #0
   81476:	bf18      	it	ne
   81478:	4770      	bxne	lr
   8147a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8147e:	0052      	lsls	r2, r2, #1
   81480:	eb43 0303 	adc.w	r3, r3, r3
   81484:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81488:	bf08      	it	eq
   8148a:	3d01      	subeq	r5, #1
   8148c:	d0f7      	beq.n	8147e <__aeabi_dmul+0x1c6>
   8148e:	ea43 0306 	orr.w	r3, r3, r6
   81492:	4770      	bx	lr
   81494:	ea94 0f0c 	teq	r4, ip
   81498:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8149c:	bf18      	it	ne
   8149e:	ea95 0f0c 	teqne	r5, ip
   814a2:	d00c      	beq.n	814be <__aeabi_dmul+0x206>
   814a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   814a8:	bf18      	it	ne
   814aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   814ae:	d1d1      	bne.n	81454 <__aeabi_dmul+0x19c>
   814b0:	ea81 0103 	eor.w	r1, r1, r3
   814b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   814b8:	f04f 0000 	mov.w	r0, #0
   814bc:	bd70      	pop	{r4, r5, r6, pc}
   814be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   814c2:	bf06      	itte	eq
   814c4:	4610      	moveq	r0, r2
   814c6:	4619      	moveq	r1, r3
   814c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   814cc:	d019      	beq.n	81502 <__aeabi_dmul+0x24a>
   814ce:	ea94 0f0c 	teq	r4, ip
   814d2:	d102      	bne.n	814da <__aeabi_dmul+0x222>
   814d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   814d8:	d113      	bne.n	81502 <__aeabi_dmul+0x24a>
   814da:	ea95 0f0c 	teq	r5, ip
   814de:	d105      	bne.n	814ec <__aeabi_dmul+0x234>
   814e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   814e4:	bf1c      	itt	ne
   814e6:	4610      	movne	r0, r2
   814e8:	4619      	movne	r1, r3
   814ea:	d10a      	bne.n	81502 <__aeabi_dmul+0x24a>
   814ec:	ea81 0103 	eor.w	r1, r1, r3
   814f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   814f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   814f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   814fc:	f04f 0000 	mov.w	r0, #0
   81500:	bd70      	pop	{r4, r5, r6, pc}
   81502:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81506:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8150a:	bd70      	pop	{r4, r5, r6, pc}

0008150c <__aeabi_ddiv>:
   8150c:	b570      	push	{r4, r5, r6, lr}
   8150e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81512:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81516:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8151a:	bf1d      	ittte	ne
   8151c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81520:	ea94 0f0c 	teqne	r4, ip
   81524:	ea95 0f0c 	teqne	r5, ip
   81528:	f000 f8a7 	bleq	8167a <__aeabi_ddiv+0x16e>
   8152c:	eba4 0405 	sub.w	r4, r4, r5
   81530:	ea81 0e03 	eor.w	lr, r1, r3
   81534:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81538:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8153c:	f000 8088 	beq.w	81650 <__aeabi_ddiv+0x144>
   81540:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81544:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81548:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8154c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81550:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81554:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81558:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8155c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81560:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81564:	429d      	cmp	r5, r3
   81566:	bf08      	it	eq
   81568:	4296      	cmpeq	r6, r2
   8156a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8156e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81572:	d202      	bcs.n	8157a <__aeabi_ddiv+0x6e>
   81574:	085b      	lsrs	r3, r3, #1
   81576:	ea4f 0232 	mov.w	r2, r2, rrx
   8157a:	1ab6      	subs	r6, r6, r2
   8157c:	eb65 0503 	sbc.w	r5, r5, r3
   81580:	085b      	lsrs	r3, r3, #1
   81582:	ea4f 0232 	mov.w	r2, r2, rrx
   81586:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8158a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8158e:	ebb6 0e02 	subs.w	lr, r6, r2
   81592:	eb75 0e03 	sbcs.w	lr, r5, r3
   81596:	bf22      	ittt	cs
   81598:	1ab6      	subcs	r6, r6, r2
   8159a:	4675      	movcs	r5, lr
   8159c:	ea40 000c 	orrcs.w	r0, r0, ip
   815a0:	085b      	lsrs	r3, r3, #1
   815a2:	ea4f 0232 	mov.w	r2, r2, rrx
   815a6:	ebb6 0e02 	subs.w	lr, r6, r2
   815aa:	eb75 0e03 	sbcs.w	lr, r5, r3
   815ae:	bf22      	ittt	cs
   815b0:	1ab6      	subcs	r6, r6, r2
   815b2:	4675      	movcs	r5, lr
   815b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   815b8:	085b      	lsrs	r3, r3, #1
   815ba:	ea4f 0232 	mov.w	r2, r2, rrx
   815be:	ebb6 0e02 	subs.w	lr, r6, r2
   815c2:	eb75 0e03 	sbcs.w	lr, r5, r3
   815c6:	bf22      	ittt	cs
   815c8:	1ab6      	subcs	r6, r6, r2
   815ca:	4675      	movcs	r5, lr
   815cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   815d0:	085b      	lsrs	r3, r3, #1
   815d2:	ea4f 0232 	mov.w	r2, r2, rrx
   815d6:	ebb6 0e02 	subs.w	lr, r6, r2
   815da:	eb75 0e03 	sbcs.w	lr, r5, r3
   815de:	bf22      	ittt	cs
   815e0:	1ab6      	subcs	r6, r6, r2
   815e2:	4675      	movcs	r5, lr
   815e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   815e8:	ea55 0e06 	orrs.w	lr, r5, r6
   815ec:	d018      	beq.n	81620 <__aeabi_ddiv+0x114>
   815ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
   815f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   815f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
   815fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   815fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81602:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81606:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8160a:	d1c0      	bne.n	8158e <__aeabi_ddiv+0x82>
   8160c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81610:	d10b      	bne.n	8162a <__aeabi_ddiv+0x11e>
   81612:	ea41 0100 	orr.w	r1, r1, r0
   81616:	f04f 0000 	mov.w	r0, #0
   8161a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8161e:	e7b6      	b.n	8158e <__aeabi_ddiv+0x82>
   81620:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81624:	bf04      	itt	eq
   81626:	4301      	orreq	r1, r0
   81628:	2000      	moveq	r0, #0
   8162a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8162e:	bf88      	it	hi
   81630:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81634:	f63f aeaf 	bhi.w	81396 <__aeabi_dmul+0xde>
   81638:	ebb5 0c03 	subs.w	ip, r5, r3
   8163c:	bf04      	itt	eq
   8163e:	ebb6 0c02 	subseq.w	ip, r6, r2
   81642:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81646:	f150 0000 	adcs.w	r0, r0, #0
   8164a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8164e:	bd70      	pop	{r4, r5, r6, pc}
   81650:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81654:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81658:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8165c:	bfc2      	ittt	gt
   8165e:	ebd4 050c 	rsbsgt	r5, r4, ip
   81662:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81666:	bd70      	popgt	{r4, r5, r6, pc}
   81668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8166c:	f04f 0e00 	mov.w	lr, #0
   81670:	3c01      	subs	r4, #1
   81672:	e690      	b.n	81396 <__aeabi_dmul+0xde>
   81674:	ea45 0e06 	orr.w	lr, r5, r6
   81678:	e68d      	b.n	81396 <__aeabi_dmul+0xde>
   8167a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8167e:	ea94 0f0c 	teq	r4, ip
   81682:	bf08      	it	eq
   81684:	ea95 0f0c 	teqeq	r5, ip
   81688:	f43f af3b 	beq.w	81502 <__aeabi_dmul+0x24a>
   8168c:	ea94 0f0c 	teq	r4, ip
   81690:	d10a      	bne.n	816a8 <__aeabi_ddiv+0x19c>
   81692:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81696:	f47f af34 	bne.w	81502 <__aeabi_dmul+0x24a>
   8169a:	ea95 0f0c 	teq	r5, ip
   8169e:	f47f af25 	bne.w	814ec <__aeabi_dmul+0x234>
   816a2:	4610      	mov	r0, r2
   816a4:	4619      	mov	r1, r3
   816a6:	e72c      	b.n	81502 <__aeabi_dmul+0x24a>
   816a8:	ea95 0f0c 	teq	r5, ip
   816ac:	d106      	bne.n	816bc <__aeabi_ddiv+0x1b0>
   816ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   816b2:	f43f aefd 	beq.w	814b0 <__aeabi_dmul+0x1f8>
   816b6:	4610      	mov	r0, r2
   816b8:	4619      	mov	r1, r3
   816ba:	e722      	b.n	81502 <__aeabi_dmul+0x24a>
   816bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   816c0:	bf18      	it	ne
   816c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   816c6:	f47f aec5 	bne.w	81454 <__aeabi_dmul+0x19c>
   816ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   816ce:	f47f af0d 	bne.w	814ec <__aeabi_dmul+0x234>
   816d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   816d6:	f47f aeeb 	bne.w	814b0 <__aeabi_dmul+0x1f8>
   816da:	e712      	b.n	81502 <__aeabi_dmul+0x24a>

000816dc <__aeabi_d2uiz>:
   816dc:	004a      	lsls	r2, r1, #1
   816de:	d211      	bcs.n	81704 <__aeabi_d2uiz+0x28>
   816e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   816e4:	d211      	bcs.n	8170a <__aeabi_d2uiz+0x2e>
   816e6:	d50d      	bpl.n	81704 <__aeabi_d2uiz+0x28>
   816e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   816ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   816f0:	d40e      	bmi.n	81710 <__aeabi_d2uiz+0x34>
   816f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   816f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   816fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   816fe:	fa23 f002 	lsr.w	r0, r3, r2
   81702:	4770      	bx	lr
   81704:	f04f 0000 	mov.w	r0, #0
   81708:	4770      	bx	lr
   8170a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8170e:	d102      	bne.n	81716 <__aeabi_d2uiz+0x3a>
   81710:	f04f 30ff 	mov.w	r0, #4294967295
   81714:	4770      	bx	lr
   81716:	f04f 0000 	mov.w	r0, #0
   8171a:	4770      	bx	lr

0008171c <__libc_init_array>:
   8171c:	b570      	push	{r4, r5, r6, lr}
   8171e:	4e0f      	ldr	r6, [pc, #60]	; (8175c <__libc_init_array+0x40>)
   81720:	4d0f      	ldr	r5, [pc, #60]	; (81760 <__libc_init_array+0x44>)
   81722:	1b76      	subs	r6, r6, r5
   81724:	10b6      	asrs	r6, r6, #2
   81726:	bf18      	it	ne
   81728:	2400      	movne	r4, #0
   8172a:	d005      	beq.n	81738 <__libc_init_array+0x1c>
   8172c:	3401      	adds	r4, #1
   8172e:	f855 3b04 	ldr.w	r3, [r5], #4
   81732:	4798      	blx	r3
   81734:	42a6      	cmp	r6, r4
   81736:	d1f9      	bne.n	8172c <__libc_init_array+0x10>
   81738:	4e0a      	ldr	r6, [pc, #40]	; (81764 <__libc_init_array+0x48>)
   8173a:	4d0b      	ldr	r5, [pc, #44]	; (81768 <__libc_init_array+0x4c>)
   8173c:	f002 fff2 	bl	84724 <_init>
   81740:	1b76      	subs	r6, r6, r5
   81742:	10b6      	asrs	r6, r6, #2
   81744:	bf18      	it	ne
   81746:	2400      	movne	r4, #0
   81748:	d006      	beq.n	81758 <__libc_init_array+0x3c>
   8174a:	3401      	adds	r4, #1
   8174c:	f855 3b04 	ldr.w	r3, [r5], #4
   81750:	4798      	blx	r3
   81752:	42a6      	cmp	r6, r4
   81754:	d1f9      	bne.n	8174a <__libc_init_array+0x2e>
   81756:	bd70      	pop	{r4, r5, r6, pc}
   81758:	bd70      	pop	{r4, r5, r6, pc}
   8175a:	bf00      	nop
   8175c:	00084730 	.word	0x00084730
   81760:	00084730 	.word	0x00084730
   81764:	00084738 	.word	0x00084738
   81768:	00084730 	.word	0x00084730

0008176c <iprintf>:
   8176c:	b40f      	push	{r0, r1, r2, r3}
   8176e:	b510      	push	{r4, lr}
   81770:	4b07      	ldr	r3, [pc, #28]	; (81790 <iprintf+0x24>)
   81772:	b082      	sub	sp, #8
   81774:	ac04      	add	r4, sp, #16
   81776:	f854 2b04 	ldr.w	r2, [r4], #4
   8177a:	6818      	ldr	r0, [r3, #0]
   8177c:	4623      	mov	r3, r4
   8177e:	6881      	ldr	r1, [r0, #8]
   81780:	9401      	str	r4, [sp, #4]
   81782:	f000 f965 	bl	81a50 <_vfiprintf_r>
   81786:	b002      	add	sp, #8
   81788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8178c:	b004      	add	sp, #16
   8178e:	4770      	bx	lr
   81790:	20070140 	.word	0x20070140

00081794 <memset>:
   81794:	b470      	push	{r4, r5, r6}
   81796:	0786      	lsls	r6, r0, #30
   81798:	d046      	beq.n	81828 <memset+0x94>
   8179a:	1e54      	subs	r4, r2, #1
   8179c:	2a00      	cmp	r2, #0
   8179e:	d041      	beq.n	81824 <memset+0x90>
   817a0:	b2ca      	uxtb	r2, r1
   817a2:	4603      	mov	r3, r0
   817a4:	e002      	b.n	817ac <memset+0x18>
   817a6:	f114 34ff 	adds.w	r4, r4, #4294967295
   817aa:	d33b      	bcc.n	81824 <memset+0x90>
   817ac:	f803 2b01 	strb.w	r2, [r3], #1
   817b0:	079d      	lsls	r5, r3, #30
   817b2:	d1f8      	bne.n	817a6 <memset+0x12>
   817b4:	2c03      	cmp	r4, #3
   817b6:	d92e      	bls.n	81816 <memset+0x82>
   817b8:	b2cd      	uxtb	r5, r1
   817ba:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   817be:	2c0f      	cmp	r4, #15
   817c0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   817c4:	d919      	bls.n	817fa <memset+0x66>
   817c6:	4626      	mov	r6, r4
   817c8:	f103 0210 	add.w	r2, r3, #16
   817cc:	3e10      	subs	r6, #16
   817ce:	2e0f      	cmp	r6, #15
   817d0:	f842 5c10 	str.w	r5, [r2, #-16]
   817d4:	f842 5c0c 	str.w	r5, [r2, #-12]
   817d8:	f842 5c08 	str.w	r5, [r2, #-8]
   817dc:	f842 5c04 	str.w	r5, [r2, #-4]
   817e0:	f102 0210 	add.w	r2, r2, #16
   817e4:	d8f2      	bhi.n	817cc <memset+0x38>
   817e6:	f1a4 0210 	sub.w	r2, r4, #16
   817ea:	f022 020f 	bic.w	r2, r2, #15
   817ee:	f004 040f 	and.w	r4, r4, #15
   817f2:	3210      	adds	r2, #16
   817f4:	2c03      	cmp	r4, #3
   817f6:	4413      	add	r3, r2
   817f8:	d90d      	bls.n	81816 <memset+0x82>
   817fa:	461e      	mov	r6, r3
   817fc:	4622      	mov	r2, r4
   817fe:	3a04      	subs	r2, #4
   81800:	2a03      	cmp	r2, #3
   81802:	f846 5b04 	str.w	r5, [r6], #4
   81806:	d8fa      	bhi.n	817fe <memset+0x6a>
   81808:	1f22      	subs	r2, r4, #4
   8180a:	f022 0203 	bic.w	r2, r2, #3
   8180e:	3204      	adds	r2, #4
   81810:	4413      	add	r3, r2
   81812:	f004 0403 	and.w	r4, r4, #3
   81816:	b12c      	cbz	r4, 81824 <memset+0x90>
   81818:	b2c9      	uxtb	r1, r1
   8181a:	441c      	add	r4, r3
   8181c:	f803 1b01 	strb.w	r1, [r3], #1
   81820:	429c      	cmp	r4, r3
   81822:	d1fb      	bne.n	8181c <memset+0x88>
   81824:	bc70      	pop	{r4, r5, r6}
   81826:	4770      	bx	lr
   81828:	4614      	mov	r4, r2
   8182a:	4603      	mov	r3, r0
   8182c:	e7c2      	b.n	817b4 <memset+0x20>
   8182e:	bf00      	nop

00081830 <setbuf>:
   81830:	2900      	cmp	r1, #0
   81832:	bf0c      	ite	eq
   81834:	2202      	moveq	r2, #2
   81836:	2200      	movne	r2, #0
   81838:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8183c:	f000 b800 	b.w	81840 <setvbuf>

00081840 <setvbuf>:
   81840:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81844:	4d61      	ldr	r5, [pc, #388]	; (819cc <setvbuf+0x18c>)
   81846:	b083      	sub	sp, #12
   81848:	682d      	ldr	r5, [r5, #0]
   8184a:	4604      	mov	r4, r0
   8184c:	460f      	mov	r7, r1
   8184e:	4690      	mov	r8, r2
   81850:	461e      	mov	r6, r3
   81852:	b115      	cbz	r5, 8185a <setvbuf+0x1a>
   81854:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81856:	2b00      	cmp	r3, #0
   81858:	d064      	beq.n	81924 <setvbuf+0xe4>
   8185a:	f1b8 0f02 	cmp.w	r8, #2
   8185e:	d006      	beq.n	8186e <setvbuf+0x2e>
   81860:	f1b8 0f01 	cmp.w	r8, #1
   81864:	f200 809f 	bhi.w	819a6 <setvbuf+0x166>
   81868:	2e00      	cmp	r6, #0
   8186a:	f2c0 809c 	blt.w	819a6 <setvbuf+0x166>
   8186e:	6e63      	ldr	r3, [r4, #100]	; 0x64
   81870:	07d8      	lsls	r0, r3, #31
   81872:	d534      	bpl.n	818de <setvbuf+0x9e>
   81874:	4621      	mov	r1, r4
   81876:	4628      	mov	r0, r5
   81878:	f001 f882 	bl	82980 <_fflush_r>
   8187c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8187e:	b141      	cbz	r1, 81892 <setvbuf+0x52>
   81880:	f104 0340 	add.w	r3, r4, #64	; 0x40
   81884:	4299      	cmp	r1, r3
   81886:	d002      	beq.n	8188e <setvbuf+0x4e>
   81888:	4628      	mov	r0, r5
   8188a:	f001 f9f7 	bl	82c7c <_free_r>
   8188e:	2300      	movs	r3, #0
   81890:	6323      	str	r3, [r4, #48]	; 0x30
   81892:	2200      	movs	r2, #0
   81894:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81898:	61a2      	str	r2, [r4, #24]
   8189a:	6062      	str	r2, [r4, #4]
   8189c:	061a      	lsls	r2, r3, #24
   8189e:	d43a      	bmi.n	81916 <setvbuf+0xd6>
   818a0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   818a4:	f023 0303 	bic.w	r3, r3, #3
   818a8:	f1b8 0f02 	cmp.w	r8, #2
   818ac:	81a3      	strh	r3, [r4, #12]
   818ae:	d01d      	beq.n	818ec <setvbuf+0xac>
   818b0:	ab01      	add	r3, sp, #4
   818b2:	466a      	mov	r2, sp
   818b4:	4621      	mov	r1, r4
   818b6:	4628      	mov	r0, r5
   818b8:	f001 fc7e 	bl	831b8 <__swhatbuf_r>
   818bc:	89a3      	ldrh	r3, [r4, #12]
   818be:	4318      	orrs	r0, r3
   818c0:	81a0      	strh	r0, [r4, #12]
   818c2:	2e00      	cmp	r6, #0
   818c4:	d132      	bne.n	8192c <setvbuf+0xec>
   818c6:	9e00      	ldr	r6, [sp, #0]
   818c8:	4630      	mov	r0, r6
   818ca:	f001 fced 	bl	832a8 <malloc>
   818ce:	4607      	mov	r7, r0
   818d0:	2800      	cmp	r0, #0
   818d2:	d06b      	beq.n	819ac <setvbuf+0x16c>
   818d4:	89a3      	ldrh	r3, [r4, #12]
   818d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   818da:	81a3      	strh	r3, [r4, #12]
   818dc:	e028      	b.n	81930 <setvbuf+0xf0>
   818de:	89a3      	ldrh	r3, [r4, #12]
   818e0:	0599      	lsls	r1, r3, #22
   818e2:	d4c7      	bmi.n	81874 <setvbuf+0x34>
   818e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   818e6:	f001 fc63 	bl	831b0 <__retarget_lock_acquire_recursive>
   818ea:	e7c3      	b.n	81874 <setvbuf+0x34>
   818ec:	2500      	movs	r5, #0
   818ee:	2600      	movs	r6, #0
   818f0:	2001      	movs	r0, #1
   818f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
   818f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
   818f8:	f043 0302 	orr.w	r3, r3, #2
   818fc:	60a6      	str	r6, [r4, #8]
   818fe:	07ce      	lsls	r6, r1, #31
   81900:	81a3      	strh	r3, [r4, #12]
   81902:	6160      	str	r0, [r4, #20]
   81904:	6022      	str	r2, [r4, #0]
   81906:	6122      	str	r2, [r4, #16]
   81908:	d401      	bmi.n	8190e <setvbuf+0xce>
   8190a:	0598      	lsls	r0, r3, #22
   8190c:	d53e      	bpl.n	8198c <setvbuf+0x14c>
   8190e:	4628      	mov	r0, r5
   81910:	b003      	add	sp, #12
   81912:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81916:	6921      	ldr	r1, [r4, #16]
   81918:	4628      	mov	r0, r5
   8191a:	f001 f9af 	bl	82c7c <_free_r>
   8191e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81922:	e7bd      	b.n	818a0 <setvbuf+0x60>
   81924:	4628      	mov	r0, r5
   81926:	f001 f883 	bl	82a30 <__sinit>
   8192a:	e796      	b.n	8185a <setvbuf+0x1a>
   8192c:	2f00      	cmp	r7, #0
   8192e:	d0cb      	beq.n	818c8 <setvbuf+0x88>
   81930:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81932:	2b00      	cmp	r3, #0
   81934:	d033      	beq.n	8199e <setvbuf+0x15e>
   81936:	9b00      	ldr	r3, [sp, #0]
   81938:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8193c:	429e      	cmp	r6, r3
   8193e:	bf1c      	itt	ne
   81940:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   81944:	81a2      	strhne	r2, [r4, #12]
   81946:	f1b8 0f01 	cmp.w	r8, #1
   8194a:	bf04      	itt	eq
   8194c:	f042 0201 	orreq.w	r2, r2, #1
   81950:	81a2      	strheq	r2, [r4, #12]
   81952:	b292      	uxth	r2, r2
   81954:	f012 0308 	ands.w	r3, r2, #8
   81958:	6027      	str	r7, [r4, #0]
   8195a:	6127      	str	r7, [r4, #16]
   8195c:	6166      	str	r6, [r4, #20]
   8195e:	d00e      	beq.n	8197e <setvbuf+0x13e>
   81960:	07d1      	lsls	r1, r2, #31
   81962:	d51a      	bpl.n	8199a <setvbuf+0x15a>
   81964:	2300      	movs	r3, #0
   81966:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81968:	4276      	negs	r6, r6
   8196a:	f015 0501 	ands.w	r5, r5, #1
   8196e:	61a6      	str	r6, [r4, #24]
   81970:	60a3      	str	r3, [r4, #8]
   81972:	d009      	beq.n	81988 <setvbuf+0x148>
   81974:	2500      	movs	r5, #0
   81976:	4628      	mov	r0, r5
   81978:	b003      	add	sp, #12
   8197a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8197e:	60a3      	str	r3, [r4, #8]
   81980:	6e65      	ldr	r5, [r4, #100]	; 0x64
   81982:	f015 0501 	ands.w	r5, r5, #1
   81986:	d1f5      	bne.n	81974 <setvbuf+0x134>
   81988:	0593      	lsls	r3, r2, #22
   8198a:	d4c0      	bmi.n	8190e <setvbuf+0xce>
   8198c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8198e:	f001 fc11 	bl	831b4 <__retarget_lock_release_recursive>
   81992:	4628      	mov	r0, r5
   81994:	b003      	add	sp, #12
   81996:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8199a:	60a6      	str	r6, [r4, #8]
   8199c:	e7f0      	b.n	81980 <setvbuf+0x140>
   8199e:	4628      	mov	r0, r5
   819a0:	f001 f846 	bl	82a30 <__sinit>
   819a4:	e7c7      	b.n	81936 <setvbuf+0xf6>
   819a6:	f04f 35ff 	mov.w	r5, #4294967295
   819aa:	e7b0      	b.n	8190e <setvbuf+0xce>
   819ac:	f8dd 9000 	ldr.w	r9, [sp]
   819b0:	45b1      	cmp	r9, r6
   819b2:	d004      	beq.n	819be <setvbuf+0x17e>
   819b4:	4648      	mov	r0, r9
   819b6:	f001 fc77 	bl	832a8 <malloc>
   819ba:	4607      	mov	r7, r0
   819bc:	b920      	cbnz	r0, 819c8 <setvbuf+0x188>
   819be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   819c2:	f04f 35ff 	mov.w	r5, #4294967295
   819c6:	e792      	b.n	818ee <setvbuf+0xae>
   819c8:	464e      	mov	r6, r9
   819ca:	e783      	b.n	818d4 <setvbuf+0x94>
   819cc:	20070140 	.word	0x20070140

000819d0 <__sprint_r.part.0>:
   819d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   819d4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   819d6:	4693      	mov	fp, r2
   819d8:	049c      	lsls	r4, r3, #18
   819da:	d52f      	bpl.n	81a3c <__sprint_r.part.0+0x6c>
   819dc:	6893      	ldr	r3, [r2, #8]
   819de:	6812      	ldr	r2, [r2, #0]
   819e0:	b353      	cbz	r3, 81a38 <__sprint_r.part.0+0x68>
   819e2:	460e      	mov	r6, r1
   819e4:	4607      	mov	r7, r0
   819e6:	f102 0908 	add.w	r9, r2, #8
   819ea:	e919 0420 	ldmdb	r9, {r5, sl}
   819ee:	ea5f 089a 	movs.w	r8, sl, lsr #2
   819f2:	d017      	beq.n	81a24 <__sprint_r.part.0+0x54>
   819f4:	2400      	movs	r4, #0
   819f6:	3d04      	subs	r5, #4
   819f8:	e001      	b.n	819fe <__sprint_r.part.0+0x2e>
   819fa:	45a0      	cmp	r8, r4
   819fc:	d010      	beq.n	81a20 <__sprint_r.part.0+0x50>
   819fe:	4632      	mov	r2, r6
   81a00:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81a04:	4638      	mov	r0, r7
   81a06:	f001 f8b5 	bl	82b74 <_fputwc_r>
   81a0a:	1c43      	adds	r3, r0, #1
   81a0c:	f104 0401 	add.w	r4, r4, #1
   81a10:	d1f3      	bne.n	819fa <__sprint_r.part.0+0x2a>
   81a12:	2300      	movs	r3, #0
   81a14:	f8cb 3008 	str.w	r3, [fp, #8]
   81a18:	f8cb 3004 	str.w	r3, [fp, #4]
   81a1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a20:	f8db 3008 	ldr.w	r3, [fp, #8]
   81a24:	f02a 0a03 	bic.w	sl, sl, #3
   81a28:	eba3 030a 	sub.w	r3, r3, sl
   81a2c:	f8cb 3008 	str.w	r3, [fp, #8]
   81a30:	f109 0908 	add.w	r9, r9, #8
   81a34:	2b00      	cmp	r3, #0
   81a36:	d1d8      	bne.n	819ea <__sprint_r.part.0+0x1a>
   81a38:	2000      	movs	r0, #0
   81a3a:	e7ea      	b.n	81a12 <__sprint_r.part.0+0x42>
   81a3c:	f001 fa04 	bl	82e48 <__sfvwrite_r>
   81a40:	2300      	movs	r3, #0
   81a42:	f8cb 3008 	str.w	r3, [fp, #8]
   81a46:	f8cb 3004 	str.w	r3, [fp, #4]
   81a4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a4e:	bf00      	nop

00081a50 <_vfiprintf_r>:
   81a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a54:	b0ad      	sub	sp, #180	; 0xb4
   81a56:	461d      	mov	r5, r3
   81a58:	468b      	mov	fp, r1
   81a5a:	4690      	mov	r8, r2
   81a5c:	9307      	str	r3, [sp, #28]
   81a5e:	9006      	str	r0, [sp, #24]
   81a60:	b118      	cbz	r0, 81a6a <_vfiprintf_r+0x1a>
   81a62:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81a64:	2b00      	cmp	r3, #0
   81a66:	f000 80f3 	beq.w	81c50 <_vfiprintf_r+0x200>
   81a6a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81a6e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81a72:	07df      	lsls	r7, r3, #31
   81a74:	b281      	uxth	r1, r0
   81a76:	d402      	bmi.n	81a7e <_vfiprintf_r+0x2e>
   81a78:	058e      	lsls	r6, r1, #22
   81a7a:	f140 80fc 	bpl.w	81c76 <_vfiprintf_r+0x226>
   81a7e:	048c      	lsls	r4, r1, #18
   81a80:	d40a      	bmi.n	81a98 <_vfiprintf_r+0x48>
   81a82:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81a86:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
   81a8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81a8e:	f8ab 100c 	strh.w	r1, [fp, #12]
   81a92:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
   81a96:	b289      	uxth	r1, r1
   81a98:	0708      	lsls	r0, r1, #28
   81a9a:	f140 80b3 	bpl.w	81c04 <_vfiprintf_r+0x1b4>
   81a9e:	f8db 3010 	ldr.w	r3, [fp, #16]
   81aa2:	2b00      	cmp	r3, #0
   81aa4:	f000 80ae 	beq.w	81c04 <_vfiprintf_r+0x1b4>
   81aa8:	f001 031a 	and.w	r3, r1, #26
   81aac:	2b0a      	cmp	r3, #10
   81aae:	f000 80b5 	beq.w	81c1c <_vfiprintf_r+0x1cc>
   81ab2:	2300      	movs	r3, #0
   81ab4:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
   81ab8:	46d1      	mov	r9, sl
   81aba:	930b      	str	r3, [sp, #44]	; 0x2c
   81abc:	9303      	str	r3, [sp, #12]
   81abe:	9311      	str	r3, [sp, #68]	; 0x44
   81ac0:	9310      	str	r3, [sp, #64]	; 0x40
   81ac2:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
   81ac6:	f8cd b010 	str.w	fp, [sp, #16]
   81aca:	f898 3000 	ldrb.w	r3, [r8]
   81ace:	4644      	mov	r4, r8
   81ad0:	b1fb      	cbz	r3, 81b12 <_vfiprintf_r+0xc2>
   81ad2:	2b25      	cmp	r3, #37	; 0x25
   81ad4:	d102      	bne.n	81adc <_vfiprintf_r+0x8c>
   81ad6:	e01c      	b.n	81b12 <_vfiprintf_r+0xc2>
   81ad8:	2b25      	cmp	r3, #37	; 0x25
   81ada:	d003      	beq.n	81ae4 <_vfiprintf_r+0x94>
   81adc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   81ae0:	2b00      	cmp	r3, #0
   81ae2:	d1f9      	bne.n	81ad8 <_vfiprintf_r+0x88>
   81ae4:	eba4 0508 	sub.w	r5, r4, r8
   81ae8:	b19d      	cbz	r5, 81b12 <_vfiprintf_r+0xc2>
   81aea:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81aec:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81aee:	3301      	adds	r3, #1
   81af0:	442a      	add	r2, r5
   81af2:	2b07      	cmp	r3, #7
   81af4:	f8c9 8000 	str.w	r8, [r9]
   81af8:	f8c9 5004 	str.w	r5, [r9, #4]
   81afc:	9211      	str	r2, [sp, #68]	; 0x44
   81afe:	9310      	str	r3, [sp, #64]	; 0x40
   81b00:	dd7a      	ble.n	81bf8 <_vfiprintf_r+0x1a8>
   81b02:	2a00      	cmp	r2, #0
   81b04:	f040 84b5 	bne.w	82472 <_vfiprintf_r+0xa22>
   81b08:	46d1      	mov	r9, sl
   81b0a:	9b03      	ldr	r3, [sp, #12]
   81b0c:	9210      	str	r2, [sp, #64]	; 0x40
   81b0e:	442b      	add	r3, r5
   81b10:	9303      	str	r3, [sp, #12]
   81b12:	7823      	ldrb	r3, [r4, #0]
   81b14:	2b00      	cmp	r3, #0
   81b16:	f000 83e5 	beq.w	822e4 <_vfiprintf_r+0x894>
   81b1a:	2000      	movs	r0, #0
   81b1c:	f04f 0300 	mov.w	r3, #0
   81b20:	f104 0801 	add.w	r8, r4, #1
   81b24:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
   81b28:	7862      	ldrb	r2, [r4, #1]
   81b2a:	4606      	mov	r6, r0
   81b2c:	4605      	mov	r5, r0
   81b2e:	4603      	mov	r3, r0
   81b30:	f04f 34ff 	mov.w	r4, #4294967295
   81b34:	f108 0801 	add.w	r8, r8, #1
   81b38:	f1a2 0120 	sub.w	r1, r2, #32
   81b3c:	2958      	cmp	r1, #88	; 0x58
   81b3e:	f200 82d9 	bhi.w	820f4 <_vfiprintf_r+0x6a4>
   81b42:	e8df f011 	tbh	[pc, r1, lsl #1]
   81b46:	0228      	.short	0x0228
   81b48:	02d702d7 	.word	0x02d702d7
   81b4c:	02d70230 	.word	0x02d70230
   81b50:	02d702d7 	.word	0x02d702d7
   81b54:	02d702d7 	.word	0x02d702d7
   81b58:	00a002d7 	.word	0x00a002d7
   81b5c:	02d70288 	.word	0x02d70288
   81b60:	02b800a8 	.word	0x02b800a8
   81b64:	01a602d7 	.word	0x01a602d7
   81b68:	01ab01ab 	.word	0x01ab01ab
   81b6c:	01ab01ab 	.word	0x01ab01ab
   81b70:	01ab01ab 	.word	0x01ab01ab
   81b74:	01ab01ab 	.word	0x01ab01ab
   81b78:	02d701ab 	.word	0x02d701ab
   81b7c:	02d702d7 	.word	0x02d702d7
   81b80:	02d702d7 	.word	0x02d702d7
   81b84:	02d702d7 	.word	0x02d702d7
   81b88:	02d702d7 	.word	0x02d702d7
   81b8c:	01b902d7 	.word	0x01b902d7
   81b90:	02d702d7 	.word	0x02d702d7
   81b94:	02d702d7 	.word	0x02d702d7
   81b98:	02d702d7 	.word	0x02d702d7
   81b9c:	02d702d7 	.word	0x02d702d7
   81ba0:	02d702d7 	.word	0x02d702d7
   81ba4:	02d7019e 	.word	0x02d7019e
   81ba8:	02d702d7 	.word	0x02d702d7
   81bac:	02d702d7 	.word	0x02d702d7
   81bb0:	02d701a2 	.word	0x02d701a2
   81bb4:	025a02d7 	.word	0x025a02d7
   81bb8:	02d702d7 	.word	0x02d702d7
   81bbc:	02d702d7 	.word	0x02d702d7
   81bc0:	02d702d7 	.word	0x02d702d7
   81bc4:	02d702d7 	.word	0x02d702d7
   81bc8:	02d702d7 	.word	0x02d702d7
   81bcc:	02220261 	.word	0x02220261
   81bd0:	02d702d7 	.word	0x02d702d7
   81bd4:	027602d7 	.word	0x027602d7
   81bd8:	02d70222 	.word	0x02d70222
   81bdc:	027b02d7 	.word	0x027b02d7
   81be0:	01fc02d7 	.word	0x01fc02d7
   81be4:	02100189 	.word	0x02100189
   81be8:	02d702d2 	.word	0x02d702d2
   81bec:	02d70295 	.word	0x02d70295
   81bf0:	02d700ad 	.word	0x02d700ad
   81bf4:	023502d7 	.word	0x023502d7
   81bf8:	f109 0908 	add.w	r9, r9, #8
   81bfc:	9b03      	ldr	r3, [sp, #12]
   81bfe:	442b      	add	r3, r5
   81c00:	9303      	str	r3, [sp, #12]
   81c02:	e786      	b.n	81b12 <_vfiprintf_r+0xc2>
   81c04:	4659      	mov	r1, fp
   81c06:	9806      	ldr	r0, [sp, #24]
   81c08:	f000 fdaa 	bl	82760 <__swsetup_r>
   81c0c:	bb18      	cbnz	r0, 81c56 <_vfiprintf_r+0x206>
   81c0e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
   81c12:	f001 031a 	and.w	r3, r1, #26
   81c16:	2b0a      	cmp	r3, #10
   81c18:	f47f af4b 	bne.w	81ab2 <_vfiprintf_r+0x62>
   81c1c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   81c20:	2b00      	cmp	r3, #0
   81c22:	f6ff af46 	blt.w	81ab2 <_vfiprintf_r+0x62>
   81c26:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81c2a:	07db      	lsls	r3, r3, #31
   81c2c:	d405      	bmi.n	81c3a <_vfiprintf_r+0x1ea>
   81c2e:	058f      	lsls	r7, r1, #22
   81c30:	d403      	bmi.n	81c3a <_vfiprintf_r+0x1ea>
   81c32:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81c36:	f001 fabd 	bl	831b4 <__retarget_lock_release_recursive>
   81c3a:	462b      	mov	r3, r5
   81c3c:	4642      	mov	r2, r8
   81c3e:	4659      	mov	r1, fp
   81c40:	9806      	ldr	r0, [sp, #24]
   81c42:	f000 fd49 	bl	826d8 <__sbprintf>
   81c46:	9003      	str	r0, [sp, #12]
   81c48:	9803      	ldr	r0, [sp, #12]
   81c4a:	b02d      	add	sp, #180	; 0xb4
   81c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c50:	f000 feee 	bl	82a30 <__sinit>
   81c54:	e709      	b.n	81a6a <_vfiprintf_r+0x1a>
   81c56:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   81c5a:	07d9      	lsls	r1, r3, #31
   81c5c:	d404      	bmi.n	81c68 <_vfiprintf_r+0x218>
   81c5e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   81c62:	059a      	lsls	r2, r3, #22
   81c64:	f140 84ae 	bpl.w	825c4 <_vfiprintf_r+0xb74>
   81c68:	f04f 33ff 	mov.w	r3, #4294967295
   81c6c:	9303      	str	r3, [sp, #12]
   81c6e:	9803      	ldr	r0, [sp, #12]
   81c70:	b02d      	add	sp, #180	; 0xb4
   81c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81c76:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   81c7a:	f001 fa99 	bl	831b0 <__retarget_lock_acquire_recursive>
   81c7e:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
   81c82:	b281      	uxth	r1, r0
   81c84:	e6fb      	b.n	81a7e <_vfiprintf_r+0x2e>
   81c86:	9907      	ldr	r1, [sp, #28]
   81c88:	460a      	mov	r2, r1
   81c8a:	680d      	ldr	r5, [r1, #0]
   81c8c:	3204      	adds	r2, #4
   81c8e:	2d00      	cmp	r5, #0
   81c90:	9207      	str	r2, [sp, #28]
   81c92:	da02      	bge.n	81c9a <_vfiprintf_r+0x24a>
   81c94:	426d      	negs	r5, r5
   81c96:	f043 0304 	orr.w	r3, r3, #4
   81c9a:	f898 2000 	ldrb.w	r2, [r8]
   81c9e:	e749      	b.n	81b34 <_vfiprintf_r+0xe4>
   81ca0:	9508      	str	r5, [sp, #32]
   81ca2:	069e      	lsls	r6, r3, #26
   81ca4:	f100 845a 	bmi.w	8255c <_vfiprintf_r+0xb0c>
   81ca8:	9907      	ldr	r1, [sp, #28]
   81caa:	06dd      	lsls	r5, r3, #27
   81cac:	460a      	mov	r2, r1
   81cae:	f100 83ef 	bmi.w	82490 <_vfiprintf_r+0xa40>
   81cb2:	0658      	lsls	r0, r3, #25
   81cb4:	f140 83ec 	bpl.w	82490 <_vfiprintf_r+0xa40>
   81cb8:	2700      	movs	r7, #0
   81cba:	2201      	movs	r2, #1
   81cbc:	880e      	ldrh	r6, [r1, #0]
   81cbe:	3104      	adds	r1, #4
   81cc0:	9107      	str	r1, [sp, #28]
   81cc2:	f04f 0100 	mov.w	r1, #0
   81cc6:	2500      	movs	r5, #0
   81cc8:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
   81ccc:	1c61      	adds	r1, r4, #1
   81cce:	f000 8117 	beq.w	81f00 <_vfiprintf_r+0x4b0>
   81cd2:	f023 0180 	bic.w	r1, r3, #128	; 0x80
   81cd6:	9102      	str	r1, [sp, #8]
   81cd8:	ea56 0107 	orrs.w	r1, r6, r7
   81cdc:	f040 8115 	bne.w	81f0a <_vfiprintf_r+0x4ba>
   81ce0:	2c00      	cmp	r4, #0
   81ce2:	f040 835b 	bne.w	8239c <_vfiprintf_r+0x94c>
   81ce6:	2a00      	cmp	r2, #0
   81ce8:	f040 83b6 	bne.w	82458 <_vfiprintf_r+0xa08>
   81cec:	f013 0301 	ands.w	r3, r3, #1
   81cf0:	9305      	str	r3, [sp, #20]
   81cf2:	f000 8455 	beq.w	825a0 <_vfiprintf_r+0xb50>
   81cf6:	2330      	movs	r3, #48	; 0x30
   81cf8:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   81cfc:	f80b 3d41 	strb.w	r3, [fp, #-65]!
   81d00:	9b05      	ldr	r3, [sp, #20]
   81d02:	42a3      	cmp	r3, r4
   81d04:	bfb8      	it	lt
   81d06:	4623      	movlt	r3, r4
   81d08:	9301      	str	r3, [sp, #4]
   81d0a:	b10d      	cbz	r5, 81d10 <_vfiprintf_r+0x2c0>
   81d0c:	3301      	adds	r3, #1
   81d0e:	9301      	str	r3, [sp, #4]
   81d10:	9b02      	ldr	r3, [sp, #8]
   81d12:	f013 0302 	ands.w	r3, r3, #2
   81d16:	9309      	str	r3, [sp, #36]	; 0x24
   81d18:	d002      	beq.n	81d20 <_vfiprintf_r+0x2d0>
   81d1a:	9b01      	ldr	r3, [sp, #4]
   81d1c:	3302      	adds	r3, #2
   81d1e:	9301      	str	r3, [sp, #4]
   81d20:	9b02      	ldr	r3, [sp, #8]
   81d22:	f013 0384 	ands.w	r3, r3, #132	; 0x84
   81d26:	930a      	str	r3, [sp, #40]	; 0x28
   81d28:	f040 8215 	bne.w	82156 <_vfiprintf_r+0x706>
   81d2c:	9b08      	ldr	r3, [sp, #32]
   81d2e:	9a01      	ldr	r2, [sp, #4]
   81d30:	1a9d      	subs	r5, r3, r2
   81d32:	2d00      	cmp	r5, #0
   81d34:	f340 820f 	ble.w	82156 <_vfiprintf_r+0x706>
   81d38:	2d10      	cmp	r5, #16
   81d3a:	f340 8484 	ble.w	82646 <_vfiprintf_r+0xbf6>
   81d3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
   81d40:	46ce      	mov	lr, r9
   81d42:	2710      	movs	r7, #16
   81d44:	46a1      	mov	r9, r4
   81d46:	9a11      	ldr	r2, [sp, #68]	; 0x44
   81d48:	4ec5      	ldr	r6, [pc, #788]	; (82060 <_vfiprintf_r+0x610>)
   81d4a:	4619      	mov	r1, r3
   81d4c:	9c06      	ldr	r4, [sp, #24]
   81d4e:	e007      	b.n	81d60 <_vfiprintf_r+0x310>
   81d50:	f101 0c02 	add.w	ip, r1, #2
   81d54:	4601      	mov	r1, r0
   81d56:	f10e 0e08 	add.w	lr, lr, #8
   81d5a:	3d10      	subs	r5, #16
   81d5c:	2d10      	cmp	r5, #16
   81d5e:	dd11      	ble.n	81d84 <_vfiprintf_r+0x334>
   81d60:	1c48      	adds	r0, r1, #1
   81d62:	3210      	adds	r2, #16
   81d64:	2807      	cmp	r0, #7
   81d66:	9211      	str	r2, [sp, #68]	; 0x44
   81d68:	e88e 00c0 	stmia.w	lr, {r6, r7}
   81d6c:	9010      	str	r0, [sp, #64]	; 0x40
   81d6e:	ddef      	ble.n	81d50 <_vfiprintf_r+0x300>
   81d70:	2a00      	cmp	r2, #0
   81d72:	f040 81d9 	bne.w	82128 <_vfiprintf_r+0x6d8>
   81d76:	3d10      	subs	r5, #16
   81d78:	2d10      	cmp	r5, #16
   81d7a:	4611      	mov	r1, r2
   81d7c:	f04f 0c01 	mov.w	ip, #1
   81d80:	46d6      	mov	lr, sl
   81d82:	dced      	bgt.n	81d60 <_vfiprintf_r+0x310>
   81d84:	464c      	mov	r4, r9
   81d86:	4661      	mov	r1, ip
   81d88:	46f1      	mov	r9, lr
   81d8a:	442a      	add	r2, r5
   81d8c:	2907      	cmp	r1, #7
   81d8e:	9211      	str	r2, [sp, #68]	; 0x44
   81d90:	f8c9 6000 	str.w	r6, [r9]
   81d94:	f8c9 5004 	str.w	r5, [r9, #4]
   81d98:	9110      	str	r1, [sp, #64]	; 0x40
   81d9a:	f300 82eb 	bgt.w	82374 <_vfiprintf_r+0x924>
   81d9e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81da2:	f109 0908 	add.w	r9, r9, #8
   81da6:	1c48      	adds	r0, r1, #1
   81da8:	2d00      	cmp	r5, #0
   81daa:	f040 81dc 	bne.w	82166 <_vfiprintf_r+0x716>
   81dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
   81db0:	2b00      	cmp	r3, #0
   81db2:	f000 81f6 	beq.w	821a2 <_vfiprintf_r+0x752>
   81db6:	2102      	movs	r1, #2
   81db8:	ab0e      	add	r3, sp, #56	; 0x38
   81dba:	440a      	add	r2, r1
   81dbc:	2807      	cmp	r0, #7
   81dbe:	9211      	str	r2, [sp, #68]	; 0x44
   81dc0:	9010      	str	r0, [sp, #64]	; 0x40
   81dc2:	f8c9 1004 	str.w	r1, [r9, #4]
   81dc6:	f8c9 3000 	str.w	r3, [r9]
   81dca:	f340 81e6 	ble.w	8219a <_vfiprintf_r+0x74a>
   81dce:	2a00      	cmp	r2, #0
   81dd0:	f040 8395 	bne.w	824fe <_vfiprintf_r+0xaae>
   81dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   81dd6:	2001      	movs	r0, #1
   81dd8:	2b80      	cmp	r3, #128	; 0x80
   81dda:	4611      	mov	r1, r2
   81ddc:	46d1      	mov	r9, sl
   81dde:	f040 81e4 	bne.w	821aa <_vfiprintf_r+0x75a>
   81de2:	9b08      	ldr	r3, [sp, #32]
   81de4:	9d01      	ldr	r5, [sp, #4]
   81de6:	1b5e      	subs	r6, r3, r5
   81de8:	2e00      	cmp	r6, #0
   81dea:	f340 81de 	ble.w	821aa <_vfiprintf_r+0x75a>
   81dee:	2e10      	cmp	r6, #16
   81df0:	f340 843c 	ble.w	8266c <_vfiprintf_r+0xc1c>
   81df4:	46cc      	mov	ip, r9
   81df6:	2710      	movs	r7, #16
   81df8:	46a1      	mov	r9, r4
   81dfa:	4d9a      	ldr	r5, [pc, #616]	; (82064 <_vfiprintf_r+0x614>)
   81dfc:	9c06      	ldr	r4, [sp, #24]
   81dfe:	e007      	b.n	81e10 <_vfiprintf_r+0x3c0>
   81e00:	f101 0e02 	add.w	lr, r1, #2
   81e04:	4601      	mov	r1, r0
   81e06:	f10c 0c08 	add.w	ip, ip, #8
   81e0a:	3e10      	subs	r6, #16
   81e0c:	2e10      	cmp	r6, #16
   81e0e:	dd11      	ble.n	81e34 <_vfiprintf_r+0x3e4>
   81e10:	1c48      	adds	r0, r1, #1
   81e12:	3210      	adds	r2, #16
   81e14:	2807      	cmp	r0, #7
   81e16:	9211      	str	r2, [sp, #68]	; 0x44
   81e18:	e88c 00a0 	stmia.w	ip, {r5, r7}
   81e1c:	9010      	str	r0, [sp, #64]	; 0x40
   81e1e:	ddef      	ble.n	81e00 <_vfiprintf_r+0x3b0>
   81e20:	2a00      	cmp	r2, #0
   81e22:	f040 829b 	bne.w	8235c <_vfiprintf_r+0x90c>
   81e26:	3e10      	subs	r6, #16
   81e28:	2e10      	cmp	r6, #16
   81e2a:	f04f 0e01 	mov.w	lr, #1
   81e2e:	4611      	mov	r1, r2
   81e30:	46d4      	mov	ip, sl
   81e32:	dced      	bgt.n	81e10 <_vfiprintf_r+0x3c0>
   81e34:	464c      	mov	r4, r9
   81e36:	46e1      	mov	r9, ip
   81e38:	4432      	add	r2, r6
   81e3a:	f1be 0f07 	cmp.w	lr, #7
   81e3e:	9211      	str	r2, [sp, #68]	; 0x44
   81e40:	e889 0060 	stmia.w	r9, {r5, r6}
   81e44:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
   81e48:	f300 8366 	bgt.w	82518 <_vfiprintf_r+0xac8>
   81e4c:	f109 0908 	add.w	r9, r9, #8
   81e50:	f10e 0001 	add.w	r0, lr, #1
   81e54:	4671      	mov	r1, lr
   81e56:	e1a8      	b.n	821aa <_vfiprintf_r+0x75a>
   81e58:	9508      	str	r5, [sp, #32]
   81e5a:	f013 0220 	ands.w	r2, r3, #32
   81e5e:	f040 8389 	bne.w	82574 <_vfiprintf_r+0xb24>
   81e62:	f013 0110 	ands.w	r1, r3, #16
   81e66:	f040 8319 	bne.w	8249c <_vfiprintf_r+0xa4c>
   81e6a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
   81e6e:	f000 8315 	beq.w	8249c <_vfiprintf_r+0xa4c>
   81e72:	9807      	ldr	r0, [sp, #28]
   81e74:	460a      	mov	r2, r1
   81e76:	4601      	mov	r1, r0
   81e78:	3104      	adds	r1, #4
   81e7a:	8806      	ldrh	r6, [r0, #0]
   81e7c:	2700      	movs	r7, #0
   81e7e:	9107      	str	r1, [sp, #28]
   81e80:	e71f      	b.n	81cc2 <_vfiprintf_r+0x272>
   81e82:	9508      	str	r5, [sp, #32]
   81e84:	f043 0310 	orr.w	r3, r3, #16
   81e88:	e7e7      	b.n	81e5a <_vfiprintf_r+0x40a>
   81e8a:	9508      	str	r5, [sp, #32]
   81e8c:	f043 0310 	orr.w	r3, r3, #16
   81e90:	e707      	b.n	81ca2 <_vfiprintf_r+0x252>
   81e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81e96:	f898 2000 	ldrb.w	r2, [r8]
   81e9a:	e64b      	b.n	81b34 <_vfiprintf_r+0xe4>
   81e9c:	2500      	movs	r5, #0
   81e9e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81ea2:	f818 2b01 	ldrb.w	r2, [r8], #1
   81ea6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   81eaa:	eb01 0545 	add.w	r5, r1, r5, lsl #1
   81eae:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   81eb2:	2909      	cmp	r1, #9
   81eb4:	d9f5      	bls.n	81ea2 <_vfiprintf_r+0x452>
   81eb6:	e63f      	b.n	81b38 <_vfiprintf_r+0xe8>
   81eb8:	9508      	str	r5, [sp, #32]
   81eba:	2800      	cmp	r0, #0
   81ebc:	f040 8402 	bne.w	826c4 <_vfiprintf_r+0xc74>
   81ec0:	f043 0310 	orr.w	r3, r3, #16
   81ec4:	069e      	lsls	r6, r3, #26
   81ec6:	f100 833d 	bmi.w	82544 <_vfiprintf_r+0xaf4>
   81eca:	9907      	ldr	r1, [sp, #28]
   81ecc:	06dd      	lsls	r5, r3, #27
   81ece:	460a      	mov	r2, r1
   81ed0:	f100 82f0 	bmi.w	824b4 <_vfiprintf_r+0xa64>
   81ed4:	0658      	lsls	r0, r3, #25
   81ed6:	f140 82ed 	bpl.w	824b4 <_vfiprintf_r+0xa64>
   81eda:	f9b1 6000 	ldrsh.w	r6, [r1]
   81ede:	3204      	adds	r2, #4
   81ee0:	17f7      	asrs	r7, r6, #31
   81ee2:	4630      	mov	r0, r6
   81ee4:	4639      	mov	r1, r7
   81ee6:	9207      	str	r2, [sp, #28]
   81ee8:	2800      	cmp	r0, #0
   81eea:	f171 0200 	sbcs.w	r2, r1, #0
   81eee:	f2c0 835a 	blt.w	825a6 <_vfiprintf_r+0xb56>
   81ef2:	1c61      	adds	r1, r4, #1
   81ef4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   81ef8:	f04f 0201 	mov.w	r2, #1
   81efc:	f47f aee9 	bne.w	81cd2 <_vfiprintf_r+0x282>
   81f00:	ea56 0107 	orrs.w	r1, r6, r7
   81f04:	f000 824b 	beq.w	8239e <_vfiprintf_r+0x94e>
   81f08:	9302      	str	r3, [sp, #8]
   81f0a:	2a01      	cmp	r2, #1
   81f0c:	f000 828a 	beq.w	82424 <_vfiprintf_r+0x9d4>
   81f10:	2a02      	cmp	r2, #2
   81f12:	f040 825a 	bne.w	823ca <_vfiprintf_r+0x97a>
   81f16:	46d3      	mov	fp, sl
   81f18:	980b      	ldr	r0, [sp, #44]	; 0x2c
   81f1a:	0933      	lsrs	r3, r6, #4
   81f1c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
   81f20:	0939      	lsrs	r1, r7, #4
   81f22:	f006 020f 	and.w	r2, r6, #15
   81f26:	460f      	mov	r7, r1
   81f28:	461e      	mov	r6, r3
   81f2a:	5c83      	ldrb	r3, [r0, r2]
   81f2c:	f80b 3d01 	strb.w	r3, [fp, #-1]!
   81f30:	ea56 0307 	orrs.w	r3, r6, r7
   81f34:	d1f1      	bne.n	81f1a <_vfiprintf_r+0x4ca>
   81f36:	ebaa 030b 	sub.w	r3, sl, fp
   81f3a:	9305      	str	r3, [sp, #20]
   81f3c:	e6e0      	b.n	81d00 <_vfiprintf_r+0x2b0>
   81f3e:	2800      	cmp	r0, #0
   81f40:	f040 83bd 	bne.w	826be <_vfiprintf_r+0xc6e>
   81f44:	0699      	lsls	r1, r3, #26
   81f46:	f100 8359 	bmi.w	825fc <_vfiprintf_r+0xbac>
   81f4a:	06da      	lsls	r2, r3, #27
   81f4c:	f100 80e5 	bmi.w	8211a <_vfiprintf_r+0x6ca>
   81f50:	065b      	lsls	r3, r3, #25
   81f52:	f140 80e2 	bpl.w	8211a <_vfiprintf_r+0x6ca>
   81f56:	9a07      	ldr	r2, [sp, #28]
   81f58:	6813      	ldr	r3, [r2, #0]
   81f5a:	3204      	adds	r2, #4
   81f5c:	9207      	str	r2, [sp, #28]
   81f5e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
   81f62:	801a      	strh	r2, [r3, #0]
   81f64:	e5b1      	b.n	81aca <_vfiprintf_r+0x7a>
   81f66:	2278      	movs	r2, #120	; 0x78
   81f68:	2130      	movs	r1, #48	; 0x30
   81f6a:	9508      	str	r5, [sp, #32]
   81f6c:	9d07      	ldr	r5, [sp, #28]
   81f6e:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81f72:	1d2a      	adds	r2, r5, #4
   81f74:	9207      	str	r2, [sp, #28]
   81f76:	4a3c      	ldr	r2, [pc, #240]	; (82068 <_vfiprintf_r+0x618>)
   81f78:	682e      	ldr	r6, [r5, #0]
   81f7a:	920b      	str	r2, [sp, #44]	; 0x2c
   81f7c:	f043 0302 	orr.w	r3, r3, #2
   81f80:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81f84:	2700      	movs	r7, #0
   81f86:	2202      	movs	r2, #2
   81f88:	e69b      	b.n	81cc2 <_vfiprintf_r+0x272>
   81f8a:	9508      	str	r5, [sp, #32]
   81f8c:	2800      	cmp	r0, #0
   81f8e:	d099      	beq.n	81ec4 <_vfiprintf_r+0x474>
   81f90:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   81f94:	e796      	b.n	81ec4 <_vfiprintf_r+0x474>
   81f96:	f898 2000 	ldrb.w	r2, [r8]
   81f9a:	2e00      	cmp	r6, #0
   81f9c:	f47f adca 	bne.w	81b34 <_vfiprintf_r+0xe4>
   81fa0:	2001      	movs	r0, #1
   81fa2:	2620      	movs	r6, #32
   81fa4:	e5c6      	b.n	81b34 <_vfiprintf_r+0xe4>
   81fa6:	f043 0301 	orr.w	r3, r3, #1
   81faa:	f898 2000 	ldrb.w	r2, [r8]
   81fae:	e5c1      	b.n	81b34 <_vfiprintf_r+0xe4>
   81fb0:	9508      	str	r5, [sp, #32]
   81fb2:	2800      	cmp	r0, #0
   81fb4:	f040 8380 	bne.w	826b8 <_vfiprintf_r+0xc68>
   81fb8:	492b      	ldr	r1, [pc, #172]	; (82068 <_vfiprintf_r+0x618>)
   81fba:	910b      	str	r1, [sp, #44]	; 0x2c
   81fbc:	069f      	lsls	r7, r3, #26
   81fbe:	f100 82e5 	bmi.w	8258c <_vfiprintf_r+0xb3c>
   81fc2:	9807      	ldr	r0, [sp, #28]
   81fc4:	06de      	lsls	r6, r3, #27
   81fc6:	4601      	mov	r1, r0
   81fc8:	f100 826f 	bmi.w	824aa <_vfiprintf_r+0xa5a>
   81fcc:	065d      	lsls	r5, r3, #25
   81fce:	f140 826c 	bpl.w	824aa <_vfiprintf_r+0xa5a>
   81fd2:	2700      	movs	r7, #0
   81fd4:	3104      	adds	r1, #4
   81fd6:	8806      	ldrh	r6, [r0, #0]
   81fd8:	9107      	str	r1, [sp, #28]
   81fda:	07d8      	lsls	r0, r3, #31
   81fdc:	f140 8220 	bpl.w	82420 <_vfiprintf_r+0x9d0>
   81fe0:	ea56 0107 	orrs.w	r1, r6, r7
   81fe4:	f000 821c 	beq.w	82420 <_vfiprintf_r+0x9d0>
   81fe8:	2130      	movs	r1, #48	; 0x30
   81fea:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
   81fee:	f043 0302 	orr.w	r3, r3, #2
   81ff2:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
   81ff6:	2202      	movs	r2, #2
   81ff8:	e663      	b.n	81cc2 <_vfiprintf_r+0x272>
   81ffa:	9508      	str	r5, [sp, #32]
   81ffc:	2800      	cmp	r0, #0
   81ffe:	f040 8355 	bne.w	826ac <_vfiprintf_r+0xc5c>
   82002:	491a      	ldr	r1, [pc, #104]	; (8206c <_vfiprintf_r+0x61c>)
   82004:	910b      	str	r1, [sp, #44]	; 0x2c
   82006:	e7d9      	b.n	81fbc <_vfiprintf_r+0x56c>
   82008:	2201      	movs	r2, #1
   8200a:	9807      	ldr	r0, [sp, #28]
   8200c:	4611      	mov	r1, r2
   8200e:	9201      	str	r2, [sp, #4]
   82010:	6802      	ldr	r2, [r0, #0]
   82012:	f04f 0400 	mov.w	r4, #0
   82016:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8201a:	4602      	mov	r2, r0
   8201c:	3204      	adds	r2, #4
   8201e:	9508      	str	r5, [sp, #32]
   82020:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
   82024:	9105      	str	r1, [sp, #20]
   82026:	9207      	str	r2, [sp, #28]
   82028:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   8202c:	9302      	str	r3, [sp, #8]
   8202e:	2400      	movs	r4, #0
   82030:	e66e      	b.n	81d10 <_vfiprintf_r+0x2c0>
   82032:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82036:	f898 2000 	ldrb.w	r2, [r8]
   8203a:	e57b      	b.n	81b34 <_vfiprintf_r+0xe4>
   8203c:	f898 2000 	ldrb.w	r2, [r8]
   82040:	2a6c      	cmp	r2, #108	; 0x6c
   82042:	bf03      	ittte	eq
   82044:	f898 2001 	ldrbeq.w	r2, [r8, #1]
   82048:	f043 0320 	orreq.w	r3, r3, #32
   8204c:	f108 0801 	addeq.w	r8, r8, #1
   82050:	f043 0310 	orrne.w	r3, r3, #16
   82054:	e56e      	b.n	81b34 <_vfiprintf_r+0xe4>
   82056:	f898 2000 	ldrb.w	r2, [r8]
   8205a:	2001      	movs	r0, #1
   8205c:	262b      	movs	r6, #43	; 0x2b
   8205e:	e569      	b.n	81b34 <_vfiprintf_r+0xe4>
   82060:	000845f0 	.word	0x000845f0
   82064:	00084600 	.word	0x00084600
   82068:	000845d4 	.word	0x000845d4
   8206c:	000845c0 	.word	0x000845c0
   82070:	f04f 0200 	mov.w	r2, #0
   82074:	9907      	ldr	r1, [sp, #28]
   82076:	9508      	str	r5, [sp, #32]
   82078:	f8d1 b000 	ldr.w	fp, [r1]
   8207c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82080:	1d0d      	adds	r5, r1, #4
   82082:	f1bb 0f00 	cmp.w	fp, #0
   82086:	f000 82e4 	beq.w	82652 <_vfiprintf_r+0xc02>
   8208a:	1c67      	adds	r7, r4, #1
   8208c:	f000 82c3 	beq.w	82616 <_vfiprintf_r+0xbc6>
   82090:	4622      	mov	r2, r4
   82092:	2100      	movs	r1, #0
   82094:	4658      	mov	r0, fp
   82096:	9301      	str	r3, [sp, #4]
   82098:	f001 fbc6 	bl	83828 <memchr>
   8209c:	9b01      	ldr	r3, [sp, #4]
   8209e:	2800      	cmp	r0, #0
   820a0:	f000 82e8 	beq.w	82674 <_vfiprintf_r+0xc24>
   820a4:	eba0 020b 	sub.w	r2, r0, fp
   820a8:	9507      	str	r5, [sp, #28]
   820aa:	9205      	str	r2, [sp, #20]
   820ac:	9302      	str	r3, [sp, #8]
   820ae:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   820b2:	2400      	movs	r4, #0
   820b4:	e624      	b.n	81d00 <_vfiprintf_r+0x2b0>
   820b6:	f898 2000 	ldrb.w	r2, [r8]
   820ba:	f108 0701 	add.w	r7, r8, #1
   820be:	2a2a      	cmp	r2, #42	; 0x2a
   820c0:	f000 82e9 	beq.w	82696 <_vfiprintf_r+0xc46>
   820c4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   820c8:	2909      	cmp	r1, #9
   820ca:	46b8      	mov	r8, r7
   820cc:	f04f 0400 	mov.w	r4, #0
   820d0:	f63f ad32 	bhi.w	81b38 <_vfiprintf_r+0xe8>
   820d4:	f818 2b01 	ldrb.w	r2, [r8], #1
   820d8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   820dc:	eb01 0444 	add.w	r4, r1, r4, lsl #1
   820e0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   820e4:	2909      	cmp	r1, #9
   820e6:	d9f5      	bls.n	820d4 <_vfiprintf_r+0x684>
   820e8:	e526      	b.n	81b38 <_vfiprintf_r+0xe8>
   820ea:	f043 0320 	orr.w	r3, r3, #32
   820ee:	f898 2000 	ldrb.w	r2, [r8]
   820f2:	e51f      	b.n	81b34 <_vfiprintf_r+0xe4>
   820f4:	9508      	str	r5, [sp, #32]
   820f6:	2800      	cmp	r0, #0
   820f8:	f040 82db 	bne.w	826b2 <_vfiprintf_r+0xc62>
   820fc:	2a00      	cmp	r2, #0
   820fe:	f000 80f1 	beq.w	822e4 <_vfiprintf_r+0x894>
   82102:	2101      	movs	r1, #1
   82104:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   82108:	f04f 0200 	mov.w	r2, #0
   8210c:	9101      	str	r1, [sp, #4]
   8210e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
   82112:	9105      	str	r1, [sp, #20]
   82114:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
   82118:	e788      	b.n	8202c <_vfiprintf_r+0x5dc>
   8211a:	9a07      	ldr	r2, [sp, #28]
   8211c:	6813      	ldr	r3, [r2, #0]
   8211e:	3204      	adds	r2, #4
   82120:	9207      	str	r2, [sp, #28]
   82122:	9a03      	ldr	r2, [sp, #12]
   82124:	601a      	str	r2, [r3, #0]
   82126:	e4d0      	b.n	81aca <_vfiprintf_r+0x7a>
   82128:	aa0f      	add	r2, sp, #60	; 0x3c
   8212a:	9904      	ldr	r1, [sp, #16]
   8212c:	4620      	mov	r0, r4
   8212e:	f7ff fc4f 	bl	819d0 <__sprint_r.part.0>
   82132:	2800      	cmp	r0, #0
   82134:	f040 8143 	bne.w	823be <_vfiprintf_r+0x96e>
   82138:	9910      	ldr	r1, [sp, #64]	; 0x40
   8213a:	46d6      	mov	lr, sl
   8213c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8213e:	f101 0c01 	add.w	ip, r1, #1
   82142:	e60a      	b.n	81d5a <_vfiprintf_r+0x30a>
   82144:	aa0f      	add	r2, sp, #60	; 0x3c
   82146:	9904      	ldr	r1, [sp, #16]
   82148:	9806      	ldr	r0, [sp, #24]
   8214a:	f7ff fc41 	bl	819d0 <__sprint_r.part.0>
   8214e:	2800      	cmp	r0, #0
   82150:	f040 8135 	bne.w	823be <_vfiprintf_r+0x96e>
   82154:	46d1      	mov	r9, sl
   82156:	9910      	ldr	r1, [sp, #64]	; 0x40
   82158:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   8215c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8215e:	1c48      	adds	r0, r1, #1
   82160:	2d00      	cmp	r5, #0
   82162:	f43f ae24 	beq.w	81dae <_vfiprintf_r+0x35e>
   82166:	2101      	movs	r1, #1
   82168:	f10d 0537 	add.w	r5, sp, #55	; 0x37
   8216c:	440a      	add	r2, r1
   8216e:	2807      	cmp	r0, #7
   82170:	9211      	str	r2, [sp, #68]	; 0x44
   82172:	9010      	str	r0, [sp, #64]	; 0x40
   82174:	f8c9 1004 	str.w	r1, [r9, #4]
   82178:	f8c9 5000 	str.w	r5, [r9]
   8217c:	f340 8109 	ble.w	82392 <_vfiprintf_r+0x942>
   82180:	2a00      	cmp	r2, #0
   82182:	f040 81af 	bne.w	824e4 <_vfiprintf_r+0xa94>
   82186:	9b09      	ldr	r3, [sp, #36]	; 0x24
   82188:	2b00      	cmp	r3, #0
   8218a:	f43f ae23 	beq.w	81dd4 <_vfiprintf_r+0x384>
   8218e:	2202      	movs	r2, #2
   82190:	4608      	mov	r0, r1
   82192:	46d1      	mov	r9, sl
   82194:	ab0e      	add	r3, sp, #56	; 0x38
   82196:	921d      	str	r2, [sp, #116]	; 0x74
   82198:	931c      	str	r3, [sp, #112]	; 0x70
   8219a:	4601      	mov	r1, r0
   8219c:	f109 0908 	add.w	r9, r9, #8
   821a0:	3001      	adds	r0, #1
   821a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   821a4:	2b80      	cmp	r3, #128	; 0x80
   821a6:	f43f ae1c 	beq.w	81de2 <_vfiprintf_r+0x392>
   821aa:	9b05      	ldr	r3, [sp, #20]
   821ac:	1ae4      	subs	r4, r4, r3
   821ae:	2c00      	cmp	r4, #0
   821b0:	dd2f      	ble.n	82212 <_vfiprintf_r+0x7c2>
   821b2:	2c10      	cmp	r4, #16
   821b4:	f340 8220 	ble.w	825f8 <_vfiprintf_r+0xba8>
   821b8:	46ce      	mov	lr, r9
   821ba:	2610      	movs	r6, #16
   821bc:	4db2      	ldr	r5, [pc, #712]	; (82488 <_vfiprintf_r+0xa38>)
   821be:	9f06      	ldr	r7, [sp, #24]
   821c0:	f8dd 9010 	ldr.w	r9, [sp, #16]
   821c4:	e006      	b.n	821d4 <_vfiprintf_r+0x784>
   821c6:	1c88      	adds	r0, r1, #2
   821c8:	4619      	mov	r1, r3
   821ca:	f10e 0e08 	add.w	lr, lr, #8
   821ce:	3c10      	subs	r4, #16
   821d0:	2c10      	cmp	r4, #16
   821d2:	dd10      	ble.n	821f6 <_vfiprintf_r+0x7a6>
   821d4:	1c4b      	adds	r3, r1, #1
   821d6:	3210      	adds	r2, #16
   821d8:	2b07      	cmp	r3, #7
   821da:	9211      	str	r2, [sp, #68]	; 0x44
   821dc:	e88e 0060 	stmia.w	lr, {r5, r6}
   821e0:	9310      	str	r3, [sp, #64]	; 0x40
   821e2:	ddf0      	ble.n	821c6 <_vfiprintf_r+0x776>
   821e4:	2a00      	cmp	r2, #0
   821e6:	d165      	bne.n	822b4 <_vfiprintf_r+0x864>
   821e8:	3c10      	subs	r4, #16
   821ea:	2c10      	cmp	r4, #16
   821ec:	f04f 0001 	mov.w	r0, #1
   821f0:	4611      	mov	r1, r2
   821f2:	46d6      	mov	lr, sl
   821f4:	dcee      	bgt.n	821d4 <_vfiprintf_r+0x784>
   821f6:	46f1      	mov	r9, lr
   821f8:	4422      	add	r2, r4
   821fa:	2807      	cmp	r0, #7
   821fc:	9211      	str	r2, [sp, #68]	; 0x44
   821fe:	f8c9 5000 	str.w	r5, [r9]
   82202:	f8c9 4004 	str.w	r4, [r9, #4]
   82206:	9010      	str	r0, [sp, #64]	; 0x40
   82208:	f300 8085 	bgt.w	82316 <_vfiprintf_r+0x8c6>
   8220c:	f109 0908 	add.w	r9, r9, #8
   82210:	3001      	adds	r0, #1
   82212:	9905      	ldr	r1, [sp, #20]
   82214:	2807      	cmp	r0, #7
   82216:	440a      	add	r2, r1
   82218:	9211      	str	r2, [sp, #68]	; 0x44
   8221a:	f8c9 b000 	str.w	fp, [r9]
   8221e:	f8c9 1004 	str.w	r1, [r9, #4]
   82222:	9010      	str	r0, [sp, #64]	; 0x40
   82224:	f340 8082 	ble.w	8232c <_vfiprintf_r+0x8dc>
   82228:	2a00      	cmp	r2, #0
   8222a:	f040 8118 	bne.w	8245e <_vfiprintf_r+0xa0e>
   8222e:	9b02      	ldr	r3, [sp, #8]
   82230:	9210      	str	r2, [sp, #64]	; 0x40
   82232:	0758      	lsls	r0, r3, #29
   82234:	d535      	bpl.n	822a2 <_vfiprintf_r+0x852>
   82236:	9b08      	ldr	r3, [sp, #32]
   82238:	9901      	ldr	r1, [sp, #4]
   8223a:	1a5c      	subs	r4, r3, r1
   8223c:	2c00      	cmp	r4, #0
   8223e:	f340 80e7 	ble.w	82410 <_vfiprintf_r+0x9c0>
   82242:	46d1      	mov	r9, sl
   82244:	2c10      	cmp	r4, #16
   82246:	f340 820d 	ble.w	82664 <_vfiprintf_r+0xc14>
   8224a:	2510      	movs	r5, #16
   8224c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8224e:	4e8f      	ldr	r6, [pc, #572]	; (8248c <_vfiprintf_r+0xa3c>)
   82250:	9f06      	ldr	r7, [sp, #24]
   82252:	f8dd b010 	ldr.w	fp, [sp, #16]
   82256:	e006      	b.n	82266 <_vfiprintf_r+0x816>
   82258:	1c88      	adds	r0, r1, #2
   8225a:	4619      	mov	r1, r3
   8225c:	f109 0908 	add.w	r9, r9, #8
   82260:	3c10      	subs	r4, #16
   82262:	2c10      	cmp	r4, #16
   82264:	dd11      	ble.n	8228a <_vfiprintf_r+0x83a>
   82266:	1c4b      	adds	r3, r1, #1
   82268:	3210      	adds	r2, #16
   8226a:	2b07      	cmp	r3, #7
   8226c:	9211      	str	r2, [sp, #68]	; 0x44
   8226e:	f8c9 6000 	str.w	r6, [r9]
   82272:	f8c9 5004 	str.w	r5, [r9, #4]
   82276:	9310      	str	r3, [sp, #64]	; 0x40
   82278:	ddee      	ble.n	82258 <_vfiprintf_r+0x808>
   8227a:	bb42      	cbnz	r2, 822ce <_vfiprintf_r+0x87e>
   8227c:	3c10      	subs	r4, #16
   8227e:	2c10      	cmp	r4, #16
   82280:	f04f 0001 	mov.w	r0, #1
   82284:	4611      	mov	r1, r2
   82286:	46d1      	mov	r9, sl
   82288:	dced      	bgt.n	82266 <_vfiprintf_r+0x816>
   8228a:	4422      	add	r2, r4
   8228c:	2807      	cmp	r0, #7
   8228e:	9211      	str	r2, [sp, #68]	; 0x44
   82290:	f8c9 6000 	str.w	r6, [r9]
   82294:	f8c9 4004 	str.w	r4, [r9, #4]
   82298:	9010      	str	r0, [sp, #64]	; 0x40
   8229a:	dd51      	ble.n	82340 <_vfiprintf_r+0x8f0>
   8229c:	2a00      	cmp	r2, #0
   8229e:	f040 819a 	bne.w	825d6 <_vfiprintf_r+0xb86>
   822a2:	9b03      	ldr	r3, [sp, #12]
   822a4:	9a08      	ldr	r2, [sp, #32]
   822a6:	9901      	ldr	r1, [sp, #4]
   822a8:	428a      	cmp	r2, r1
   822aa:	bfac      	ite	ge
   822ac:	189b      	addge	r3, r3, r2
   822ae:	185b      	addlt	r3, r3, r1
   822b0:	9303      	str	r3, [sp, #12]
   822b2:	e04e      	b.n	82352 <_vfiprintf_r+0x902>
   822b4:	aa0f      	add	r2, sp, #60	; 0x3c
   822b6:	4649      	mov	r1, r9
   822b8:	4638      	mov	r0, r7
   822ba:	f7ff fb89 	bl	819d0 <__sprint_r.part.0>
   822be:	2800      	cmp	r0, #0
   822c0:	f040 813e 	bne.w	82540 <_vfiprintf_r+0xaf0>
   822c4:	9910      	ldr	r1, [sp, #64]	; 0x40
   822c6:	46d6      	mov	lr, sl
   822c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   822ca:	1c48      	adds	r0, r1, #1
   822cc:	e77f      	b.n	821ce <_vfiprintf_r+0x77e>
   822ce:	aa0f      	add	r2, sp, #60	; 0x3c
   822d0:	4659      	mov	r1, fp
   822d2:	4638      	mov	r0, r7
   822d4:	f7ff fb7c 	bl	819d0 <__sprint_r.part.0>
   822d8:	b960      	cbnz	r0, 822f4 <_vfiprintf_r+0x8a4>
   822da:	9910      	ldr	r1, [sp, #64]	; 0x40
   822dc:	46d1      	mov	r9, sl
   822de:	9a11      	ldr	r2, [sp, #68]	; 0x44
   822e0:	1c48      	adds	r0, r1, #1
   822e2:	e7bd      	b.n	82260 <_vfiprintf_r+0x810>
   822e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   822e6:	f8dd b010 	ldr.w	fp, [sp, #16]
   822ea:	2b00      	cmp	r3, #0
   822ec:	f040 81ca 	bne.w	82684 <_vfiprintf_r+0xc34>
   822f0:	2300      	movs	r3, #0
   822f2:	9310      	str	r3, [sp, #64]	; 0x40
   822f4:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
   822f8:	f013 0f01 	tst.w	r3, #1
   822fc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   82300:	d102      	bne.n	82308 <_vfiprintf_r+0x8b8>
   82302:	059a      	lsls	r2, r3, #22
   82304:	f140 80dd 	bpl.w	824c2 <_vfiprintf_r+0xa72>
   82308:	065b      	lsls	r3, r3, #25
   8230a:	f53f acad 	bmi.w	81c68 <_vfiprintf_r+0x218>
   8230e:	9803      	ldr	r0, [sp, #12]
   82310:	b02d      	add	sp, #180	; 0xb4
   82312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82316:	2a00      	cmp	r2, #0
   82318:	f040 8105 	bne.w	82526 <_vfiprintf_r+0xad6>
   8231c:	2301      	movs	r3, #1
   8231e:	46d1      	mov	r9, sl
   82320:	9a05      	ldr	r2, [sp, #20]
   82322:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
   82326:	921d      	str	r2, [sp, #116]	; 0x74
   82328:	9211      	str	r2, [sp, #68]	; 0x44
   8232a:	9310      	str	r3, [sp, #64]	; 0x40
   8232c:	f109 0908 	add.w	r9, r9, #8
   82330:	9b02      	ldr	r3, [sp, #8]
   82332:	0759      	lsls	r1, r3, #29
   82334:	d504      	bpl.n	82340 <_vfiprintf_r+0x8f0>
   82336:	9b08      	ldr	r3, [sp, #32]
   82338:	9901      	ldr	r1, [sp, #4]
   8233a:	1a5c      	subs	r4, r3, r1
   8233c:	2c00      	cmp	r4, #0
   8233e:	dc81      	bgt.n	82244 <_vfiprintf_r+0x7f4>
   82340:	9b03      	ldr	r3, [sp, #12]
   82342:	9908      	ldr	r1, [sp, #32]
   82344:	9801      	ldr	r0, [sp, #4]
   82346:	4281      	cmp	r1, r0
   82348:	bfac      	ite	ge
   8234a:	185b      	addge	r3, r3, r1
   8234c:	181b      	addlt	r3, r3, r0
   8234e:	9303      	str	r3, [sp, #12]
   82350:	bb72      	cbnz	r2, 823b0 <_vfiprintf_r+0x960>
   82352:	2300      	movs	r3, #0
   82354:	46d1      	mov	r9, sl
   82356:	9310      	str	r3, [sp, #64]	; 0x40
   82358:	f7ff bbb7 	b.w	81aca <_vfiprintf_r+0x7a>
   8235c:	aa0f      	add	r2, sp, #60	; 0x3c
   8235e:	9904      	ldr	r1, [sp, #16]
   82360:	4620      	mov	r0, r4
   82362:	f7ff fb35 	bl	819d0 <__sprint_r.part.0>
   82366:	bb50      	cbnz	r0, 823be <_vfiprintf_r+0x96e>
   82368:	9910      	ldr	r1, [sp, #64]	; 0x40
   8236a:	46d4      	mov	ip, sl
   8236c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8236e:	f101 0e01 	add.w	lr, r1, #1
   82372:	e54a      	b.n	81e0a <_vfiprintf_r+0x3ba>
   82374:	2a00      	cmp	r2, #0
   82376:	f47f aee5 	bne.w	82144 <_vfiprintf_r+0x6f4>
   8237a:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
   8237e:	2900      	cmp	r1, #0
   82380:	f000 811a 	beq.w	825b8 <_vfiprintf_r+0xb68>
   82384:	2201      	movs	r2, #1
   82386:	46d1      	mov	r9, sl
   82388:	4610      	mov	r0, r2
   8238a:	f10d 0137 	add.w	r1, sp, #55	; 0x37
   8238e:	921d      	str	r2, [sp, #116]	; 0x74
   82390:	911c      	str	r1, [sp, #112]	; 0x70
   82392:	4601      	mov	r1, r0
   82394:	f109 0908 	add.w	r9, r9, #8
   82398:	3001      	adds	r0, #1
   8239a:	e508      	b.n	81dae <_vfiprintf_r+0x35e>
   8239c:	9b02      	ldr	r3, [sp, #8]
   8239e:	2a01      	cmp	r2, #1
   823a0:	f000 8097 	beq.w	824d2 <_vfiprintf_r+0xa82>
   823a4:	2a02      	cmp	r2, #2
   823a6:	d10d      	bne.n	823c4 <_vfiprintf_r+0x974>
   823a8:	9302      	str	r3, [sp, #8]
   823aa:	2600      	movs	r6, #0
   823ac:	2700      	movs	r7, #0
   823ae:	e5b2      	b.n	81f16 <_vfiprintf_r+0x4c6>
   823b0:	aa0f      	add	r2, sp, #60	; 0x3c
   823b2:	9904      	ldr	r1, [sp, #16]
   823b4:	9806      	ldr	r0, [sp, #24]
   823b6:	f7ff fb0b 	bl	819d0 <__sprint_r.part.0>
   823ba:	2800      	cmp	r0, #0
   823bc:	d0c9      	beq.n	82352 <_vfiprintf_r+0x902>
   823be:	f8dd b010 	ldr.w	fp, [sp, #16]
   823c2:	e797      	b.n	822f4 <_vfiprintf_r+0x8a4>
   823c4:	2600      	movs	r6, #0
   823c6:	2700      	movs	r7, #0
   823c8:	9302      	str	r3, [sp, #8]
   823ca:	4651      	mov	r1, sl
   823cc:	e000      	b.n	823d0 <_vfiprintf_r+0x980>
   823ce:	4659      	mov	r1, fp
   823d0:	08f2      	lsrs	r2, r6, #3
   823d2:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
   823d6:	08f8      	lsrs	r0, r7, #3
   823d8:	f006 0307 	and.w	r3, r6, #7
   823dc:	4607      	mov	r7, r0
   823de:	4616      	mov	r6, r2
   823e0:	3330      	adds	r3, #48	; 0x30
   823e2:	ea56 0207 	orrs.w	r2, r6, r7
   823e6:	f801 3c01 	strb.w	r3, [r1, #-1]
   823ea:	f101 3bff 	add.w	fp, r1, #4294967295
   823ee:	d1ee      	bne.n	823ce <_vfiprintf_r+0x97e>
   823f0:	9a02      	ldr	r2, [sp, #8]
   823f2:	07d6      	lsls	r6, r2, #31
   823f4:	f57f ad9f 	bpl.w	81f36 <_vfiprintf_r+0x4e6>
   823f8:	2b30      	cmp	r3, #48	; 0x30
   823fa:	f43f ad9c 	beq.w	81f36 <_vfiprintf_r+0x4e6>
   823fe:	2330      	movs	r3, #48	; 0x30
   82400:	3902      	subs	r1, #2
   82402:	f80b 3c01 	strb.w	r3, [fp, #-1]
   82406:	ebaa 0301 	sub.w	r3, sl, r1
   8240a:	9305      	str	r3, [sp, #20]
   8240c:	468b      	mov	fp, r1
   8240e:	e477      	b.n	81d00 <_vfiprintf_r+0x2b0>
   82410:	9b03      	ldr	r3, [sp, #12]
   82412:	9a08      	ldr	r2, [sp, #32]
   82414:	428a      	cmp	r2, r1
   82416:	bfac      	ite	ge
   82418:	189b      	addge	r3, r3, r2
   8241a:	185b      	addlt	r3, r3, r1
   8241c:	9303      	str	r3, [sp, #12]
   8241e:	e798      	b.n	82352 <_vfiprintf_r+0x902>
   82420:	2202      	movs	r2, #2
   82422:	e44e      	b.n	81cc2 <_vfiprintf_r+0x272>
   82424:	2f00      	cmp	r7, #0
   82426:	bf08      	it	eq
   82428:	2e0a      	cmpeq	r6, #10
   8242a:	d351      	bcc.n	824d0 <_vfiprintf_r+0xa80>
   8242c:	46d3      	mov	fp, sl
   8242e:	4630      	mov	r0, r6
   82430:	4639      	mov	r1, r7
   82432:	220a      	movs	r2, #10
   82434:	2300      	movs	r3, #0
   82436:	f001 ff29 	bl	8428c <__aeabi_uldivmod>
   8243a:	3230      	adds	r2, #48	; 0x30
   8243c:	f80b 2d01 	strb.w	r2, [fp, #-1]!
   82440:	4630      	mov	r0, r6
   82442:	4639      	mov	r1, r7
   82444:	2300      	movs	r3, #0
   82446:	220a      	movs	r2, #10
   82448:	f001 ff20 	bl	8428c <__aeabi_uldivmod>
   8244c:	4606      	mov	r6, r0
   8244e:	460f      	mov	r7, r1
   82450:	ea56 0307 	orrs.w	r3, r6, r7
   82454:	d1eb      	bne.n	8242e <_vfiprintf_r+0x9de>
   82456:	e56e      	b.n	81f36 <_vfiprintf_r+0x4e6>
   82458:	9405      	str	r4, [sp, #20]
   8245a:	46d3      	mov	fp, sl
   8245c:	e450      	b.n	81d00 <_vfiprintf_r+0x2b0>
   8245e:	aa0f      	add	r2, sp, #60	; 0x3c
   82460:	9904      	ldr	r1, [sp, #16]
   82462:	9806      	ldr	r0, [sp, #24]
   82464:	f7ff fab4 	bl	819d0 <__sprint_r.part.0>
   82468:	2800      	cmp	r0, #0
   8246a:	d1a8      	bne.n	823be <_vfiprintf_r+0x96e>
   8246c:	46d1      	mov	r9, sl
   8246e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82470:	e75e      	b.n	82330 <_vfiprintf_r+0x8e0>
   82472:	aa0f      	add	r2, sp, #60	; 0x3c
   82474:	9904      	ldr	r1, [sp, #16]
   82476:	9806      	ldr	r0, [sp, #24]
   82478:	f7ff faaa 	bl	819d0 <__sprint_r.part.0>
   8247c:	2800      	cmp	r0, #0
   8247e:	d19e      	bne.n	823be <_vfiprintf_r+0x96e>
   82480:	46d1      	mov	r9, sl
   82482:	f7ff bbbb 	b.w	81bfc <_vfiprintf_r+0x1ac>
   82486:	bf00      	nop
   82488:	00084600 	.word	0x00084600
   8248c:	000845f0 	.word	0x000845f0
   82490:	3104      	adds	r1, #4
   82492:	6816      	ldr	r6, [r2, #0]
   82494:	2700      	movs	r7, #0
   82496:	2201      	movs	r2, #1
   82498:	9107      	str	r1, [sp, #28]
   8249a:	e412      	b.n	81cc2 <_vfiprintf_r+0x272>
   8249c:	9807      	ldr	r0, [sp, #28]
   8249e:	2700      	movs	r7, #0
   824a0:	4601      	mov	r1, r0
   824a2:	3104      	adds	r1, #4
   824a4:	6806      	ldr	r6, [r0, #0]
   824a6:	9107      	str	r1, [sp, #28]
   824a8:	e40b      	b.n	81cc2 <_vfiprintf_r+0x272>
   824aa:	680e      	ldr	r6, [r1, #0]
   824ac:	3104      	adds	r1, #4
   824ae:	9107      	str	r1, [sp, #28]
   824b0:	2700      	movs	r7, #0
   824b2:	e592      	b.n	81fda <_vfiprintf_r+0x58a>
   824b4:	6816      	ldr	r6, [r2, #0]
   824b6:	3204      	adds	r2, #4
   824b8:	17f7      	asrs	r7, r6, #31
   824ba:	9207      	str	r2, [sp, #28]
   824bc:	4630      	mov	r0, r6
   824be:	4639      	mov	r1, r7
   824c0:	e512      	b.n	81ee8 <_vfiprintf_r+0x498>
   824c2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   824c6:	f000 fe75 	bl	831b4 <__retarget_lock_release_recursive>
   824ca:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   824ce:	e71b      	b.n	82308 <_vfiprintf_r+0x8b8>
   824d0:	9b02      	ldr	r3, [sp, #8]
   824d2:	9302      	str	r3, [sp, #8]
   824d4:	2301      	movs	r3, #1
   824d6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
   824da:	3630      	adds	r6, #48	; 0x30
   824dc:	f80b 6d41 	strb.w	r6, [fp, #-65]!
   824e0:	9305      	str	r3, [sp, #20]
   824e2:	e40d      	b.n	81d00 <_vfiprintf_r+0x2b0>
   824e4:	aa0f      	add	r2, sp, #60	; 0x3c
   824e6:	9904      	ldr	r1, [sp, #16]
   824e8:	9806      	ldr	r0, [sp, #24]
   824ea:	f7ff fa71 	bl	819d0 <__sprint_r.part.0>
   824ee:	2800      	cmp	r0, #0
   824f0:	f47f af65 	bne.w	823be <_vfiprintf_r+0x96e>
   824f4:	9910      	ldr	r1, [sp, #64]	; 0x40
   824f6:	46d1      	mov	r9, sl
   824f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
   824fa:	1c48      	adds	r0, r1, #1
   824fc:	e457      	b.n	81dae <_vfiprintf_r+0x35e>
   824fe:	aa0f      	add	r2, sp, #60	; 0x3c
   82500:	9904      	ldr	r1, [sp, #16]
   82502:	9806      	ldr	r0, [sp, #24]
   82504:	f7ff fa64 	bl	819d0 <__sprint_r.part.0>
   82508:	2800      	cmp	r0, #0
   8250a:	f47f af58 	bne.w	823be <_vfiprintf_r+0x96e>
   8250e:	9910      	ldr	r1, [sp, #64]	; 0x40
   82510:	46d1      	mov	r9, sl
   82512:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82514:	1c48      	adds	r0, r1, #1
   82516:	e644      	b.n	821a2 <_vfiprintf_r+0x752>
   82518:	2a00      	cmp	r2, #0
   8251a:	f040 8087 	bne.w	8262c <_vfiprintf_r+0xbdc>
   8251e:	2001      	movs	r0, #1
   82520:	4611      	mov	r1, r2
   82522:	46d1      	mov	r9, sl
   82524:	e641      	b.n	821aa <_vfiprintf_r+0x75a>
   82526:	aa0f      	add	r2, sp, #60	; 0x3c
   82528:	9904      	ldr	r1, [sp, #16]
   8252a:	9806      	ldr	r0, [sp, #24]
   8252c:	f7ff fa50 	bl	819d0 <__sprint_r.part.0>
   82530:	2800      	cmp	r0, #0
   82532:	f47f af44 	bne.w	823be <_vfiprintf_r+0x96e>
   82536:	9810      	ldr	r0, [sp, #64]	; 0x40
   82538:	46d1      	mov	r9, sl
   8253a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8253c:	3001      	adds	r0, #1
   8253e:	e668      	b.n	82212 <_vfiprintf_r+0x7c2>
   82540:	46cb      	mov	fp, r9
   82542:	e6d7      	b.n	822f4 <_vfiprintf_r+0x8a4>
   82544:	9d07      	ldr	r5, [sp, #28]
   82546:	3507      	adds	r5, #7
   82548:	f025 0507 	bic.w	r5, r5, #7
   8254c:	f105 0208 	add.w	r2, r5, #8
   82550:	e9d5 0100 	ldrd	r0, r1, [r5]
   82554:	9207      	str	r2, [sp, #28]
   82556:	4606      	mov	r6, r0
   82558:	460f      	mov	r7, r1
   8255a:	e4c5      	b.n	81ee8 <_vfiprintf_r+0x498>
   8255c:	9d07      	ldr	r5, [sp, #28]
   8255e:	3507      	adds	r5, #7
   82560:	f025 0207 	bic.w	r2, r5, #7
   82564:	f102 0108 	add.w	r1, r2, #8
   82568:	e9d2 6700 	ldrd	r6, r7, [r2]
   8256c:	9107      	str	r1, [sp, #28]
   8256e:	2201      	movs	r2, #1
   82570:	f7ff bba7 	b.w	81cc2 <_vfiprintf_r+0x272>
   82574:	9d07      	ldr	r5, [sp, #28]
   82576:	3507      	adds	r5, #7
   82578:	f025 0207 	bic.w	r2, r5, #7
   8257c:	f102 0108 	add.w	r1, r2, #8
   82580:	e9d2 6700 	ldrd	r6, r7, [r2]
   82584:	9107      	str	r1, [sp, #28]
   82586:	2200      	movs	r2, #0
   82588:	f7ff bb9b 	b.w	81cc2 <_vfiprintf_r+0x272>
   8258c:	9d07      	ldr	r5, [sp, #28]
   8258e:	3507      	adds	r5, #7
   82590:	f025 0107 	bic.w	r1, r5, #7
   82594:	f101 0008 	add.w	r0, r1, #8
   82598:	9007      	str	r0, [sp, #28]
   8259a:	e9d1 6700 	ldrd	r6, r7, [r1]
   8259e:	e51c      	b.n	81fda <_vfiprintf_r+0x58a>
   825a0:	46d3      	mov	fp, sl
   825a2:	f7ff bbad 	b.w	81d00 <_vfiprintf_r+0x2b0>
   825a6:	252d      	movs	r5, #45	; 0x2d
   825a8:	4276      	negs	r6, r6
   825aa:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   825ae:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
   825b2:	2201      	movs	r2, #1
   825b4:	f7ff bb8a 	b.w	81ccc <_vfiprintf_r+0x27c>
   825b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   825ba:	b9b3      	cbnz	r3, 825ea <_vfiprintf_r+0xb9a>
   825bc:	4611      	mov	r1, r2
   825be:	2001      	movs	r0, #1
   825c0:	46d1      	mov	r9, sl
   825c2:	e5f2      	b.n	821aa <_vfiprintf_r+0x75a>
   825c4:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
   825c8:	f000 fdf4 	bl	831b4 <__retarget_lock_release_recursive>
   825cc:	f04f 33ff 	mov.w	r3, #4294967295
   825d0:	9303      	str	r3, [sp, #12]
   825d2:	f7ff bb4c 	b.w	81c6e <_vfiprintf_r+0x21e>
   825d6:	aa0f      	add	r2, sp, #60	; 0x3c
   825d8:	9904      	ldr	r1, [sp, #16]
   825da:	9806      	ldr	r0, [sp, #24]
   825dc:	f7ff f9f8 	bl	819d0 <__sprint_r.part.0>
   825e0:	2800      	cmp	r0, #0
   825e2:	f47f aeec 	bne.w	823be <_vfiprintf_r+0x96e>
   825e6:	9a11      	ldr	r2, [sp, #68]	; 0x44
   825e8:	e6aa      	b.n	82340 <_vfiprintf_r+0x8f0>
   825ea:	2202      	movs	r2, #2
   825ec:	ab0e      	add	r3, sp, #56	; 0x38
   825ee:	921d      	str	r2, [sp, #116]	; 0x74
   825f0:	931c      	str	r3, [sp, #112]	; 0x70
   825f2:	2001      	movs	r0, #1
   825f4:	46d1      	mov	r9, sl
   825f6:	e5d0      	b.n	8219a <_vfiprintf_r+0x74a>
   825f8:	4d34      	ldr	r5, [pc, #208]	; (826cc <_vfiprintf_r+0xc7c>)
   825fa:	e5fd      	b.n	821f8 <_vfiprintf_r+0x7a8>
   825fc:	9a07      	ldr	r2, [sp, #28]
   825fe:	4613      	mov	r3, r2
   82600:	3304      	adds	r3, #4
   82602:	9307      	str	r3, [sp, #28]
   82604:	9b03      	ldr	r3, [sp, #12]
   82606:	6811      	ldr	r1, [r2, #0]
   82608:	17dd      	asrs	r5, r3, #31
   8260a:	461a      	mov	r2, r3
   8260c:	462b      	mov	r3, r5
   8260e:	e9c1 2300 	strd	r2, r3, [r1]
   82612:	f7ff ba5a 	b.w	81aca <_vfiprintf_r+0x7a>
   82616:	4658      	mov	r0, fp
   82618:	9507      	str	r5, [sp, #28]
   8261a:	9302      	str	r3, [sp, #8]
   8261c:	f001 fc3c 	bl	83e98 <strlen>
   82620:	2400      	movs	r4, #0
   82622:	9005      	str	r0, [sp, #20]
   82624:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82628:	f7ff bb6a 	b.w	81d00 <_vfiprintf_r+0x2b0>
   8262c:	aa0f      	add	r2, sp, #60	; 0x3c
   8262e:	9904      	ldr	r1, [sp, #16]
   82630:	9806      	ldr	r0, [sp, #24]
   82632:	f7ff f9cd 	bl	819d0 <__sprint_r.part.0>
   82636:	2800      	cmp	r0, #0
   82638:	f47f aec1 	bne.w	823be <_vfiprintf_r+0x96e>
   8263c:	9910      	ldr	r1, [sp, #64]	; 0x40
   8263e:	46d1      	mov	r9, sl
   82640:	9a11      	ldr	r2, [sp, #68]	; 0x44
   82642:	1c48      	adds	r0, r1, #1
   82644:	e5b1      	b.n	821aa <_vfiprintf_r+0x75a>
   82646:	9910      	ldr	r1, [sp, #64]	; 0x40
   82648:	9a11      	ldr	r2, [sp, #68]	; 0x44
   8264a:	3101      	adds	r1, #1
   8264c:	4e20      	ldr	r6, [pc, #128]	; (826d0 <_vfiprintf_r+0xc80>)
   8264e:	f7ff bb9c 	b.w	81d8a <_vfiprintf_r+0x33a>
   82652:	2c06      	cmp	r4, #6
   82654:	bf28      	it	cs
   82656:	2406      	movcs	r4, #6
   82658:	9507      	str	r5, [sp, #28]
   8265a:	9405      	str	r4, [sp, #20]
   8265c:	9401      	str	r4, [sp, #4]
   8265e:	f8df b074 	ldr.w	fp, [pc, #116]	; 826d4 <_vfiprintf_r+0xc84>
   82662:	e4e3      	b.n	8202c <_vfiprintf_r+0x5dc>
   82664:	9810      	ldr	r0, [sp, #64]	; 0x40
   82666:	4e1a      	ldr	r6, [pc, #104]	; (826d0 <_vfiprintf_r+0xc80>)
   82668:	3001      	adds	r0, #1
   8266a:	e60e      	b.n	8228a <_vfiprintf_r+0x83a>
   8266c:	4686      	mov	lr, r0
   8266e:	4d17      	ldr	r5, [pc, #92]	; (826cc <_vfiprintf_r+0xc7c>)
   82670:	f7ff bbe2 	b.w	81e38 <_vfiprintf_r+0x3e8>
   82674:	9405      	str	r4, [sp, #20]
   82676:	9507      	str	r5, [sp, #28]
   82678:	9302      	str	r3, [sp, #8]
   8267a:	4604      	mov	r4, r0
   8267c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
   82680:	f7ff bb3e 	b.w	81d00 <_vfiprintf_r+0x2b0>
   82684:	9806      	ldr	r0, [sp, #24]
   82686:	aa0f      	add	r2, sp, #60	; 0x3c
   82688:	4659      	mov	r1, fp
   8268a:	f7ff f9a1 	bl	819d0 <__sprint_r.part.0>
   8268e:	2800      	cmp	r0, #0
   82690:	f43f ae2e 	beq.w	822f0 <_vfiprintf_r+0x8a0>
   82694:	e62e      	b.n	822f4 <_vfiprintf_r+0x8a4>
   82696:	9907      	ldr	r1, [sp, #28]
   82698:	f898 2001 	ldrb.w	r2, [r8, #1]
   8269c:	680c      	ldr	r4, [r1, #0]
   8269e:	3104      	adds	r1, #4
   826a0:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
   826a4:	46b8      	mov	r8, r7
   826a6:	9107      	str	r1, [sp, #28]
   826a8:	f7ff ba44 	b.w	81b34 <_vfiprintf_r+0xe4>
   826ac:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   826b0:	e4a7      	b.n	82002 <_vfiprintf_r+0x5b2>
   826b2:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   826b6:	e521      	b.n	820fc <_vfiprintf_r+0x6ac>
   826b8:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   826bc:	e47c      	b.n	81fb8 <_vfiprintf_r+0x568>
   826be:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   826c2:	e43f      	b.n	81f44 <_vfiprintf_r+0x4f4>
   826c4:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
   826c8:	f7ff bbfa 	b.w	81ec0 <_vfiprintf_r+0x470>
   826cc:	00084600 	.word	0x00084600
   826d0:	000845f0 	.word	0x000845f0
   826d4:	000845e8 	.word	0x000845e8

000826d8 <__sbprintf>:
   826d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   826dc:	460c      	mov	r4, r1
   826de:	f04f 0e00 	mov.w	lr, #0
   826e2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   826e6:	4606      	mov	r6, r0
   826e8:	4617      	mov	r7, r2
   826ea:	4698      	mov	r8, r3
   826ec:	6e62      	ldr	r2, [r4, #100]	; 0x64
   826ee:	89e3      	ldrh	r3, [r4, #14]
   826f0:	8989      	ldrh	r1, [r1, #12]
   826f2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   826f6:	f021 0102 	bic.w	r1, r1, #2
   826fa:	9219      	str	r2, [sp, #100]	; 0x64
   826fc:	f8ad 300e 	strh.w	r3, [sp, #14]
   82700:	69e2      	ldr	r2, [r4, #28]
   82702:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82704:	f8ad 100c 	strh.w	r1, [sp, #12]
   82708:	a816      	add	r0, sp, #88	; 0x58
   8270a:	a91a      	add	r1, sp, #104	; 0x68
   8270c:	f8cd e018 	str.w	lr, [sp, #24]
   82710:	9207      	str	r2, [sp, #28]
   82712:	9309      	str	r3, [sp, #36]	; 0x24
   82714:	9100      	str	r1, [sp, #0]
   82716:	9104      	str	r1, [sp, #16]
   82718:	9502      	str	r5, [sp, #8]
   8271a:	9505      	str	r5, [sp, #20]
   8271c:	f000 fd44 	bl	831a8 <__retarget_lock_init_recursive>
   82720:	4643      	mov	r3, r8
   82722:	463a      	mov	r2, r7
   82724:	4669      	mov	r1, sp
   82726:	4630      	mov	r0, r6
   82728:	f7ff f992 	bl	81a50 <_vfiprintf_r>
   8272c:	1e05      	subs	r5, r0, #0
   8272e:	db07      	blt.n	82740 <__sbprintf+0x68>
   82730:	4630      	mov	r0, r6
   82732:	4669      	mov	r1, sp
   82734:	f000 f924 	bl	82980 <_fflush_r>
   82738:	2800      	cmp	r0, #0
   8273a:	bf18      	it	ne
   8273c:	f04f 35ff 	movne.w	r5, #4294967295
   82740:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82744:	065b      	lsls	r3, r3, #25
   82746:	d503      	bpl.n	82750 <__sbprintf+0x78>
   82748:	89a3      	ldrh	r3, [r4, #12]
   8274a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8274e:	81a3      	strh	r3, [r4, #12]
   82750:	9816      	ldr	r0, [sp, #88]	; 0x58
   82752:	f000 fd2b 	bl	831ac <__retarget_lock_close_recursive>
   82756:	4628      	mov	r0, r5
   82758:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   8275c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00082760 <__swsetup_r>:
   82760:	b538      	push	{r3, r4, r5, lr}
   82762:	4b30      	ldr	r3, [pc, #192]	; (82824 <__swsetup_r+0xc4>)
   82764:	4605      	mov	r5, r0
   82766:	6818      	ldr	r0, [r3, #0]
   82768:	460c      	mov	r4, r1
   8276a:	b110      	cbz	r0, 82772 <__swsetup_r+0x12>
   8276c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8276e:	2b00      	cmp	r3, #0
   82770:	d038      	beq.n	827e4 <__swsetup_r+0x84>
   82772:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82776:	b293      	uxth	r3, r2
   82778:	0718      	lsls	r0, r3, #28
   8277a:	d50c      	bpl.n	82796 <__swsetup_r+0x36>
   8277c:	6920      	ldr	r0, [r4, #16]
   8277e:	b1a8      	cbz	r0, 827ac <__swsetup_r+0x4c>
   82780:	f013 0201 	ands.w	r2, r3, #1
   82784:	d01e      	beq.n	827c4 <__swsetup_r+0x64>
   82786:	2200      	movs	r2, #0
   82788:	6963      	ldr	r3, [r4, #20]
   8278a:	60a2      	str	r2, [r4, #8]
   8278c:	425b      	negs	r3, r3
   8278e:	61a3      	str	r3, [r4, #24]
   82790:	b1f0      	cbz	r0, 827d0 <__swsetup_r+0x70>
   82792:	2000      	movs	r0, #0
   82794:	bd38      	pop	{r3, r4, r5, pc}
   82796:	06d9      	lsls	r1, r3, #27
   82798:	d53b      	bpl.n	82812 <__swsetup_r+0xb2>
   8279a:	0758      	lsls	r0, r3, #29
   8279c:	d425      	bmi.n	827ea <__swsetup_r+0x8a>
   8279e:	6920      	ldr	r0, [r4, #16]
   827a0:	f042 0308 	orr.w	r3, r2, #8
   827a4:	81a3      	strh	r3, [r4, #12]
   827a6:	b29b      	uxth	r3, r3
   827a8:	2800      	cmp	r0, #0
   827aa:	d1e9      	bne.n	82780 <__swsetup_r+0x20>
   827ac:	f403 7220 	and.w	r2, r3, #640	; 0x280
   827b0:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   827b4:	d0e4      	beq.n	82780 <__swsetup_r+0x20>
   827b6:	4628      	mov	r0, r5
   827b8:	4621      	mov	r1, r4
   827ba:	f000 fd2b 	bl	83214 <__smakebuf_r>
   827be:	89a3      	ldrh	r3, [r4, #12]
   827c0:	6920      	ldr	r0, [r4, #16]
   827c2:	e7dd      	b.n	82780 <__swsetup_r+0x20>
   827c4:	0799      	lsls	r1, r3, #30
   827c6:	bf58      	it	pl
   827c8:	6962      	ldrpl	r2, [r4, #20]
   827ca:	60a2      	str	r2, [r4, #8]
   827cc:	2800      	cmp	r0, #0
   827ce:	d1e0      	bne.n	82792 <__swsetup_r+0x32>
   827d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   827d4:	061a      	lsls	r2, r3, #24
   827d6:	d5dd      	bpl.n	82794 <__swsetup_r+0x34>
   827d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   827dc:	81a3      	strh	r3, [r4, #12]
   827de:	f04f 30ff 	mov.w	r0, #4294967295
   827e2:	bd38      	pop	{r3, r4, r5, pc}
   827e4:	f000 f924 	bl	82a30 <__sinit>
   827e8:	e7c3      	b.n	82772 <__swsetup_r+0x12>
   827ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
   827ec:	b151      	cbz	r1, 82804 <__swsetup_r+0xa4>
   827ee:	f104 0340 	add.w	r3, r4, #64	; 0x40
   827f2:	4299      	cmp	r1, r3
   827f4:	d004      	beq.n	82800 <__swsetup_r+0xa0>
   827f6:	4628      	mov	r0, r5
   827f8:	f000 fa40 	bl	82c7c <_free_r>
   827fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82800:	2300      	movs	r3, #0
   82802:	6323      	str	r3, [r4, #48]	; 0x30
   82804:	2300      	movs	r3, #0
   82806:	6920      	ldr	r0, [r4, #16]
   82808:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   8280c:	e884 0009 	stmia.w	r4, {r0, r3}
   82810:	e7c6      	b.n	827a0 <__swsetup_r+0x40>
   82812:	2309      	movs	r3, #9
   82814:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   82818:	602b      	str	r3, [r5, #0]
   8281a:	f04f 30ff 	mov.w	r0, #4294967295
   8281e:	81a2      	strh	r2, [r4, #12]
   82820:	bd38      	pop	{r3, r4, r5, pc}
   82822:	bf00      	nop
   82824:	20070140 	.word	0x20070140

00082828 <register_fini>:
   82828:	4b02      	ldr	r3, [pc, #8]	; (82834 <register_fini+0xc>)
   8282a:	b113      	cbz	r3, 82832 <register_fini+0xa>
   8282c:	4802      	ldr	r0, [pc, #8]	; (82838 <register_fini+0x10>)
   8282e:	f000 b805 	b.w	8283c <atexit>
   82832:	4770      	bx	lr
   82834:	00000000 	.word	0x00000000
   82838:	00082aa9 	.word	0x00082aa9

0008283c <atexit>:
   8283c:	2300      	movs	r3, #0
   8283e:	4601      	mov	r1, r0
   82840:	461a      	mov	r2, r3
   82842:	4618      	mov	r0, r3
   82844:	f001 bbfa 	b.w	8403c <__register_exitproc>

00082848 <__sflush_r>:
   82848:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   8284c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82850:	b29a      	uxth	r2, r3
   82852:	460d      	mov	r5, r1
   82854:	0711      	lsls	r1, r2, #28
   82856:	4680      	mov	r8, r0
   82858:	d43a      	bmi.n	828d0 <__sflush_r+0x88>
   8285a:	686a      	ldr	r2, [r5, #4]
   8285c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82860:	2a00      	cmp	r2, #0
   82862:	81ab      	strh	r3, [r5, #12]
   82864:	dd70      	ble.n	82948 <__sflush_r+0x100>
   82866:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82868:	2c00      	cmp	r4, #0
   8286a:	d04a      	beq.n	82902 <__sflush_r+0xba>
   8286c:	2200      	movs	r2, #0
   8286e:	b29b      	uxth	r3, r3
   82870:	f8d8 6000 	ldr.w	r6, [r8]
   82874:	f8c8 2000 	str.w	r2, [r8]
   82878:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   8287c:	d068      	beq.n	82950 <__sflush_r+0x108>
   8287e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82880:	075f      	lsls	r7, r3, #29
   82882:	d505      	bpl.n	82890 <__sflush_r+0x48>
   82884:	6869      	ldr	r1, [r5, #4]
   82886:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82888:	1a52      	subs	r2, r2, r1
   8288a:	b10b      	cbz	r3, 82890 <__sflush_r+0x48>
   8288c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8288e:	1ad2      	subs	r2, r2, r3
   82890:	2300      	movs	r3, #0
   82892:	69e9      	ldr	r1, [r5, #28]
   82894:	4640      	mov	r0, r8
   82896:	47a0      	blx	r4
   82898:	1c44      	adds	r4, r0, #1
   8289a:	d03d      	beq.n	82918 <__sflush_r+0xd0>
   8289c:	2100      	movs	r1, #0
   8289e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   828a2:	692a      	ldr	r2, [r5, #16]
   828a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   828a8:	81ab      	strh	r3, [r5, #12]
   828aa:	04db      	lsls	r3, r3, #19
   828ac:	6069      	str	r1, [r5, #4]
   828ae:	602a      	str	r2, [r5, #0]
   828b0:	d448      	bmi.n	82944 <__sflush_r+0xfc>
   828b2:	6b29      	ldr	r1, [r5, #48]	; 0x30
   828b4:	f8c8 6000 	str.w	r6, [r8]
   828b8:	b319      	cbz	r1, 82902 <__sflush_r+0xba>
   828ba:	f105 0340 	add.w	r3, r5, #64	; 0x40
   828be:	4299      	cmp	r1, r3
   828c0:	d002      	beq.n	828c8 <__sflush_r+0x80>
   828c2:	4640      	mov	r0, r8
   828c4:	f000 f9da 	bl	82c7c <_free_r>
   828c8:	2000      	movs	r0, #0
   828ca:	6328      	str	r0, [r5, #48]	; 0x30
   828cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828d0:	692e      	ldr	r6, [r5, #16]
   828d2:	b1b6      	cbz	r6, 82902 <__sflush_r+0xba>
   828d4:	0791      	lsls	r1, r2, #30
   828d6:	bf18      	it	ne
   828d8:	2300      	movne	r3, #0
   828da:	682c      	ldr	r4, [r5, #0]
   828dc:	bf08      	it	eq
   828de:	696b      	ldreq	r3, [r5, #20]
   828e0:	602e      	str	r6, [r5, #0]
   828e2:	1ba4      	subs	r4, r4, r6
   828e4:	60ab      	str	r3, [r5, #8]
   828e6:	e00a      	b.n	828fe <__sflush_r+0xb6>
   828e8:	4623      	mov	r3, r4
   828ea:	4632      	mov	r2, r6
   828ec:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   828ee:	69e9      	ldr	r1, [r5, #28]
   828f0:	4640      	mov	r0, r8
   828f2:	47b8      	blx	r7
   828f4:	2800      	cmp	r0, #0
   828f6:	eba4 0400 	sub.w	r4, r4, r0
   828fa:	4406      	add	r6, r0
   828fc:	dd04      	ble.n	82908 <__sflush_r+0xc0>
   828fe:	2c00      	cmp	r4, #0
   82900:	dcf2      	bgt.n	828e8 <__sflush_r+0xa0>
   82902:	2000      	movs	r0, #0
   82904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82908:	89ab      	ldrh	r3, [r5, #12]
   8290a:	f04f 30ff 	mov.w	r0, #4294967295
   8290e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82912:	81ab      	strh	r3, [r5, #12]
   82914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82918:	f8d8 4000 	ldr.w	r4, [r8]
   8291c:	2c1d      	cmp	r4, #29
   8291e:	d8f3      	bhi.n	82908 <__sflush_r+0xc0>
   82920:	4b16      	ldr	r3, [pc, #88]	; (8297c <__sflush_r+0x134>)
   82922:	40e3      	lsrs	r3, r4
   82924:	43db      	mvns	r3, r3
   82926:	f013 0301 	ands.w	r3, r3, #1
   8292a:	d1ed      	bne.n	82908 <__sflush_r+0xc0>
   8292c:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   82930:	6929      	ldr	r1, [r5, #16]
   82932:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82936:	81aa      	strh	r2, [r5, #12]
   82938:	04d2      	lsls	r2, r2, #19
   8293a:	606b      	str	r3, [r5, #4]
   8293c:	6029      	str	r1, [r5, #0]
   8293e:	d5b8      	bpl.n	828b2 <__sflush_r+0x6a>
   82940:	2c00      	cmp	r4, #0
   82942:	d1b6      	bne.n	828b2 <__sflush_r+0x6a>
   82944:	6528      	str	r0, [r5, #80]	; 0x50
   82946:	e7b4      	b.n	828b2 <__sflush_r+0x6a>
   82948:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8294a:	2a00      	cmp	r2, #0
   8294c:	dc8b      	bgt.n	82866 <__sflush_r+0x1e>
   8294e:	e7d8      	b.n	82902 <__sflush_r+0xba>
   82950:	2301      	movs	r3, #1
   82952:	69e9      	ldr	r1, [r5, #28]
   82954:	4640      	mov	r0, r8
   82956:	47a0      	blx	r4
   82958:	1c43      	adds	r3, r0, #1
   8295a:	4602      	mov	r2, r0
   8295c:	d002      	beq.n	82964 <__sflush_r+0x11c>
   8295e:	89ab      	ldrh	r3, [r5, #12]
   82960:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82962:	e78d      	b.n	82880 <__sflush_r+0x38>
   82964:	f8d8 3000 	ldr.w	r3, [r8]
   82968:	2b00      	cmp	r3, #0
   8296a:	d0f8      	beq.n	8295e <__sflush_r+0x116>
   8296c:	2b1d      	cmp	r3, #29
   8296e:	d001      	beq.n	82974 <__sflush_r+0x12c>
   82970:	2b16      	cmp	r3, #22
   82972:	d1c9      	bne.n	82908 <__sflush_r+0xc0>
   82974:	f8c8 6000 	str.w	r6, [r8]
   82978:	e7c3      	b.n	82902 <__sflush_r+0xba>
   8297a:	bf00      	nop
   8297c:	20400001 	.word	0x20400001

00082980 <_fflush_r>:
   82980:	b538      	push	{r3, r4, r5, lr}
   82982:	460d      	mov	r5, r1
   82984:	4604      	mov	r4, r0
   82986:	b108      	cbz	r0, 8298c <_fflush_r+0xc>
   82988:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8298a:	b1bb      	cbz	r3, 829bc <_fflush_r+0x3c>
   8298c:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   82990:	b188      	cbz	r0, 829b6 <_fflush_r+0x36>
   82992:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   82994:	07db      	lsls	r3, r3, #31
   82996:	d401      	bmi.n	8299c <_fflush_r+0x1c>
   82998:	0581      	lsls	r1, r0, #22
   8299a:	d517      	bpl.n	829cc <_fflush_r+0x4c>
   8299c:	4620      	mov	r0, r4
   8299e:	4629      	mov	r1, r5
   829a0:	f7ff ff52 	bl	82848 <__sflush_r>
   829a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   829a6:	4604      	mov	r4, r0
   829a8:	07da      	lsls	r2, r3, #31
   829aa:	d402      	bmi.n	829b2 <_fflush_r+0x32>
   829ac:	89ab      	ldrh	r3, [r5, #12]
   829ae:	059b      	lsls	r3, r3, #22
   829b0:	d507      	bpl.n	829c2 <_fflush_r+0x42>
   829b2:	4620      	mov	r0, r4
   829b4:	bd38      	pop	{r3, r4, r5, pc}
   829b6:	4604      	mov	r4, r0
   829b8:	4620      	mov	r0, r4
   829ba:	bd38      	pop	{r3, r4, r5, pc}
   829bc:	f000 f838 	bl	82a30 <__sinit>
   829c0:	e7e4      	b.n	8298c <_fflush_r+0xc>
   829c2:	6da8      	ldr	r0, [r5, #88]	; 0x58
   829c4:	f000 fbf6 	bl	831b4 <__retarget_lock_release_recursive>
   829c8:	4620      	mov	r0, r4
   829ca:	bd38      	pop	{r3, r4, r5, pc}
   829cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
   829ce:	f000 fbef 	bl	831b0 <__retarget_lock_acquire_recursive>
   829d2:	e7e3      	b.n	8299c <_fflush_r+0x1c>

000829d4 <_cleanup_r>:
   829d4:	4901      	ldr	r1, [pc, #4]	; (829dc <_cleanup_r+0x8>)
   829d6:	f000 bbb1 	b.w	8313c <_fwalk_reent>
   829da:	bf00      	nop
   829dc:	00084125 	.word	0x00084125

000829e0 <std.isra.0>:
   829e0:	2300      	movs	r3, #0
   829e2:	b510      	push	{r4, lr}
   829e4:	4604      	mov	r4, r0
   829e6:	8181      	strh	r1, [r0, #12]
   829e8:	81c2      	strh	r2, [r0, #14]
   829ea:	6003      	str	r3, [r0, #0]
   829ec:	6043      	str	r3, [r0, #4]
   829ee:	6083      	str	r3, [r0, #8]
   829f0:	6643      	str	r3, [r0, #100]	; 0x64
   829f2:	6103      	str	r3, [r0, #16]
   829f4:	6143      	str	r3, [r0, #20]
   829f6:	6183      	str	r3, [r0, #24]
   829f8:	4619      	mov	r1, r3
   829fa:	2208      	movs	r2, #8
   829fc:	305c      	adds	r0, #92	; 0x5c
   829fe:	f7fe fec9 	bl	81794 <memset>
   82a02:	4807      	ldr	r0, [pc, #28]	; (82a20 <std.isra.0+0x40>)
   82a04:	4907      	ldr	r1, [pc, #28]	; (82a24 <std.isra.0+0x44>)
   82a06:	4a08      	ldr	r2, [pc, #32]	; (82a28 <std.isra.0+0x48>)
   82a08:	4b08      	ldr	r3, [pc, #32]	; (82a2c <std.isra.0+0x4c>)
   82a0a:	6220      	str	r0, [r4, #32]
   82a0c:	61e4      	str	r4, [r4, #28]
   82a0e:	6261      	str	r1, [r4, #36]	; 0x24
   82a10:	62a2      	str	r2, [r4, #40]	; 0x28
   82a12:	62e3      	str	r3, [r4, #44]	; 0x2c
   82a14:	f104 0058 	add.w	r0, r4, #88	; 0x58
   82a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a1c:	f000 bbc4 	b.w	831a8 <__retarget_lock_init_recursive>
   82a20:	00083e11 	.word	0x00083e11
   82a24:	00083e35 	.word	0x00083e35
   82a28:	00083e71 	.word	0x00083e71
   82a2c:	00083e91 	.word	0x00083e91

00082a30 <__sinit>:
   82a30:	b510      	push	{r4, lr}
   82a32:	4604      	mov	r4, r0
   82a34:	4814      	ldr	r0, [pc, #80]	; (82a88 <__sinit+0x58>)
   82a36:	f000 fbbb 	bl	831b0 <__retarget_lock_acquire_recursive>
   82a3a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82a3c:	b9fa      	cbnz	r2, 82a7e <__sinit+0x4e>
   82a3e:	2003      	movs	r0, #3
   82a40:	4912      	ldr	r1, [pc, #72]	; (82a8c <__sinit+0x5c>)
   82a42:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   82a46:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   82a4a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   82a4e:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   82a52:	63e1      	str	r1, [r4, #60]	; 0x3c
   82a54:	6860      	ldr	r0, [r4, #4]
   82a56:	2104      	movs	r1, #4
   82a58:	f7ff ffc2 	bl	829e0 <std.isra.0>
   82a5c:	68a0      	ldr	r0, [r4, #8]
   82a5e:	2201      	movs	r2, #1
   82a60:	2109      	movs	r1, #9
   82a62:	f7ff ffbd 	bl	829e0 <std.isra.0>
   82a66:	68e0      	ldr	r0, [r4, #12]
   82a68:	2202      	movs	r2, #2
   82a6a:	2112      	movs	r1, #18
   82a6c:	f7ff ffb8 	bl	829e0 <std.isra.0>
   82a70:	2301      	movs	r3, #1
   82a72:	4805      	ldr	r0, [pc, #20]	; (82a88 <__sinit+0x58>)
   82a74:	63a3      	str	r3, [r4, #56]	; 0x38
   82a76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a7a:	f000 bb9b 	b.w	831b4 <__retarget_lock_release_recursive>
   82a7e:	4802      	ldr	r0, [pc, #8]	; (82a88 <__sinit+0x58>)
   82a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a84:	f000 bb96 	b.w	831b4 <__retarget_lock_release_recursive>
   82a88:	20070c6c 	.word	0x20070c6c
   82a8c:	000829d5 	.word	0x000829d5

00082a90 <__sfp_lock_acquire>:
   82a90:	4801      	ldr	r0, [pc, #4]	; (82a98 <__sfp_lock_acquire+0x8>)
   82a92:	f000 bb8d 	b.w	831b0 <__retarget_lock_acquire_recursive>
   82a96:	bf00      	nop
   82a98:	20070c80 	.word	0x20070c80

00082a9c <__sfp_lock_release>:
   82a9c:	4801      	ldr	r0, [pc, #4]	; (82aa4 <__sfp_lock_release+0x8>)
   82a9e:	f000 bb89 	b.w	831b4 <__retarget_lock_release_recursive>
   82aa2:	bf00      	nop
   82aa4:	20070c80 	.word	0x20070c80

00082aa8 <__libc_fini_array>:
   82aa8:	b538      	push	{r3, r4, r5, lr}
   82aaa:	4c0a      	ldr	r4, [pc, #40]	; (82ad4 <__libc_fini_array+0x2c>)
   82aac:	4d0a      	ldr	r5, [pc, #40]	; (82ad8 <__libc_fini_array+0x30>)
   82aae:	1b64      	subs	r4, r4, r5
   82ab0:	10a4      	asrs	r4, r4, #2
   82ab2:	d00a      	beq.n	82aca <__libc_fini_array+0x22>
   82ab4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82ab8:	3b01      	subs	r3, #1
   82aba:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82abe:	3c01      	subs	r4, #1
   82ac0:	f855 3904 	ldr.w	r3, [r5], #-4
   82ac4:	4798      	blx	r3
   82ac6:	2c00      	cmp	r4, #0
   82ac8:	d1f9      	bne.n	82abe <__libc_fini_array+0x16>
   82aca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82ace:	f001 be33 	b.w	84738 <_fini>
   82ad2:	bf00      	nop
   82ad4:	00084748 	.word	0x00084748
   82ad8:	00084744 	.word	0x00084744

00082adc <__fputwc>:
   82adc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82ae0:	b083      	sub	sp, #12
   82ae2:	4607      	mov	r7, r0
   82ae4:	4688      	mov	r8, r1
   82ae6:	4614      	mov	r4, r2
   82ae8:	f000 fb50 	bl	8318c <__locale_mb_cur_max>
   82aec:	2801      	cmp	r0, #1
   82aee:	d033      	beq.n	82b58 <__fputwc+0x7c>
   82af0:	4642      	mov	r2, r8
   82af2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82af6:	a901      	add	r1, sp, #4
   82af8:	4638      	mov	r0, r7
   82afa:	f001 fa53 	bl	83fa4 <_wcrtomb_r>
   82afe:	1c42      	adds	r2, r0, #1
   82b00:	4606      	mov	r6, r0
   82b02:	d022      	beq.n	82b4a <__fputwc+0x6e>
   82b04:	b390      	cbz	r0, 82b6c <__fputwc+0x90>
   82b06:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82b0a:	2500      	movs	r5, #0
   82b0c:	f10d 0904 	add.w	r9, sp, #4
   82b10:	e008      	b.n	82b24 <__fputwc+0x48>
   82b12:	6823      	ldr	r3, [r4, #0]
   82b14:	1c5a      	adds	r2, r3, #1
   82b16:	6022      	str	r2, [r4, #0]
   82b18:	7019      	strb	r1, [r3, #0]
   82b1a:	3501      	adds	r5, #1
   82b1c:	42b5      	cmp	r5, r6
   82b1e:	d225      	bcs.n	82b6c <__fputwc+0x90>
   82b20:	f815 1009 	ldrb.w	r1, [r5, r9]
   82b24:	68a3      	ldr	r3, [r4, #8]
   82b26:	3b01      	subs	r3, #1
   82b28:	2b00      	cmp	r3, #0
   82b2a:	60a3      	str	r3, [r4, #8]
   82b2c:	daf1      	bge.n	82b12 <__fputwc+0x36>
   82b2e:	69a2      	ldr	r2, [r4, #24]
   82b30:	4293      	cmp	r3, r2
   82b32:	db01      	blt.n	82b38 <__fputwc+0x5c>
   82b34:	290a      	cmp	r1, #10
   82b36:	d1ec      	bne.n	82b12 <__fputwc+0x36>
   82b38:	4622      	mov	r2, r4
   82b3a:	4638      	mov	r0, r7
   82b3c:	f001 f9da 	bl	83ef4 <__swbuf_r>
   82b40:	1c43      	adds	r3, r0, #1
   82b42:	d1ea      	bne.n	82b1a <__fputwc+0x3e>
   82b44:	b003      	add	sp, #12
   82b46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82b4a:	89a3      	ldrh	r3, [r4, #12]
   82b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82b50:	81a3      	strh	r3, [r4, #12]
   82b52:	b003      	add	sp, #12
   82b54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82b58:	f108 33ff 	add.w	r3, r8, #4294967295
   82b5c:	2bfe      	cmp	r3, #254	; 0xfe
   82b5e:	d8c7      	bhi.n	82af0 <__fputwc+0x14>
   82b60:	fa5f f188 	uxtb.w	r1, r8
   82b64:	4606      	mov	r6, r0
   82b66:	f88d 1004 	strb.w	r1, [sp, #4]
   82b6a:	e7ce      	b.n	82b0a <__fputwc+0x2e>
   82b6c:	4640      	mov	r0, r8
   82b6e:	b003      	add	sp, #12
   82b70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00082b74 <_fputwc_r>:
   82b74:	b530      	push	{r4, r5, lr}
   82b76:	6e53      	ldr	r3, [r2, #100]	; 0x64
   82b78:	4614      	mov	r4, r2
   82b7a:	f013 0f01 	tst.w	r3, #1
   82b7e:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   82b82:	b083      	sub	sp, #12
   82b84:	4605      	mov	r5, r0
   82b86:	b29a      	uxth	r2, r3
   82b88:	d101      	bne.n	82b8e <_fputwc_r+0x1a>
   82b8a:	0590      	lsls	r0, r2, #22
   82b8c:	d51c      	bpl.n	82bc8 <_fputwc_r+0x54>
   82b8e:	0490      	lsls	r0, r2, #18
   82b90:	d406      	bmi.n	82ba0 <_fputwc_r+0x2c>
   82b92:	6e62      	ldr	r2, [r4, #100]	; 0x64
   82b94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82b9c:	81a3      	strh	r3, [r4, #12]
   82b9e:	6662      	str	r2, [r4, #100]	; 0x64
   82ba0:	4628      	mov	r0, r5
   82ba2:	4622      	mov	r2, r4
   82ba4:	f7ff ff9a 	bl	82adc <__fputwc>
   82ba8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82baa:	4605      	mov	r5, r0
   82bac:	07da      	lsls	r2, r3, #31
   82bae:	d402      	bmi.n	82bb6 <_fputwc_r+0x42>
   82bb0:	89a3      	ldrh	r3, [r4, #12]
   82bb2:	059b      	lsls	r3, r3, #22
   82bb4:	d502      	bpl.n	82bbc <_fputwc_r+0x48>
   82bb6:	4628      	mov	r0, r5
   82bb8:	b003      	add	sp, #12
   82bba:	bd30      	pop	{r4, r5, pc}
   82bbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82bbe:	f000 faf9 	bl	831b4 <__retarget_lock_release_recursive>
   82bc2:	4628      	mov	r0, r5
   82bc4:	b003      	add	sp, #12
   82bc6:	bd30      	pop	{r4, r5, pc}
   82bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82bca:	9101      	str	r1, [sp, #4]
   82bcc:	f000 faf0 	bl	831b0 <__retarget_lock_acquire_recursive>
   82bd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82bd4:	9901      	ldr	r1, [sp, #4]
   82bd6:	b29a      	uxth	r2, r3
   82bd8:	e7d9      	b.n	82b8e <_fputwc_r+0x1a>
   82bda:	bf00      	nop

00082bdc <_malloc_trim_r>:
   82bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82bde:	460c      	mov	r4, r1
   82be0:	4f23      	ldr	r7, [pc, #140]	; (82c70 <_malloc_trim_r+0x94>)
   82be2:	4606      	mov	r6, r0
   82be4:	f000 ff40 	bl	83a68 <__malloc_lock>
   82be8:	68bb      	ldr	r3, [r7, #8]
   82bea:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   82bee:	685d      	ldr	r5, [r3, #4]
   82bf0:	310f      	adds	r1, #15
   82bf2:	f025 0503 	bic.w	r5, r5, #3
   82bf6:	4429      	add	r1, r5
   82bf8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82bfc:	f021 010f 	bic.w	r1, r1, #15
   82c00:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   82c04:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   82c08:	db07      	blt.n	82c1a <_malloc_trim_r+0x3e>
   82c0a:	2100      	movs	r1, #0
   82c0c:	4630      	mov	r0, r6
   82c0e:	f001 f8ed 	bl	83dec <_sbrk_r>
   82c12:	68bb      	ldr	r3, [r7, #8]
   82c14:	442b      	add	r3, r5
   82c16:	4298      	cmp	r0, r3
   82c18:	d004      	beq.n	82c24 <_malloc_trim_r+0x48>
   82c1a:	4630      	mov	r0, r6
   82c1c:	f000 ff2a 	bl	83a74 <__malloc_unlock>
   82c20:	2000      	movs	r0, #0
   82c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82c24:	4261      	negs	r1, r4
   82c26:	4630      	mov	r0, r6
   82c28:	f001 f8e0 	bl	83dec <_sbrk_r>
   82c2c:	3001      	adds	r0, #1
   82c2e:	d00d      	beq.n	82c4c <_malloc_trim_r+0x70>
   82c30:	4b10      	ldr	r3, [pc, #64]	; (82c74 <_malloc_trim_r+0x98>)
   82c32:	68ba      	ldr	r2, [r7, #8]
   82c34:	6819      	ldr	r1, [r3, #0]
   82c36:	1b2d      	subs	r5, r5, r4
   82c38:	f045 0501 	orr.w	r5, r5, #1
   82c3c:	4630      	mov	r0, r6
   82c3e:	1b09      	subs	r1, r1, r4
   82c40:	6055      	str	r5, [r2, #4]
   82c42:	6019      	str	r1, [r3, #0]
   82c44:	f000 ff16 	bl	83a74 <__malloc_unlock>
   82c48:	2001      	movs	r0, #1
   82c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82c4c:	2100      	movs	r1, #0
   82c4e:	4630      	mov	r0, r6
   82c50:	f001 f8cc 	bl	83dec <_sbrk_r>
   82c54:	68ba      	ldr	r2, [r7, #8]
   82c56:	1a83      	subs	r3, r0, r2
   82c58:	2b0f      	cmp	r3, #15
   82c5a:	ddde      	ble.n	82c1a <_malloc_trim_r+0x3e>
   82c5c:	4c06      	ldr	r4, [pc, #24]	; (82c78 <_malloc_trim_r+0x9c>)
   82c5e:	4905      	ldr	r1, [pc, #20]	; (82c74 <_malloc_trim_r+0x98>)
   82c60:	6824      	ldr	r4, [r4, #0]
   82c62:	f043 0301 	orr.w	r3, r3, #1
   82c66:	1b00      	subs	r0, r0, r4
   82c68:	6053      	str	r3, [r2, #4]
   82c6a:	6008      	str	r0, [r1, #0]
   82c6c:	e7d5      	b.n	82c1a <_malloc_trim_r+0x3e>
   82c6e:	bf00      	nop
   82c70:	200706e0 	.word	0x200706e0
   82c74:	20070c20 	.word	0x20070c20
   82c78:	20070ae8 	.word	0x20070ae8

00082c7c <_free_r>:
   82c7c:	2900      	cmp	r1, #0
   82c7e:	d044      	beq.n	82d0a <_free_r+0x8e>
   82c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82c84:	460d      	mov	r5, r1
   82c86:	4680      	mov	r8, r0
   82c88:	f000 feee 	bl	83a68 <__malloc_lock>
   82c8c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82c90:	4969      	ldr	r1, [pc, #420]	; (82e38 <_free_r+0x1bc>)
   82c92:	f1a5 0408 	sub.w	r4, r5, #8
   82c96:	f027 0301 	bic.w	r3, r7, #1
   82c9a:	18e2      	adds	r2, r4, r3
   82c9c:	688e      	ldr	r6, [r1, #8]
   82c9e:	6850      	ldr	r0, [r2, #4]
   82ca0:	42b2      	cmp	r2, r6
   82ca2:	f020 0003 	bic.w	r0, r0, #3
   82ca6:	d05e      	beq.n	82d66 <_free_r+0xea>
   82ca8:	07fe      	lsls	r6, r7, #31
   82caa:	6050      	str	r0, [r2, #4]
   82cac:	d40b      	bmi.n	82cc6 <_free_r+0x4a>
   82cae:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82cb2:	f101 0e08 	add.w	lr, r1, #8
   82cb6:	1be4      	subs	r4, r4, r7
   82cb8:	68a5      	ldr	r5, [r4, #8]
   82cba:	443b      	add	r3, r7
   82cbc:	4575      	cmp	r5, lr
   82cbe:	d06d      	beq.n	82d9c <_free_r+0x120>
   82cc0:	68e7      	ldr	r7, [r4, #12]
   82cc2:	60ef      	str	r7, [r5, #12]
   82cc4:	60bd      	str	r5, [r7, #8]
   82cc6:	1815      	adds	r5, r2, r0
   82cc8:	686d      	ldr	r5, [r5, #4]
   82cca:	07ed      	lsls	r5, r5, #31
   82ccc:	d53e      	bpl.n	82d4c <_free_r+0xd0>
   82cce:	f043 0201 	orr.w	r2, r3, #1
   82cd2:	6062      	str	r2, [r4, #4]
   82cd4:	50e3      	str	r3, [r4, r3]
   82cd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82cda:	d217      	bcs.n	82d0c <_free_r+0x90>
   82cdc:	2201      	movs	r2, #1
   82cde:	08db      	lsrs	r3, r3, #3
   82ce0:	1098      	asrs	r0, r3, #2
   82ce2:	684d      	ldr	r5, [r1, #4]
   82ce4:	4413      	add	r3, r2
   82ce6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   82cea:	4082      	lsls	r2, r0
   82cec:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   82cf0:	432a      	orrs	r2, r5
   82cf2:	3808      	subs	r0, #8
   82cf4:	60e0      	str	r0, [r4, #12]
   82cf6:	60a7      	str	r7, [r4, #8]
   82cf8:	604a      	str	r2, [r1, #4]
   82cfa:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82cfe:	60fc      	str	r4, [r7, #12]
   82d00:	4640      	mov	r0, r8
   82d02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82d06:	f000 beb5 	b.w	83a74 <__malloc_unlock>
   82d0a:	4770      	bx	lr
   82d0c:	0a5a      	lsrs	r2, r3, #9
   82d0e:	2a04      	cmp	r2, #4
   82d10:	d852      	bhi.n	82db8 <_free_r+0x13c>
   82d12:	099a      	lsrs	r2, r3, #6
   82d14:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82d18:	00ff      	lsls	r7, r7, #3
   82d1a:	f102 0538 	add.w	r5, r2, #56	; 0x38
   82d1e:	19c8      	adds	r0, r1, r7
   82d20:	59ca      	ldr	r2, [r1, r7]
   82d22:	3808      	subs	r0, #8
   82d24:	4290      	cmp	r0, r2
   82d26:	d04f      	beq.n	82dc8 <_free_r+0x14c>
   82d28:	6851      	ldr	r1, [r2, #4]
   82d2a:	f021 0103 	bic.w	r1, r1, #3
   82d2e:	428b      	cmp	r3, r1
   82d30:	d232      	bcs.n	82d98 <_free_r+0x11c>
   82d32:	6892      	ldr	r2, [r2, #8]
   82d34:	4290      	cmp	r0, r2
   82d36:	d1f7      	bne.n	82d28 <_free_r+0xac>
   82d38:	68c3      	ldr	r3, [r0, #12]
   82d3a:	60a0      	str	r0, [r4, #8]
   82d3c:	60e3      	str	r3, [r4, #12]
   82d3e:	609c      	str	r4, [r3, #8]
   82d40:	60c4      	str	r4, [r0, #12]
   82d42:	4640      	mov	r0, r8
   82d44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82d48:	f000 be94 	b.w	83a74 <__malloc_unlock>
   82d4c:	6895      	ldr	r5, [r2, #8]
   82d4e:	4f3b      	ldr	r7, [pc, #236]	; (82e3c <_free_r+0x1c0>)
   82d50:	4403      	add	r3, r0
   82d52:	42bd      	cmp	r5, r7
   82d54:	d040      	beq.n	82dd8 <_free_r+0x15c>
   82d56:	68d0      	ldr	r0, [r2, #12]
   82d58:	f043 0201 	orr.w	r2, r3, #1
   82d5c:	60e8      	str	r0, [r5, #12]
   82d5e:	6085      	str	r5, [r0, #8]
   82d60:	6062      	str	r2, [r4, #4]
   82d62:	50e3      	str	r3, [r4, r3]
   82d64:	e7b7      	b.n	82cd6 <_free_r+0x5a>
   82d66:	07ff      	lsls	r7, r7, #31
   82d68:	4403      	add	r3, r0
   82d6a:	d407      	bmi.n	82d7c <_free_r+0x100>
   82d6c:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82d70:	1b64      	subs	r4, r4, r5
   82d72:	68e2      	ldr	r2, [r4, #12]
   82d74:	68a0      	ldr	r0, [r4, #8]
   82d76:	442b      	add	r3, r5
   82d78:	60c2      	str	r2, [r0, #12]
   82d7a:	6090      	str	r0, [r2, #8]
   82d7c:	4a30      	ldr	r2, [pc, #192]	; (82e40 <_free_r+0x1c4>)
   82d7e:	f043 0001 	orr.w	r0, r3, #1
   82d82:	6812      	ldr	r2, [r2, #0]
   82d84:	6060      	str	r0, [r4, #4]
   82d86:	4293      	cmp	r3, r2
   82d88:	608c      	str	r4, [r1, #8]
   82d8a:	d3b9      	bcc.n	82d00 <_free_r+0x84>
   82d8c:	4b2d      	ldr	r3, [pc, #180]	; (82e44 <_free_r+0x1c8>)
   82d8e:	4640      	mov	r0, r8
   82d90:	6819      	ldr	r1, [r3, #0]
   82d92:	f7ff ff23 	bl	82bdc <_malloc_trim_r>
   82d96:	e7b3      	b.n	82d00 <_free_r+0x84>
   82d98:	4610      	mov	r0, r2
   82d9a:	e7cd      	b.n	82d38 <_free_r+0xbc>
   82d9c:	1811      	adds	r1, r2, r0
   82d9e:	6849      	ldr	r1, [r1, #4]
   82da0:	07c9      	lsls	r1, r1, #31
   82da2:	d444      	bmi.n	82e2e <_free_r+0x1b2>
   82da4:	6891      	ldr	r1, [r2, #8]
   82da6:	4403      	add	r3, r0
   82da8:	68d2      	ldr	r2, [r2, #12]
   82daa:	f043 0001 	orr.w	r0, r3, #1
   82dae:	60ca      	str	r2, [r1, #12]
   82db0:	6091      	str	r1, [r2, #8]
   82db2:	6060      	str	r0, [r4, #4]
   82db4:	50e3      	str	r3, [r4, r3]
   82db6:	e7a3      	b.n	82d00 <_free_r+0x84>
   82db8:	2a14      	cmp	r2, #20
   82dba:	d816      	bhi.n	82dea <_free_r+0x16e>
   82dbc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82dc0:	00ff      	lsls	r7, r7, #3
   82dc2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   82dc6:	e7aa      	b.n	82d1e <_free_r+0xa2>
   82dc8:	2301      	movs	r3, #1
   82dca:	10aa      	asrs	r2, r5, #2
   82dcc:	684d      	ldr	r5, [r1, #4]
   82dce:	4093      	lsls	r3, r2
   82dd0:	432b      	orrs	r3, r5
   82dd2:	604b      	str	r3, [r1, #4]
   82dd4:	4603      	mov	r3, r0
   82dd6:	e7b0      	b.n	82d3a <_free_r+0xbe>
   82dd8:	f043 0201 	orr.w	r2, r3, #1
   82ddc:	614c      	str	r4, [r1, #20]
   82dde:	610c      	str	r4, [r1, #16]
   82de0:	60e5      	str	r5, [r4, #12]
   82de2:	60a5      	str	r5, [r4, #8]
   82de4:	6062      	str	r2, [r4, #4]
   82de6:	50e3      	str	r3, [r4, r3]
   82de8:	e78a      	b.n	82d00 <_free_r+0x84>
   82dea:	2a54      	cmp	r2, #84	; 0x54
   82dec:	d806      	bhi.n	82dfc <_free_r+0x180>
   82dee:	0b1a      	lsrs	r2, r3, #12
   82df0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   82df4:	00ff      	lsls	r7, r7, #3
   82df6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   82dfa:	e790      	b.n	82d1e <_free_r+0xa2>
   82dfc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82e00:	d806      	bhi.n	82e10 <_free_r+0x194>
   82e02:	0bda      	lsrs	r2, r3, #15
   82e04:	f102 0778 	add.w	r7, r2, #120	; 0x78
   82e08:	00ff      	lsls	r7, r7, #3
   82e0a:	f102 0577 	add.w	r5, r2, #119	; 0x77
   82e0e:	e786      	b.n	82d1e <_free_r+0xa2>
   82e10:	f240 5054 	movw	r0, #1364	; 0x554
   82e14:	4282      	cmp	r2, r0
   82e16:	d806      	bhi.n	82e26 <_free_r+0x1aa>
   82e18:	0c9a      	lsrs	r2, r3, #18
   82e1a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   82e1e:	00ff      	lsls	r7, r7, #3
   82e20:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   82e24:	e77b      	b.n	82d1e <_free_r+0xa2>
   82e26:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   82e2a:	257e      	movs	r5, #126	; 0x7e
   82e2c:	e777      	b.n	82d1e <_free_r+0xa2>
   82e2e:	f043 0101 	orr.w	r1, r3, #1
   82e32:	6061      	str	r1, [r4, #4]
   82e34:	6013      	str	r3, [r2, #0]
   82e36:	e763      	b.n	82d00 <_free_r+0x84>
   82e38:	200706e0 	.word	0x200706e0
   82e3c:	200706e8 	.word	0x200706e8
   82e40:	20070aec 	.word	0x20070aec
   82e44:	20070c50 	.word	0x20070c50

00082e48 <__sfvwrite_r>:
   82e48:	6893      	ldr	r3, [r2, #8]
   82e4a:	2b00      	cmp	r3, #0
   82e4c:	d071      	beq.n	82f32 <__sfvwrite_r+0xea>
   82e4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e52:	898b      	ldrh	r3, [r1, #12]
   82e54:	b083      	sub	sp, #12
   82e56:	460c      	mov	r4, r1
   82e58:	0719      	lsls	r1, r3, #28
   82e5a:	9000      	str	r0, [sp, #0]
   82e5c:	4616      	mov	r6, r2
   82e5e:	d525      	bpl.n	82eac <__sfvwrite_r+0x64>
   82e60:	6922      	ldr	r2, [r4, #16]
   82e62:	b31a      	cbz	r2, 82eac <__sfvwrite_r+0x64>
   82e64:	f013 0002 	ands.w	r0, r3, #2
   82e68:	6835      	ldr	r5, [r6, #0]
   82e6a:	d02b      	beq.n	82ec4 <__sfvwrite_r+0x7c>
   82e6c:	f04f 0900 	mov.w	r9, #0
   82e70:	46b0      	mov	r8, r6
   82e72:	464f      	mov	r7, r9
   82e74:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 83138 <__sfvwrite_r+0x2f0>
   82e78:	2f00      	cmp	r7, #0
   82e7a:	d055      	beq.n	82f28 <__sfvwrite_r+0xe0>
   82e7c:	4557      	cmp	r7, sl
   82e7e:	463b      	mov	r3, r7
   82e80:	464a      	mov	r2, r9
   82e82:	bf28      	it	cs
   82e84:	4653      	movcs	r3, sl
   82e86:	69e1      	ldr	r1, [r4, #28]
   82e88:	9800      	ldr	r0, [sp, #0]
   82e8a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   82e8c:	47b0      	blx	r6
   82e8e:	2800      	cmp	r0, #0
   82e90:	dd56      	ble.n	82f40 <__sfvwrite_r+0xf8>
   82e92:	f8d8 3008 	ldr.w	r3, [r8, #8]
   82e96:	4481      	add	r9, r0
   82e98:	1a1b      	subs	r3, r3, r0
   82e9a:	1a3f      	subs	r7, r7, r0
   82e9c:	f8c8 3008 	str.w	r3, [r8, #8]
   82ea0:	2b00      	cmp	r3, #0
   82ea2:	d1e9      	bne.n	82e78 <__sfvwrite_r+0x30>
   82ea4:	2000      	movs	r0, #0
   82ea6:	b003      	add	sp, #12
   82ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82eac:	4621      	mov	r1, r4
   82eae:	9800      	ldr	r0, [sp, #0]
   82eb0:	f7ff fc56 	bl	82760 <__swsetup_r>
   82eb4:	2800      	cmp	r0, #0
   82eb6:	f040 8135 	bne.w	83124 <__sfvwrite_r+0x2dc>
   82eba:	89a3      	ldrh	r3, [r4, #12]
   82ebc:	6835      	ldr	r5, [r6, #0]
   82ebe:	f013 0002 	ands.w	r0, r3, #2
   82ec2:	d1d3      	bne.n	82e6c <__sfvwrite_r+0x24>
   82ec4:	f013 0901 	ands.w	r9, r3, #1
   82ec8:	d144      	bne.n	82f54 <__sfvwrite_r+0x10c>
   82eca:	464f      	mov	r7, r9
   82ecc:	9601      	str	r6, [sp, #4]
   82ece:	b337      	cbz	r7, 82f1e <__sfvwrite_r+0xd6>
   82ed0:	059a      	lsls	r2, r3, #22
   82ed2:	f8d4 8008 	ldr.w	r8, [r4, #8]
   82ed6:	f140 8085 	bpl.w	82fe4 <__sfvwrite_r+0x19c>
   82eda:	4547      	cmp	r7, r8
   82edc:	46c3      	mov	fp, r8
   82ede:	f0c0 80ad 	bcc.w	8303c <__sfvwrite_r+0x1f4>
   82ee2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   82ee6:	f040 80ae 	bne.w	83046 <__sfvwrite_r+0x1fe>
   82eea:	46ba      	mov	sl, r7
   82eec:	6820      	ldr	r0, [r4, #0]
   82eee:	465a      	mov	r2, fp
   82ef0:	4649      	mov	r1, r9
   82ef2:	f000 fd55 	bl	839a0 <memmove>
   82ef6:	68a2      	ldr	r2, [r4, #8]
   82ef8:	6823      	ldr	r3, [r4, #0]
   82efa:	eba2 0208 	sub.w	r2, r2, r8
   82efe:	445b      	add	r3, fp
   82f00:	60a2      	str	r2, [r4, #8]
   82f02:	6023      	str	r3, [r4, #0]
   82f04:	9a01      	ldr	r2, [sp, #4]
   82f06:	44d1      	add	r9, sl
   82f08:	6893      	ldr	r3, [r2, #8]
   82f0a:	eba7 070a 	sub.w	r7, r7, sl
   82f0e:	eba3 030a 	sub.w	r3, r3, sl
   82f12:	6093      	str	r3, [r2, #8]
   82f14:	2b00      	cmp	r3, #0
   82f16:	d0c5      	beq.n	82ea4 <__sfvwrite_r+0x5c>
   82f18:	89a3      	ldrh	r3, [r4, #12]
   82f1a:	2f00      	cmp	r7, #0
   82f1c:	d1d8      	bne.n	82ed0 <__sfvwrite_r+0x88>
   82f1e:	f8d5 9000 	ldr.w	r9, [r5]
   82f22:	686f      	ldr	r7, [r5, #4]
   82f24:	3508      	adds	r5, #8
   82f26:	e7d2      	b.n	82ece <__sfvwrite_r+0x86>
   82f28:	f8d5 9000 	ldr.w	r9, [r5]
   82f2c:	686f      	ldr	r7, [r5, #4]
   82f2e:	3508      	adds	r5, #8
   82f30:	e7a2      	b.n	82e78 <__sfvwrite_r+0x30>
   82f32:	2000      	movs	r0, #0
   82f34:	4770      	bx	lr
   82f36:	4621      	mov	r1, r4
   82f38:	9800      	ldr	r0, [sp, #0]
   82f3a:	f7ff fd21 	bl	82980 <_fflush_r>
   82f3e:	b378      	cbz	r0, 82fa0 <__sfvwrite_r+0x158>
   82f40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82f44:	f04f 30ff 	mov.w	r0, #4294967295
   82f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82f4c:	81a3      	strh	r3, [r4, #12]
   82f4e:	b003      	add	sp, #12
   82f50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82f54:	4681      	mov	r9, r0
   82f56:	4633      	mov	r3, r6
   82f58:	464e      	mov	r6, r9
   82f5a:	46a8      	mov	r8, r5
   82f5c:	469a      	mov	sl, r3
   82f5e:	464d      	mov	r5, r9
   82f60:	b356      	cbz	r6, 82fb8 <__sfvwrite_r+0x170>
   82f62:	2800      	cmp	r0, #0
   82f64:	d032      	beq.n	82fcc <__sfvwrite_r+0x184>
   82f66:	45b1      	cmp	r9, r6
   82f68:	46cb      	mov	fp, r9
   82f6a:	bf28      	it	cs
   82f6c:	46b3      	movcs	fp, r6
   82f6e:	6820      	ldr	r0, [r4, #0]
   82f70:	6923      	ldr	r3, [r4, #16]
   82f72:	465f      	mov	r7, fp
   82f74:	4298      	cmp	r0, r3
   82f76:	6962      	ldr	r2, [r4, #20]
   82f78:	d904      	bls.n	82f84 <__sfvwrite_r+0x13c>
   82f7a:	68a3      	ldr	r3, [r4, #8]
   82f7c:	4413      	add	r3, r2
   82f7e:	459b      	cmp	fp, r3
   82f80:	f300 80a8 	bgt.w	830d4 <__sfvwrite_r+0x28c>
   82f84:	4593      	cmp	fp, r2
   82f86:	db4d      	blt.n	83024 <__sfvwrite_r+0x1dc>
   82f88:	4613      	mov	r3, r2
   82f8a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   82f8c:	462a      	mov	r2, r5
   82f8e:	69e1      	ldr	r1, [r4, #28]
   82f90:	9800      	ldr	r0, [sp, #0]
   82f92:	47b8      	blx	r7
   82f94:	1e07      	subs	r7, r0, #0
   82f96:	ddd3      	ble.n	82f40 <__sfvwrite_r+0xf8>
   82f98:	ebb9 0907 	subs.w	r9, r9, r7
   82f9c:	d0cb      	beq.n	82f36 <__sfvwrite_r+0xee>
   82f9e:	2001      	movs	r0, #1
   82fa0:	f8da 3008 	ldr.w	r3, [sl, #8]
   82fa4:	443d      	add	r5, r7
   82fa6:	1bdb      	subs	r3, r3, r7
   82fa8:	1bf6      	subs	r6, r6, r7
   82faa:	f8ca 3008 	str.w	r3, [sl, #8]
   82fae:	2b00      	cmp	r3, #0
   82fb0:	f43f af78 	beq.w	82ea4 <__sfvwrite_r+0x5c>
   82fb4:	2e00      	cmp	r6, #0
   82fb6:	d1d4      	bne.n	82f62 <__sfvwrite_r+0x11a>
   82fb8:	f108 0308 	add.w	r3, r8, #8
   82fbc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   82fc0:	4698      	mov	r8, r3
   82fc2:	f853 5c08 	ldr.w	r5, [r3, #-8]
   82fc6:	3308      	adds	r3, #8
   82fc8:	2e00      	cmp	r6, #0
   82fca:	d0f7      	beq.n	82fbc <__sfvwrite_r+0x174>
   82fcc:	4632      	mov	r2, r6
   82fce:	210a      	movs	r1, #10
   82fd0:	4628      	mov	r0, r5
   82fd2:	f000 fc29 	bl	83828 <memchr>
   82fd6:	2800      	cmp	r0, #0
   82fd8:	f000 80a1 	beq.w	8311e <__sfvwrite_r+0x2d6>
   82fdc:	3001      	adds	r0, #1
   82fde:	eba0 0905 	sub.w	r9, r0, r5
   82fe2:	e7c0      	b.n	82f66 <__sfvwrite_r+0x11e>
   82fe4:	6820      	ldr	r0, [r4, #0]
   82fe6:	6923      	ldr	r3, [r4, #16]
   82fe8:	4298      	cmp	r0, r3
   82fea:	d802      	bhi.n	82ff2 <__sfvwrite_r+0x1aa>
   82fec:	6963      	ldr	r3, [r4, #20]
   82fee:	429f      	cmp	r7, r3
   82ff0:	d25d      	bcs.n	830ae <__sfvwrite_r+0x266>
   82ff2:	45b8      	cmp	r8, r7
   82ff4:	bf28      	it	cs
   82ff6:	46b8      	movcs	r8, r7
   82ff8:	4649      	mov	r1, r9
   82ffa:	4642      	mov	r2, r8
   82ffc:	f000 fcd0 	bl	839a0 <memmove>
   83000:	68a3      	ldr	r3, [r4, #8]
   83002:	6822      	ldr	r2, [r4, #0]
   83004:	eba3 0308 	sub.w	r3, r3, r8
   83008:	4442      	add	r2, r8
   8300a:	60a3      	str	r3, [r4, #8]
   8300c:	6022      	str	r2, [r4, #0]
   8300e:	b10b      	cbz	r3, 83014 <__sfvwrite_r+0x1cc>
   83010:	46c2      	mov	sl, r8
   83012:	e777      	b.n	82f04 <__sfvwrite_r+0xbc>
   83014:	4621      	mov	r1, r4
   83016:	9800      	ldr	r0, [sp, #0]
   83018:	f7ff fcb2 	bl	82980 <_fflush_r>
   8301c:	2800      	cmp	r0, #0
   8301e:	d18f      	bne.n	82f40 <__sfvwrite_r+0xf8>
   83020:	46c2      	mov	sl, r8
   83022:	e76f      	b.n	82f04 <__sfvwrite_r+0xbc>
   83024:	465a      	mov	r2, fp
   83026:	4629      	mov	r1, r5
   83028:	f000 fcba 	bl	839a0 <memmove>
   8302c:	68a2      	ldr	r2, [r4, #8]
   8302e:	6823      	ldr	r3, [r4, #0]
   83030:	eba2 020b 	sub.w	r2, r2, fp
   83034:	445b      	add	r3, fp
   83036:	60a2      	str	r2, [r4, #8]
   83038:	6023      	str	r3, [r4, #0]
   8303a:	e7ad      	b.n	82f98 <__sfvwrite_r+0x150>
   8303c:	46b8      	mov	r8, r7
   8303e:	46ba      	mov	sl, r7
   83040:	46bb      	mov	fp, r7
   83042:	6820      	ldr	r0, [r4, #0]
   83044:	e753      	b.n	82eee <__sfvwrite_r+0xa6>
   83046:	6962      	ldr	r2, [r4, #20]
   83048:	6820      	ldr	r0, [r4, #0]
   8304a:	6921      	ldr	r1, [r4, #16]
   8304c:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83050:	eba0 0a01 	sub.w	sl, r0, r1
   83054:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83058:	f10a 0001 	add.w	r0, sl, #1
   8305c:	ea4f 0868 	mov.w	r8, r8, asr #1
   83060:	4438      	add	r0, r7
   83062:	4540      	cmp	r0, r8
   83064:	4642      	mov	r2, r8
   83066:	bf84      	itt	hi
   83068:	4680      	movhi	r8, r0
   8306a:	4642      	movhi	r2, r8
   8306c:	055b      	lsls	r3, r3, #21
   8306e:	d544      	bpl.n	830fa <__sfvwrite_r+0x2b2>
   83070:	4611      	mov	r1, r2
   83072:	9800      	ldr	r0, [sp, #0]
   83074:	f000 f920 	bl	832b8 <_malloc_r>
   83078:	4683      	mov	fp, r0
   8307a:	2800      	cmp	r0, #0
   8307c:	d055      	beq.n	8312a <__sfvwrite_r+0x2e2>
   8307e:	4652      	mov	r2, sl
   83080:	6921      	ldr	r1, [r4, #16]
   83082:	f000 fc17 	bl	838b4 <memcpy>
   83086:	89a3      	ldrh	r3, [r4, #12]
   83088:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   8308c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83090:	81a3      	strh	r3, [r4, #12]
   83092:	eb0b 000a 	add.w	r0, fp, sl
   83096:	eba8 030a 	sub.w	r3, r8, sl
   8309a:	f8c4 b010 	str.w	fp, [r4, #16]
   8309e:	f8c4 8014 	str.w	r8, [r4, #20]
   830a2:	6020      	str	r0, [r4, #0]
   830a4:	60a3      	str	r3, [r4, #8]
   830a6:	46b8      	mov	r8, r7
   830a8:	46ba      	mov	sl, r7
   830aa:	46bb      	mov	fp, r7
   830ac:	e71f      	b.n	82eee <__sfvwrite_r+0xa6>
   830ae:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   830b2:	42ba      	cmp	r2, r7
   830b4:	bf28      	it	cs
   830b6:	463a      	movcs	r2, r7
   830b8:	fb92 f2f3 	sdiv	r2, r2, r3
   830bc:	69e1      	ldr	r1, [r4, #28]
   830be:	fb03 f302 	mul.w	r3, r3, r2
   830c2:	9800      	ldr	r0, [sp, #0]
   830c4:	464a      	mov	r2, r9
   830c6:	6a66      	ldr	r6, [r4, #36]	; 0x24
   830c8:	47b0      	blx	r6
   830ca:	f1b0 0a00 	subs.w	sl, r0, #0
   830ce:	f73f af19 	bgt.w	82f04 <__sfvwrite_r+0xbc>
   830d2:	e735      	b.n	82f40 <__sfvwrite_r+0xf8>
   830d4:	461a      	mov	r2, r3
   830d6:	4629      	mov	r1, r5
   830d8:	9301      	str	r3, [sp, #4]
   830da:	f000 fc61 	bl	839a0 <memmove>
   830de:	6822      	ldr	r2, [r4, #0]
   830e0:	9b01      	ldr	r3, [sp, #4]
   830e2:	4621      	mov	r1, r4
   830e4:	441a      	add	r2, r3
   830e6:	6022      	str	r2, [r4, #0]
   830e8:	9800      	ldr	r0, [sp, #0]
   830ea:	f7ff fc49 	bl	82980 <_fflush_r>
   830ee:	9b01      	ldr	r3, [sp, #4]
   830f0:	2800      	cmp	r0, #0
   830f2:	f47f af25 	bne.w	82f40 <__sfvwrite_r+0xf8>
   830f6:	461f      	mov	r7, r3
   830f8:	e74e      	b.n	82f98 <__sfvwrite_r+0x150>
   830fa:	9800      	ldr	r0, [sp, #0]
   830fc:	f000 fcc0 	bl	83a80 <_realloc_r>
   83100:	4683      	mov	fp, r0
   83102:	2800      	cmp	r0, #0
   83104:	d1c5      	bne.n	83092 <__sfvwrite_r+0x24a>
   83106:	9d00      	ldr	r5, [sp, #0]
   83108:	6921      	ldr	r1, [r4, #16]
   8310a:	4628      	mov	r0, r5
   8310c:	f7ff fdb6 	bl	82c7c <_free_r>
   83110:	220c      	movs	r2, #12
   83112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83116:	602a      	str	r2, [r5, #0]
   83118:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8311c:	e712      	b.n	82f44 <__sfvwrite_r+0xfc>
   8311e:	f106 0901 	add.w	r9, r6, #1
   83122:	e720      	b.n	82f66 <__sfvwrite_r+0x11e>
   83124:	f04f 30ff 	mov.w	r0, #4294967295
   83128:	e6bd      	b.n	82ea6 <__sfvwrite_r+0x5e>
   8312a:	220c      	movs	r2, #12
   8312c:	9900      	ldr	r1, [sp, #0]
   8312e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83132:	600a      	str	r2, [r1, #0]
   83134:	e706      	b.n	82f44 <__sfvwrite_r+0xfc>
   83136:	bf00      	nop
   83138:	7ffffc00 	.word	0x7ffffc00

0008313c <_fwalk_reent>:
   8313c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83140:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   83144:	d01e      	beq.n	83184 <_fwalk_reent+0x48>
   83146:	4688      	mov	r8, r1
   83148:	4607      	mov	r7, r0
   8314a:	f04f 0900 	mov.w	r9, #0
   8314e:	6875      	ldr	r5, [r6, #4]
   83150:	68b4      	ldr	r4, [r6, #8]
   83152:	3d01      	subs	r5, #1
   83154:	d410      	bmi.n	83178 <_fwalk_reent+0x3c>
   83156:	89a3      	ldrh	r3, [r4, #12]
   83158:	3d01      	subs	r5, #1
   8315a:	2b01      	cmp	r3, #1
   8315c:	d908      	bls.n	83170 <_fwalk_reent+0x34>
   8315e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83162:	3301      	adds	r3, #1
   83164:	d004      	beq.n	83170 <_fwalk_reent+0x34>
   83166:	4621      	mov	r1, r4
   83168:	4638      	mov	r0, r7
   8316a:	47c0      	blx	r8
   8316c:	ea49 0900 	orr.w	r9, r9, r0
   83170:	1c6b      	adds	r3, r5, #1
   83172:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83176:	d1ee      	bne.n	83156 <_fwalk_reent+0x1a>
   83178:	6836      	ldr	r6, [r6, #0]
   8317a:	2e00      	cmp	r6, #0
   8317c:	d1e7      	bne.n	8314e <_fwalk_reent+0x12>
   8317e:	4648      	mov	r0, r9
   83180:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83184:	46b1      	mov	r9, r6
   83186:	4648      	mov	r0, r9
   83188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008318c <__locale_mb_cur_max>:
   8318c:	4b04      	ldr	r3, [pc, #16]	; (831a0 <__locale_mb_cur_max+0x14>)
   8318e:	4a05      	ldr	r2, [pc, #20]	; (831a4 <__locale_mb_cur_max+0x18>)
   83190:	681b      	ldr	r3, [r3, #0]
   83192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   83194:	2b00      	cmp	r3, #0
   83196:	bf08      	it	eq
   83198:	4613      	moveq	r3, r2
   8319a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
   8319e:	4770      	bx	lr
   831a0:	20070140 	.word	0x20070140
   831a4:	20070574 	.word	0x20070574

000831a8 <__retarget_lock_init_recursive>:
   831a8:	4770      	bx	lr
   831aa:	bf00      	nop

000831ac <__retarget_lock_close_recursive>:
   831ac:	4770      	bx	lr
   831ae:	bf00      	nop

000831b0 <__retarget_lock_acquire_recursive>:
   831b0:	4770      	bx	lr
   831b2:	bf00      	nop

000831b4 <__retarget_lock_release_recursive>:
   831b4:	4770      	bx	lr
   831b6:	bf00      	nop

000831b8 <__swhatbuf_r>:
   831b8:	b570      	push	{r4, r5, r6, lr}
   831ba:	460c      	mov	r4, r1
   831bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   831c0:	b090      	sub	sp, #64	; 0x40
   831c2:	2900      	cmp	r1, #0
   831c4:	4615      	mov	r5, r2
   831c6:	461e      	mov	r6, r3
   831c8:	db14      	blt.n	831f4 <__swhatbuf_r+0x3c>
   831ca:	aa01      	add	r2, sp, #4
   831cc:	f001 f80c 	bl	841e8 <_fstat_r>
   831d0:	2800      	cmp	r0, #0
   831d2:	db0f      	blt.n	831f4 <__swhatbuf_r+0x3c>
   831d4:	9a02      	ldr	r2, [sp, #8]
   831d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
   831da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   831de:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   831e2:	fab2 f282 	clz	r2, r2
   831e6:	f44f 6000 	mov.w	r0, #2048	; 0x800
   831ea:	0952      	lsrs	r2, r2, #5
   831ec:	6032      	str	r2, [r6, #0]
   831ee:	602b      	str	r3, [r5, #0]
   831f0:	b010      	add	sp, #64	; 0x40
   831f2:	bd70      	pop	{r4, r5, r6, pc}
   831f4:	2300      	movs	r3, #0
   831f6:	89a2      	ldrh	r2, [r4, #12]
   831f8:	6033      	str	r3, [r6, #0]
   831fa:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   831fe:	d004      	beq.n	8320a <__swhatbuf_r+0x52>
   83200:	2240      	movs	r2, #64	; 0x40
   83202:	4618      	mov	r0, r3
   83204:	602a      	str	r2, [r5, #0]
   83206:	b010      	add	sp, #64	; 0x40
   83208:	bd70      	pop	{r4, r5, r6, pc}
   8320a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8320e:	602b      	str	r3, [r5, #0]
   83210:	b010      	add	sp, #64	; 0x40
   83212:	bd70      	pop	{r4, r5, r6, pc}

00083214 <__smakebuf_r>:
   83214:	898a      	ldrh	r2, [r1, #12]
   83216:	460b      	mov	r3, r1
   83218:	0792      	lsls	r2, r2, #30
   8321a:	d506      	bpl.n	8322a <__smakebuf_r+0x16>
   8321c:	2101      	movs	r1, #1
   8321e:	f103 0243 	add.w	r2, r3, #67	; 0x43
   83222:	6159      	str	r1, [r3, #20]
   83224:	601a      	str	r2, [r3, #0]
   83226:	611a      	str	r2, [r3, #16]
   83228:	4770      	bx	lr
   8322a:	b5f0      	push	{r4, r5, r6, r7, lr}
   8322c:	b083      	sub	sp, #12
   8322e:	ab01      	add	r3, sp, #4
   83230:	466a      	mov	r2, sp
   83232:	460c      	mov	r4, r1
   83234:	4606      	mov	r6, r0
   83236:	f7ff ffbf 	bl	831b8 <__swhatbuf_r>
   8323a:	9900      	ldr	r1, [sp, #0]
   8323c:	4605      	mov	r5, r0
   8323e:	4630      	mov	r0, r6
   83240:	f000 f83a 	bl	832b8 <_malloc_r>
   83244:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83248:	b1d8      	cbz	r0, 83282 <__smakebuf_r+0x6e>
   8324a:	e89d 0006 	ldmia.w	sp, {r1, r2}
   8324e:	4f15      	ldr	r7, [pc, #84]	; (832a4 <__smakebuf_r+0x90>)
   83250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83254:	63f7      	str	r7, [r6, #60]	; 0x3c
   83256:	81a3      	strh	r3, [r4, #12]
   83258:	6020      	str	r0, [r4, #0]
   8325a:	6120      	str	r0, [r4, #16]
   8325c:	6161      	str	r1, [r4, #20]
   8325e:	b91a      	cbnz	r2, 83268 <__smakebuf_r+0x54>
   83260:	432b      	orrs	r3, r5
   83262:	81a3      	strh	r3, [r4, #12]
   83264:	b003      	add	sp, #12
   83266:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83268:	4630      	mov	r0, r6
   8326a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8326e:	f000 ffcf 	bl	84210 <_isatty_r>
   83272:	b1a0      	cbz	r0, 8329e <__smakebuf_r+0x8a>
   83274:	89a3      	ldrh	r3, [r4, #12]
   83276:	f023 0303 	bic.w	r3, r3, #3
   8327a:	f043 0301 	orr.w	r3, r3, #1
   8327e:	b21b      	sxth	r3, r3
   83280:	e7ee      	b.n	83260 <__smakebuf_r+0x4c>
   83282:	059a      	lsls	r2, r3, #22
   83284:	d4ee      	bmi.n	83264 <__smakebuf_r+0x50>
   83286:	2101      	movs	r1, #1
   83288:	f023 0303 	bic.w	r3, r3, #3
   8328c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83290:	f043 0302 	orr.w	r3, r3, #2
   83294:	81a3      	strh	r3, [r4, #12]
   83296:	6161      	str	r1, [r4, #20]
   83298:	6022      	str	r2, [r4, #0]
   8329a:	6122      	str	r2, [r4, #16]
   8329c:	e7e2      	b.n	83264 <__smakebuf_r+0x50>
   8329e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   832a2:	e7dd      	b.n	83260 <__smakebuf_r+0x4c>
   832a4:	000829d5 	.word	0x000829d5

000832a8 <malloc>:
   832a8:	4b02      	ldr	r3, [pc, #8]	; (832b4 <malloc+0xc>)
   832aa:	4601      	mov	r1, r0
   832ac:	6818      	ldr	r0, [r3, #0]
   832ae:	f000 b803 	b.w	832b8 <_malloc_r>
   832b2:	bf00      	nop
   832b4:	20070140 	.word	0x20070140

000832b8 <_malloc_r>:
   832b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   832bc:	f101 060b 	add.w	r6, r1, #11
   832c0:	2e16      	cmp	r6, #22
   832c2:	b083      	sub	sp, #12
   832c4:	4605      	mov	r5, r0
   832c6:	f240 809e 	bls.w	83406 <_malloc_r+0x14e>
   832ca:	f036 0607 	bics.w	r6, r6, #7
   832ce:	f100 80bd 	bmi.w	8344c <_malloc_r+0x194>
   832d2:	42b1      	cmp	r1, r6
   832d4:	f200 80ba 	bhi.w	8344c <_malloc_r+0x194>
   832d8:	f000 fbc6 	bl	83a68 <__malloc_lock>
   832dc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   832e0:	f0c0 8285 	bcc.w	837ee <_malloc_r+0x536>
   832e4:	0a73      	lsrs	r3, r6, #9
   832e6:	f000 80b8 	beq.w	8345a <_malloc_r+0x1a2>
   832ea:	2b04      	cmp	r3, #4
   832ec:	f200 816c 	bhi.w	835c8 <_malloc_r+0x310>
   832f0:	09b3      	lsrs	r3, r6, #6
   832f2:	f103 0039 	add.w	r0, r3, #57	; 0x39
   832f6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   832fa:	00c1      	lsls	r1, r0, #3
   832fc:	4fb8      	ldr	r7, [pc, #736]	; (835e0 <_malloc_r+0x328>)
   832fe:	4439      	add	r1, r7
   83300:	684c      	ldr	r4, [r1, #4]
   83302:	3908      	subs	r1, #8
   83304:	42a1      	cmp	r1, r4
   83306:	d106      	bne.n	83316 <_malloc_r+0x5e>
   83308:	e00c      	b.n	83324 <_malloc_r+0x6c>
   8330a:	2a00      	cmp	r2, #0
   8330c:	f280 80ab 	bge.w	83466 <_malloc_r+0x1ae>
   83310:	68e4      	ldr	r4, [r4, #12]
   83312:	42a1      	cmp	r1, r4
   83314:	d006      	beq.n	83324 <_malloc_r+0x6c>
   83316:	6863      	ldr	r3, [r4, #4]
   83318:	f023 0303 	bic.w	r3, r3, #3
   8331c:	1b9a      	subs	r2, r3, r6
   8331e:	2a0f      	cmp	r2, #15
   83320:	ddf3      	ble.n	8330a <_malloc_r+0x52>
   83322:	4670      	mov	r0, lr
   83324:	693c      	ldr	r4, [r7, #16]
   83326:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 835f4 <_malloc_r+0x33c>
   8332a:	4574      	cmp	r4, lr
   8332c:	f000 819e 	beq.w	8366c <_malloc_r+0x3b4>
   83330:	6863      	ldr	r3, [r4, #4]
   83332:	f023 0303 	bic.w	r3, r3, #3
   83336:	1b9a      	subs	r2, r3, r6
   83338:	2a0f      	cmp	r2, #15
   8333a:	f300 8183 	bgt.w	83644 <_malloc_r+0x38c>
   8333e:	2a00      	cmp	r2, #0
   83340:	f8c7 e014 	str.w	lr, [r7, #20]
   83344:	f8c7 e010 	str.w	lr, [r7, #16]
   83348:	f280 8091 	bge.w	8346e <_malloc_r+0x1b6>
   8334c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83350:	f080 8154 	bcs.w	835fc <_malloc_r+0x344>
   83354:	2201      	movs	r2, #1
   83356:	08db      	lsrs	r3, r3, #3
   83358:	6879      	ldr	r1, [r7, #4]
   8335a:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   8335e:	4413      	add	r3, r2
   83360:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   83364:	fa02 f20c 	lsl.w	r2, r2, ip
   83368:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   8336c:	430a      	orrs	r2, r1
   8336e:	f1ac 0108 	sub.w	r1, ip, #8
   83372:	60e1      	str	r1, [r4, #12]
   83374:	f8c4 8008 	str.w	r8, [r4, #8]
   83378:	607a      	str	r2, [r7, #4]
   8337a:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   8337e:	f8c8 400c 	str.w	r4, [r8, #12]
   83382:	2401      	movs	r4, #1
   83384:	1083      	asrs	r3, r0, #2
   83386:	409c      	lsls	r4, r3
   83388:	4294      	cmp	r4, r2
   8338a:	d87d      	bhi.n	83488 <_malloc_r+0x1d0>
   8338c:	4214      	tst	r4, r2
   8338e:	d106      	bne.n	8339e <_malloc_r+0xe6>
   83390:	f020 0003 	bic.w	r0, r0, #3
   83394:	0064      	lsls	r4, r4, #1
   83396:	4214      	tst	r4, r2
   83398:	f100 0004 	add.w	r0, r0, #4
   8339c:	d0fa      	beq.n	83394 <_malloc_r+0xdc>
   8339e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   833a2:	46cc      	mov	ip, r9
   833a4:	4680      	mov	r8, r0
   833a6:	f8dc 300c 	ldr.w	r3, [ip, #12]
   833aa:	459c      	cmp	ip, r3
   833ac:	d107      	bne.n	833be <_malloc_r+0x106>
   833ae:	e15f      	b.n	83670 <_malloc_r+0x3b8>
   833b0:	2a00      	cmp	r2, #0
   833b2:	f280 816d 	bge.w	83690 <_malloc_r+0x3d8>
   833b6:	68db      	ldr	r3, [r3, #12]
   833b8:	459c      	cmp	ip, r3
   833ba:	f000 8159 	beq.w	83670 <_malloc_r+0x3b8>
   833be:	6859      	ldr	r1, [r3, #4]
   833c0:	f021 0103 	bic.w	r1, r1, #3
   833c4:	1b8a      	subs	r2, r1, r6
   833c6:	2a0f      	cmp	r2, #15
   833c8:	ddf2      	ble.n	833b0 <_malloc_r+0xf8>
   833ca:	68dc      	ldr	r4, [r3, #12]
   833cc:	f8d3 c008 	ldr.w	ip, [r3, #8]
   833d0:	f046 0801 	orr.w	r8, r6, #1
   833d4:	4628      	mov	r0, r5
   833d6:	441e      	add	r6, r3
   833d8:	f042 0501 	orr.w	r5, r2, #1
   833dc:	f8c3 8004 	str.w	r8, [r3, #4]
   833e0:	f8cc 400c 	str.w	r4, [ip, #12]
   833e4:	f8c4 c008 	str.w	ip, [r4, #8]
   833e8:	617e      	str	r6, [r7, #20]
   833ea:	613e      	str	r6, [r7, #16]
   833ec:	f8c6 e00c 	str.w	lr, [r6, #12]
   833f0:	f8c6 e008 	str.w	lr, [r6, #8]
   833f4:	6075      	str	r5, [r6, #4]
   833f6:	505a      	str	r2, [r3, r1]
   833f8:	9300      	str	r3, [sp, #0]
   833fa:	f000 fb3b 	bl	83a74 <__malloc_unlock>
   833fe:	9b00      	ldr	r3, [sp, #0]
   83400:	f103 0408 	add.w	r4, r3, #8
   83404:	e01e      	b.n	83444 <_malloc_r+0x18c>
   83406:	2910      	cmp	r1, #16
   83408:	d820      	bhi.n	8344c <_malloc_r+0x194>
   8340a:	f000 fb2d 	bl	83a68 <__malloc_lock>
   8340e:	2610      	movs	r6, #16
   83410:	2318      	movs	r3, #24
   83412:	2002      	movs	r0, #2
   83414:	4f72      	ldr	r7, [pc, #456]	; (835e0 <_malloc_r+0x328>)
   83416:	443b      	add	r3, r7
   83418:	685c      	ldr	r4, [r3, #4]
   8341a:	f1a3 0208 	sub.w	r2, r3, #8
   8341e:	4294      	cmp	r4, r2
   83420:	f000 812f 	beq.w	83682 <_malloc_r+0x3ca>
   83424:	6863      	ldr	r3, [r4, #4]
   83426:	68e1      	ldr	r1, [r4, #12]
   83428:	f023 0303 	bic.w	r3, r3, #3
   8342c:	4423      	add	r3, r4
   8342e:	685a      	ldr	r2, [r3, #4]
   83430:	68a6      	ldr	r6, [r4, #8]
   83432:	f042 0201 	orr.w	r2, r2, #1
   83436:	60f1      	str	r1, [r6, #12]
   83438:	4628      	mov	r0, r5
   8343a:	608e      	str	r6, [r1, #8]
   8343c:	605a      	str	r2, [r3, #4]
   8343e:	f000 fb19 	bl	83a74 <__malloc_unlock>
   83442:	3408      	adds	r4, #8
   83444:	4620      	mov	r0, r4
   83446:	b003      	add	sp, #12
   83448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8344c:	2400      	movs	r4, #0
   8344e:	230c      	movs	r3, #12
   83450:	4620      	mov	r0, r4
   83452:	602b      	str	r3, [r5, #0]
   83454:	b003      	add	sp, #12
   83456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8345a:	2040      	movs	r0, #64	; 0x40
   8345c:	f44f 7100 	mov.w	r1, #512	; 0x200
   83460:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   83464:	e74a      	b.n	832fc <_malloc_r+0x44>
   83466:	4423      	add	r3, r4
   83468:	685a      	ldr	r2, [r3, #4]
   8346a:	68e1      	ldr	r1, [r4, #12]
   8346c:	e7e0      	b.n	83430 <_malloc_r+0x178>
   8346e:	4423      	add	r3, r4
   83470:	685a      	ldr	r2, [r3, #4]
   83472:	4628      	mov	r0, r5
   83474:	f042 0201 	orr.w	r2, r2, #1
   83478:	605a      	str	r2, [r3, #4]
   8347a:	3408      	adds	r4, #8
   8347c:	f000 fafa 	bl	83a74 <__malloc_unlock>
   83480:	4620      	mov	r0, r4
   83482:	b003      	add	sp, #12
   83484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83488:	68bc      	ldr	r4, [r7, #8]
   8348a:	6863      	ldr	r3, [r4, #4]
   8348c:	f023 0803 	bic.w	r8, r3, #3
   83490:	45b0      	cmp	r8, r6
   83492:	d304      	bcc.n	8349e <_malloc_r+0x1e6>
   83494:	eba8 0306 	sub.w	r3, r8, r6
   83498:	2b0f      	cmp	r3, #15
   8349a:	f300 8085 	bgt.w	835a8 <_malloc_r+0x2f0>
   8349e:	f8df 9158 	ldr.w	r9, [pc, #344]	; 835f8 <_malloc_r+0x340>
   834a2:	4b50      	ldr	r3, [pc, #320]	; (835e4 <_malloc_r+0x32c>)
   834a4:	f8d9 2000 	ldr.w	r2, [r9]
   834a8:	681b      	ldr	r3, [r3, #0]
   834aa:	3201      	adds	r2, #1
   834ac:	4433      	add	r3, r6
   834ae:	eb04 0a08 	add.w	sl, r4, r8
   834b2:	f000 8154 	beq.w	8375e <_malloc_r+0x4a6>
   834b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   834ba:	330f      	adds	r3, #15
   834bc:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   834c0:	f02b 0b0f 	bic.w	fp, fp, #15
   834c4:	4659      	mov	r1, fp
   834c6:	4628      	mov	r0, r5
   834c8:	f000 fc90 	bl	83dec <_sbrk_r>
   834cc:	1c41      	adds	r1, r0, #1
   834ce:	4602      	mov	r2, r0
   834d0:	f000 80fb 	beq.w	836ca <_malloc_r+0x412>
   834d4:	4582      	cmp	sl, r0
   834d6:	f200 80f6 	bhi.w	836c6 <_malloc_r+0x40e>
   834da:	4b43      	ldr	r3, [pc, #268]	; (835e8 <_malloc_r+0x330>)
   834dc:	6819      	ldr	r1, [r3, #0]
   834de:	4459      	add	r1, fp
   834e0:	6019      	str	r1, [r3, #0]
   834e2:	f000 814c 	beq.w	8377e <_malloc_r+0x4c6>
   834e6:	f8d9 0000 	ldr.w	r0, [r9]
   834ea:	3001      	adds	r0, #1
   834ec:	bf1b      	ittet	ne
   834ee:	eba2 0a0a 	subne.w	sl, r2, sl
   834f2:	4451      	addne	r1, sl
   834f4:	f8c9 2000 	streq.w	r2, [r9]
   834f8:	6019      	strne	r1, [r3, #0]
   834fa:	f012 0107 	ands.w	r1, r2, #7
   834fe:	f000 8114 	beq.w	8372a <_malloc_r+0x472>
   83502:	f1c1 0008 	rsb	r0, r1, #8
   83506:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   8350a:	4402      	add	r2, r0
   8350c:	3108      	adds	r1, #8
   8350e:	eb02 090b 	add.w	r9, r2, fp
   83512:	f3c9 090b 	ubfx	r9, r9, #0, #12
   83516:	eba1 0909 	sub.w	r9, r1, r9
   8351a:	4649      	mov	r1, r9
   8351c:	4628      	mov	r0, r5
   8351e:	9301      	str	r3, [sp, #4]
   83520:	9200      	str	r2, [sp, #0]
   83522:	f000 fc63 	bl	83dec <_sbrk_r>
   83526:	1c43      	adds	r3, r0, #1
   83528:	e89d 000c 	ldmia.w	sp, {r2, r3}
   8352c:	f000 8142 	beq.w	837b4 <_malloc_r+0x4fc>
   83530:	1a80      	subs	r0, r0, r2
   83532:	4448      	add	r0, r9
   83534:	f040 0001 	orr.w	r0, r0, #1
   83538:	6819      	ldr	r1, [r3, #0]
   8353a:	42bc      	cmp	r4, r7
   8353c:	4449      	add	r1, r9
   8353e:	60ba      	str	r2, [r7, #8]
   83540:	6019      	str	r1, [r3, #0]
   83542:	6050      	str	r0, [r2, #4]
   83544:	d017      	beq.n	83576 <_malloc_r+0x2be>
   83546:	f1b8 0f0f 	cmp.w	r8, #15
   8354a:	f240 80fa 	bls.w	83742 <_malloc_r+0x48a>
   8354e:	f04f 0c05 	mov.w	ip, #5
   83552:	6862      	ldr	r2, [r4, #4]
   83554:	f1a8 000c 	sub.w	r0, r8, #12
   83558:	f020 0007 	bic.w	r0, r0, #7
   8355c:	f002 0201 	and.w	r2, r2, #1
   83560:	eb04 0e00 	add.w	lr, r4, r0
   83564:	4302      	orrs	r2, r0
   83566:	280f      	cmp	r0, #15
   83568:	6062      	str	r2, [r4, #4]
   8356a:	f8ce c004 	str.w	ip, [lr, #4]
   8356e:	f8ce c008 	str.w	ip, [lr, #8]
   83572:	f200 8116 	bhi.w	837a2 <_malloc_r+0x4ea>
   83576:	4b1d      	ldr	r3, [pc, #116]	; (835ec <_malloc_r+0x334>)
   83578:	68bc      	ldr	r4, [r7, #8]
   8357a:	681a      	ldr	r2, [r3, #0]
   8357c:	4291      	cmp	r1, r2
   8357e:	bf88      	it	hi
   83580:	6019      	strhi	r1, [r3, #0]
   83582:	4b1b      	ldr	r3, [pc, #108]	; (835f0 <_malloc_r+0x338>)
   83584:	681a      	ldr	r2, [r3, #0]
   83586:	4291      	cmp	r1, r2
   83588:	6862      	ldr	r2, [r4, #4]
   8358a:	bf88      	it	hi
   8358c:	6019      	strhi	r1, [r3, #0]
   8358e:	f022 0203 	bic.w	r2, r2, #3
   83592:	4296      	cmp	r6, r2
   83594:	eba2 0306 	sub.w	r3, r2, r6
   83598:	d801      	bhi.n	8359e <_malloc_r+0x2e6>
   8359a:	2b0f      	cmp	r3, #15
   8359c:	dc04      	bgt.n	835a8 <_malloc_r+0x2f0>
   8359e:	4628      	mov	r0, r5
   835a0:	f000 fa68 	bl	83a74 <__malloc_unlock>
   835a4:	2400      	movs	r4, #0
   835a6:	e74d      	b.n	83444 <_malloc_r+0x18c>
   835a8:	f046 0201 	orr.w	r2, r6, #1
   835ac:	f043 0301 	orr.w	r3, r3, #1
   835b0:	4426      	add	r6, r4
   835b2:	6062      	str	r2, [r4, #4]
   835b4:	4628      	mov	r0, r5
   835b6:	60be      	str	r6, [r7, #8]
   835b8:	3408      	adds	r4, #8
   835ba:	6073      	str	r3, [r6, #4]
   835bc:	f000 fa5a 	bl	83a74 <__malloc_unlock>
   835c0:	4620      	mov	r0, r4
   835c2:	b003      	add	sp, #12
   835c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   835c8:	2b14      	cmp	r3, #20
   835ca:	d970      	bls.n	836ae <_malloc_r+0x3f6>
   835cc:	2b54      	cmp	r3, #84	; 0x54
   835ce:	f200 80a2 	bhi.w	83716 <_malloc_r+0x45e>
   835d2:	0b33      	lsrs	r3, r6, #12
   835d4:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   835d8:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   835dc:	00c1      	lsls	r1, r0, #3
   835de:	e68d      	b.n	832fc <_malloc_r+0x44>
   835e0:	200706e0 	.word	0x200706e0
   835e4:	20070c50 	.word	0x20070c50
   835e8:	20070c20 	.word	0x20070c20
   835ec:	20070c48 	.word	0x20070c48
   835f0:	20070c4c 	.word	0x20070c4c
   835f4:	200706e8 	.word	0x200706e8
   835f8:	20070ae8 	.word	0x20070ae8
   835fc:	0a5a      	lsrs	r2, r3, #9
   835fe:	2a04      	cmp	r2, #4
   83600:	d95b      	bls.n	836ba <_malloc_r+0x402>
   83602:	2a14      	cmp	r2, #20
   83604:	f200 80ae 	bhi.w	83764 <_malloc_r+0x4ac>
   83608:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   8360c:	00c9      	lsls	r1, r1, #3
   8360e:	325b      	adds	r2, #91	; 0x5b
   83610:	eb07 0c01 	add.w	ip, r7, r1
   83614:	5879      	ldr	r1, [r7, r1]
   83616:	f1ac 0c08 	sub.w	ip, ip, #8
   8361a:	458c      	cmp	ip, r1
   8361c:	f000 8088 	beq.w	83730 <_malloc_r+0x478>
   83620:	684a      	ldr	r2, [r1, #4]
   83622:	f022 0203 	bic.w	r2, r2, #3
   83626:	4293      	cmp	r3, r2
   83628:	d273      	bcs.n	83712 <_malloc_r+0x45a>
   8362a:	6889      	ldr	r1, [r1, #8]
   8362c:	458c      	cmp	ip, r1
   8362e:	d1f7      	bne.n	83620 <_malloc_r+0x368>
   83630:	f8dc 300c 	ldr.w	r3, [ip, #12]
   83634:	687a      	ldr	r2, [r7, #4]
   83636:	60e3      	str	r3, [r4, #12]
   83638:	f8c4 c008 	str.w	ip, [r4, #8]
   8363c:	609c      	str	r4, [r3, #8]
   8363e:	f8cc 400c 	str.w	r4, [ip, #12]
   83642:	e69e      	b.n	83382 <_malloc_r+0xca>
   83644:	f046 0c01 	orr.w	ip, r6, #1
   83648:	f042 0101 	orr.w	r1, r2, #1
   8364c:	4426      	add	r6, r4
   8364e:	f8c4 c004 	str.w	ip, [r4, #4]
   83652:	4628      	mov	r0, r5
   83654:	617e      	str	r6, [r7, #20]
   83656:	613e      	str	r6, [r7, #16]
   83658:	f8c6 e00c 	str.w	lr, [r6, #12]
   8365c:	f8c6 e008 	str.w	lr, [r6, #8]
   83660:	6071      	str	r1, [r6, #4]
   83662:	50e2      	str	r2, [r4, r3]
   83664:	f000 fa06 	bl	83a74 <__malloc_unlock>
   83668:	3408      	adds	r4, #8
   8366a:	e6eb      	b.n	83444 <_malloc_r+0x18c>
   8366c:	687a      	ldr	r2, [r7, #4]
   8366e:	e688      	b.n	83382 <_malloc_r+0xca>
   83670:	f108 0801 	add.w	r8, r8, #1
   83674:	f018 0f03 	tst.w	r8, #3
   83678:	f10c 0c08 	add.w	ip, ip, #8
   8367c:	f47f ae93 	bne.w	833a6 <_malloc_r+0xee>
   83680:	e02d      	b.n	836de <_malloc_r+0x426>
   83682:	68dc      	ldr	r4, [r3, #12]
   83684:	42a3      	cmp	r3, r4
   83686:	bf08      	it	eq
   83688:	3002      	addeq	r0, #2
   8368a:	f43f ae4b 	beq.w	83324 <_malloc_r+0x6c>
   8368e:	e6c9      	b.n	83424 <_malloc_r+0x16c>
   83690:	461c      	mov	r4, r3
   83692:	4419      	add	r1, r3
   83694:	684a      	ldr	r2, [r1, #4]
   83696:	68db      	ldr	r3, [r3, #12]
   83698:	f854 6f08 	ldr.w	r6, [r4, #8]!
   8369c:	f042 0201 	orr.w	r2, r2, #1
   836a0:	604a      	str	r2, [r1, #4]
   836a2:	4628      	mov	r0, r5
   836a4:	60f3      	str	r3, [r6, #12]
   836a6:	609e      	str	r6, [r3, #8]
   836a8:	f000 f9e4 	bl	83a74 <__malloc_unlock>
   836ac:	e6ca      	b.n	83444 <_malloc_r+0x18c>
   836ae:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   836b2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   836b6:	00c1      	lsls	r1, r0, #3
   836b8:	e620      	b.n	832fc <_malloc_r+0x44>
   836ba:	099a      	lsrs	r2, r3, #6
   836bc:	f102 0139 	add.w	r1, r2, #57	; 0x39
   836c0:	00c9      	lsls	r1, r1, #3
   836c2:	3238      	adds	r2, #56	; 0x38
   836c4:	e7a4      	b.n	83610 <_malloc_r+0x358>
   836c6:	42bc      	cmp	r4, r7
   836c8:	d054      	beq.n	83774 <_malloc_r+0x4bc>
   836ca:	68bc      	ldr	r4, [r7, #8]
   836cc:	6862      	ldr	r2, [r4, #4]
   836ce:	f022 0203 	bic.w	r2, r2, #3
   836d2:	e75e      	b.n	83592 <_malloc_r+0x2da>
   836d4:	f859 3908 	ldr.w	r3, [r9], #-8
   836d8:	4599      	cmp	r9, r3
   836da:	f040 8086 	bne.w	837ea <_malloc_r+0x532>
   836de:	f010 0f03 	tst.w	r0, #3
   836e2:	f100 30ff 	add.w	r0, r0, #4294967295
   836e6:	d1f5      	bne.n	836d4 <_malloc_r+0x41c>
   836e8:	687b      	ldr	r3, [r7, #4]
   836ea:	ea23 0304 	bic.w	r3, r3, r4
   836ee:	607b      	str	r3, [r7, #4]
   836f0:	0064      	lsls	r4, r4, #1
   836f2:	429c      	cmp	r4, r3
   836f4:	f63f aec8 	bhi.w	83488 <_malloc_r+0x1d0>
   836f8:	2c00      	cmp	r4, #0
   836fa:	f43f aec5 	beq.w	83488 <_malloc_r+0x1d0>
   836fe:	421c      	tst	r4, r3
   83700:	4640      	mov	r0, r8
   83702:	f47f ae4c 	bne.w	8339e <_malloc_r+0xe6>
   83706:	0064      	lsls	r4, r4, #1
   83708:	421c      	tst	r4, r3
   8370a:	f100 0004 	add.w	r0, r0, #4
   8370e:	d0fa      	beq.n	83706 <_malloc_r+0x44e>
   83710:	e645      	b.n	8339e <_malloc_r+0xe6>
   83712:	468c      	mov	ip, r1
   83714:	e78c      	b.n	83630 <_malloc_r+0x378>
   83716:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   8371a:	d815      	bhi.n	83748 <_malloc_r+0x490>
   8371c:	0bf3      	lsrs	r3, r6, #15
   8371e:	f103 0078 	add.w	r0, r3, #120	; 0x78
   83722:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   83726:	00c1      	lsls	r1, r0, #3
   83728:	e5e8      	b.n	832fc <_malloc_r+0x44>
   8372a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   8372e:	e6ee      	b.n	8350e <_malloc_r+0x256>
   83730:	2101      	movs	r1, #1
   83732:	687b      	ldr	r3, [r7, #4]
   83734:	1092      	asrs	r2, r2, #2
   83736:	fa01 f202 	lsl.w	r2, r1, r2
   8373a:	431a      	orrs	r2, r3
   8373c:	607a      	str	r2, [r7, #4]
   8373e:	4663      	mov	r3, ip
   83740:	e779      	b.n	83636 <_malloc_r+0x37e>
   83742:	2301      	movs	r3, #1
   83744:	6053      	str	r3, [r2, #4]
   83746:	e72a      	b.n	8359e <_malloc_r+0x2e6>
   83748:	f240 5254 	movw	r2, #1364	; 0x554
   8374c:	4293      	cmp	r3, r2
   8374e:	d822      	bhi.n	83796 <_malloc_r+0x4de>
   83750:	0cb3      	lsrs	r3, r6, #18
   83752:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   83756:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   8375a:	00c1      	lsls	r1, r0, #3
   8375c:	e5ce      	b.n	832fc <_malloc_r+0x44>
   8375e:	f103 0b10 	add.w	fp, r3, #16
   83762:	e6af      	b.n	834c4 <_malloc_r+0x20c>
   83764:	2a54      	cmp	r2, #84	; 0x54
   83766:	d829      	bhi.n	837bc <_malloc_r+0x504>
   83768:	0b1a      	lsrs	r2, r3, #12
   8376a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   8376e:	00c9      	lsls	r1, r1, #3
   83770:	326e      	adds	r2, #110	; 0x6e
   83772:	e74d      	b.n	83610 <_malloc_r+0x358>
   83774:	4b20      	ldr	r3, [pc, #128]	; (837f8 <_malloc_r+0x540>)
   83776:	6819      	ldr	r1, [r3, #0]
   83778:	4459      	add	r1, fp
   8377a:	6019      	str	r1, [r3, #0]
   8377c:	e6b3      	b.n	834e6 <_malloc_r+0x22e>
   8377e:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83782:	2800      	cmp	r0, #0
   83784:	f47f aeaf 	bne.w	834e6 <_malloc_r+0x22e>
   83788:	eb08 030b 	add.w	r3, r8, fp
   8378c:	68ba      	ldr	r2, [r7, #8]
   8378e:	f043 0301 	orr.w	r3, r3, #1
   83792:	6053      	str	r3, [r2, #4]
   83794:	e6ef      	b.n	83576 <_malloc_r+0x2be>
   83796:	207f      	movs	r0, #127	; 0x7f
   83798:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8379c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   837a0:	e5ac      	b.n	832fc <_malloc_r+0x44>
   837a2:	f104 0108 	add.w	r1, r4, #8
   837a6:	4628      	mov	r0, r5
   837a8:	9300      	str	r3, [sp, #0]
   837aa:	f7ff fa67 	bl	82c7c <_free_r>
   837ae:	9b00      	ldr	r3, [sp, #0]
   837b0:	6819      	ldr	r1, [r3, #0]
   837b2:	e6e0      	b.n	83576 <_malloc_r+0x2be>
   837b4:	2001      	movs	r0, #1
   837b6:	f04f 0900 	mov.w	r9, #0
   837ba:	e6bd      	b.n	83538 <_malloc_r+0x280>
   837bc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   837c0:	d805      	bhi.n	837ce <_malloc_r+0x516>
   837c2:	0bda      	lsrs	r2, r3, #15
   837c4:	f102 0178 	add.w	r1, r2, #120	; 0x78
   837c8:	00c9      	lsls	r1, r1, #3
   837ca:	3277      	adds	r2, #119	; 0x77
   837cc:	e720      	b.n	83610 <_malloc_r+0x358>
   837ce:	f240 5154 	movw	r1, #1364	; 0x554
   837d2:	428a      	cmp	r2, r1
   837d4:	d805      	bhi.n	837e2 <_malloc_r+0x52a>
   837d6:	0c9a      	lsrs	r2, r3, #18
   837d8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   837dc:	00c9      	lsls	r1, r1, #3
   837de:	327c      	adds	r2, #124	; 0x7c
   837e0:	e716      	b.n	83610 <_malloc_r+0x358>
   837e2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   837e6:	227e      	movs	r2, #126	; 0x7e
   837e8:	e712      	b.n	83610 <_malloc_r+0x358>
   837ea:	687b      	ldr	r3, [r7, #4]
   837ec:	e780      	b.n	836f0 <_malloc_r+0x438>
   837ee:	08f0      	lsrs	r0, r6, #3
   837f0:	f106 0308 	add.w	r3, r6, #8
   837f4:	e60e      	b.n	83414 <_malloc_r+0x15c>
   837f6:	bf00      	nop
   837f8:	20070c20 	.word	0x20070c20

000837fc <__ascii_mbtowc>:
   837fc:	b082      	sub	sp, #8
   837fe:	b149      	cbz	r1, 83814 <__ascii_mbtowc+0x18>
   83800:	b15a      	cbz	r2, 8381a <__ascii_mbtowc+0x1e>
   83802:	b16b      	cbz	r3, 83820 <__ascii_mbtowc+0x24>
   83804:	7813      	ldrb	r3, [r2, #0]
   83806:	600b      	str	r3, [r1, #0]
   83808:	7812      	ldrb	r2, [r2, #0]
   8380a:	1c10      	adds	r0, r2, #0
   8380c:	bf18      	it	ne
   8380e:	2001      	movne	r0, #1
   83810:	b002      	add	sp, #8
   83812:	4770      	bx	lr
   83814:	a901      	add	r1, sp, #4
   83816:	2a00      	cmp	r2, #0
   83818:	d1f3      	bne.n	83802 <__ascii_mbtowc+0x6>
   8381a:	4610      	mov	r0, r2
   8381c:	b002      	add	sp, #8
   8381e:	4770      	bx	lr
   83820:	f06f 0001 	mvn.w	r0, #1
   83824:	e7f4      	b.n	83810 <__ascii_mbtowc+0x14>
   83826:	bf00      	nop

00083828 <memchr>:
   83828:	0783      	lsls	r3, r0, #30
   8382a:	b470      	push	{r4, r5, r6}
   8382c:	b2cd      	uxtb	r5, r1
   8382e:	d03d      	beq.n	838ac <memchr+0x84>
   83830:	1e54      	subs	r4, r2, #1
   83832:	b30a      	cbz	r2, 83878 <memchr+0x50>
   83834:	7803      	ldrb	r3, [r0, #0]
   83836:	42ab      	cmp	r3, r5
   83838:	d01f      	beq.n	8387a <memchr+0x52>
   8383a:	1c43      	adds	r3, r0, #1
   8383c:	e005      	b.n	8384a <memchr+0x22>
   8383e:	f114 34ff 	adds.w	r4, r4, #4294967295
   83842:	d319      	bcc.n	83878 <memchr+0x50>
   83844:	7802      	ldrb	r2, [r0, #0]
   83846:	42aa      	cmp	r2, r5
   83848:	d017      	beq.n	8387a <memchr+0x52>
   8384a:	f013 0f03 	tst.w	r3, #3
   8384e:	4618      	mov	r0, r3
   83850:	f103 0301 	add.w	r3, r3, #1
   83854:	d1f3      	bne.n	8383e <memchr+0x16>
   83856:	2c03      	cmp	r4, #3
   83858:	d811      	bhi.n	8387e <memchr+0x56>
   8385a:	b34c      	cbz	r4, 838b0 <memchr+0x88>
   8385c:	7803      	ldrb	r3, [r0, #0]
   8385e:	42ab      	cmp	r3, r5
   83860:	d00b      	beq.n	8387a <memchr+0x52>
   83862:	4404      	add	r4, r0
   83864:	1c43      	adds	r3, r0, #1
   83866:	e002      	b.n	8386e <memchr+0x46>
   83868:	7802      	ldrb	r2, [r0, #0]
   8386a:	42aa      	cmp	r2, r5
   8386c:	d005      	beq.n	8387a <memchr+0x52>
   8386e:	429c      	cmp	r4, r3
   83870:	4618      	mov	r0, r3
   83872:	f103 0301 	add.w	r3, r3, #1
   83876:	d1f7      	bne.n	83868 <memchr+0x40>
   83878:	2000      	movs	r0, #0
   8387a:	bc70      	pop	{r4, r5, r6}
   8387c:	4770      	bx	lr
   8387e:	0209      	lsls	r1, r1, #8
   83880:	b289      	uxth	r1, r1
   83882:	4329      	orrs	r1, r5
   83884:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   83888:	6803      	ldr	r3, [r0, #0]
   8388a:	4606      	mov	r6, r0
   8388c:	404b      	eors	r3, r1
   8388e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   83892:	ea22 0303 	bic.w	r3, r2, r3
   83896:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   8389a:	f100 0004 	add.w	r0, r0, #4
   8389e:	d103      	bne.n	838a8 <memchr+0x80>
   838a0:	3c04      	subs	r4, #4
   838a2:	2c03      	cmp	r4, #3
   838a4:	d8f0      	bhi.n	83888 <memchr+0x60>
   838a6:	e7d8      	b.n	8385a <memchr+0x32>
   838a8:	4630      	mov	r0, r6
   838aa:	e7d7      	b.n	8385c <memchr+0x34>
   838ac:	4614      	mov	r4, r2
   838ae:	e7d2      	b.n	83856 <memchr+0x2e>
   838b0:	4620      	mov	r0, r4
   838b2:	e7e2      	b.n	8387a <memchr+0x52>

000838b4 <memcpy>:
   838b4:	4684      	mov	ip, r0
   838b6:	ea41 0300 	orr.w	r3, r1, r0
   838ba:	f013 0303 	ands.w	r3, r3, #3
   838be:	d149      	bne.n	83954 <memcpy+0xa0>
   838c0:	3a40      	subs	r2, #64	; 0x40
   838c2:	d323      	bcc.n	8390c <memcpy+0x58>
   838c4:	680b      	ldr	r3, [r1, #0]
   838c6:	6003      	str	r3, [r0, #0]
   838c8:	684b      	ldr	r3, [r1, #4]
   838ca:	6043      	str	r3, [r0, #4]
   838cc:	688b      	ldr	r3, [r1, #8]
   838ce:	6083      	str	r3, [r0, #8]
   838d0:	68cb      	ldr	r3, [r1, #12]
   838d2:	60c3      	str	r3, [r0, #12]
   838d4:	690b      	ldr	r3, [r1, #16]
   838d6:	6103      	str	r3, [r0, #16]
   838d8:	694b      	ldr	r3, [r1, #20]
   838da:	6143      	str	r3, [r0, #20]
   838dc:	698b      	ldr	r3, [r1, #24]
   838de:	6183      	str	r3, [r0, #24]
   838e0:	69cb      	ldr	r3, [r1, #28]
   838e2:	61c3      	str	r3, [r0, #28]
   838e4:	6a0b      	ldr	r3, [r1, #32]
   838e6:	6203      	str	r3, [r0, #32]
   838e8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   838ea:	6243      	str	r3, [r0, #36]	; 0x24
   838ec:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   838ee:	6283      	str	r3, [r0, #40]	; 0x28
   838f0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   838f2:	62c3      	str	r3, [r0, #44]	; 0x2c
   838f4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   838f6:	6303      	str	r3, [r0, #48]	; 0x30
   838f8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   838fa:	6343      	str	r3, [r0, #52]	; 0x34
   838fc:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   838fe:	6383      	str	r3, [r0, #56]	; 0x38
   83900:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83902:	63c3      	str	r3, [r0, #60]	; 0x3c
   83904:	3040      	adds	r0, #64	; 0x40
   83906:	3140      	adds	r1, #64	; 0x40
   83908:	3a40      	subs	r2, #64	; 0x40
   8390a:	d2db      	bcs.n	838c4 <memcpy+0x10>
   8390c:	3230      	adds	r2, #48	; 0x30
   8390e:	d30b      	bcc.n	83928 <memcpy+0x74>
   83910:	680b      	ldr	r3, [r1, #0]
   83912:	6003      	str	r3, [r0, #0]
   83914:	684b      	ldr	r3, [r1, #4]
   83916:	6043      	str	r3, [r0, #4]
   83918:	688b      	ldr	r3, [r1, #8]
   8391a:	6083      	str	r3, [r0, #8]
   8391c:	68cb      	ldr	r3, [r1, #12]
   8391e:	60c3      	str	r3, [r0, #12]
   83920:	3010      	adds	r0, #16
   83922:	3110      	adds	r1, #16
   83924:	3a10      	subs	r2, #16
   83926:	d2f3      	bcs.n	83910 <memcpy+0x5c>
   83928:	320c      	adds	r2, #12
   8392a:	d305      	bcc.n	83938 <memcpy+0x84>
   8392c:	f851 3b04 	ldr.w	r3, [r1], #4
   83930:	f840 3b04 	str.w	r3, [r0], #4
   83934:	3a04      	subs	r2, #4
   83936:	d2f9      	bcs.n	8392c <memcpy+0x78>
   83938:	3204      	adds	r2, #4
   8393a:	d008      	beq.n	8394e <memcpy+0x9a>
   8393c:	07d2      	lsls	r2, r2, #31
   8393e:	bf1c      	itt	ne
   83940:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83944:	f800 3b01 	strbne.w	r3, [r0], #1
   83948:	d301      	bcc.n	8394e <memcpy+0x9a>
   8394a:	880b      	ldrh	r3, [r1, #0]
   8394c:	8003      	strh	r3, [r0, #0]
   8394e:	4660      	mov	r0, ip
   83950:	4770      	bx	lr
   83952:	bf00      	nop
   83954:	2a08      	cmp	r2, #8
   83956:	d313      	bcc.n	83980 <memcpy+0xcc>
   83958:	078b      	lsls	r3, r1, #30
   8395a:	d0b1      	beq.n	838c0 <memcpy+0xc>
   8395c:	f010 0303 	ands.w	r3, r0, #3
   83960:	d0ae      	beq.n	838c0 <memcpy+0xc>
   83962:	f1c3 0304 	rsb	r3, r3, #4
   83966:	1ad2      	subs	r2, r2, r3
   83968:	07db      	lsls	r3, r3, #31
   8396a:	bf1c      	itt	ne
   8396c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83970:	f800 3b01 	strbne.w	r3, [r0], #1
   83974:	d3a4      	bcc.n	838c0 <memcpy+0xc>
   83976:	f831 3b02 	ldrh.w	r3, [r1], #2
   8397a:	f820 3b02 	strh.w	r3, [r0], #2
   8397e:	e79f      	b.n	838c0 <memcpy+0xc>
   83980:	3a04      	subs	r2, #4
   83982:	d3d9      	bcc.n	83938 <memcpy+0x84>
   83984:	3a01      	subs	r2, #1
   83986:	f811 3b01 	ldrb.w	r3, [r1], #1
   8398a:	f800 3b01 	strb.w	r3, [r0], #1
   8398e:	d2f9      	bcs.n	83984 <memcpy+0xd0>
   83990:	780b      	ldrb	r3, [r1, #0]
   83992:	7003      	strb	r3, [r0, #0]
   83994:	784b      	ldrb	r3, [r1, #1]
   83996:	7043      	strb	r3, [r0, #1]
   83998:	788b      	ldrb	r3, [r1, #2]
   8399a:	7083      	strb	r3, [r0, #2]
   8399c:	4660      	mov	r0, ip
   8399e:	4770      	bx	lr

000839a0 <memmove>:
   839a0:	4288      	cmp	r0, r1
   839a2:	b5f0      	push	{r4, r5, r6, r7, lr}
   839a4:	d90d      	bls.n	839c2 <memmove+0x22>
   839a6:	188b      	adds	r3, r1, r2
   839a8:	4298      	cmp	r0, r3
   839aa:	d20a      	bcs.n	839c2 <memmove+0x22>
   839ac:	1884      	adds	r4, r0, r2
   839ae:	2a00      	cmp	r2, #0
   839b0:	d051      	beq.n	83a56 <memmove+0xb6>
   839b2:	4622      	mov	r2, r4
   839b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   839b8:	4299      	cmp	r1, r3
   839ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
   839be:	d1f9      	bne.n	839b4 <memmove+0x14>
   839c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   839c2:	2a0f      	cmp	r2, #15
   839c4:	d948      	bls.n	83a58 <memmove+0xb8>
   839c6:	ea41 0300 	orr.w	r3, r1, r0
   839ca:	079b      	lsls	r3, r3, #30
   839cc:	d146      	bne.n	83a5c <memmove+0xbc>
   839ce:	4615      	mov	r5, r2
   839d0:	f100 0410 	add.w	r4, r0, #16
   839d4:	f101 0310 	add.w	r3, r1, #16
   839d8:	f853 6c10 	ldr.w	r6, [r3, #-16]
   839dc:	3d10      	subs	r5, #16
   839de:	f844 6c10 	str.w	r6, [r4, #-16]
   839e2:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   839e6:	2d0f      	cmp	r5, #15
   839e8:	f844 6c0c 	str.w	r6, [r4, #-12]
   839ec:	f853 6c08 	ldr.w	r6, [r3, #-8]
   839f0:	f104 0410 	add.w	r4, r4, #16
   839f4:	f844 6c18 	str.w	r6, [r4, #-24]
   839f8:	f853 6c04 	ldr.w	r6, [r3, #-4]
   839fc:	f103 0310 	add.w	r3, r3, #16
   83a00:	f844 6c14 	str.w	r6, [r4, #-20]
   83a04:	d8e8      	bhi.n	839d8 <memmove+0x38>
   83a06:	f1a2 0310 	sub.w	r3, r2, #16
   83a0a:	f023 030f 	bic.w	r3, r3, #15
   83a0e:	f002 0e0f 	and.w	lr, r2, #15
   83a12:	3310      	adds	r3, #16
   83a14:	f1be 0f03 	cmp.w	lr, #3
   83a18:	4419      	add	r1, r3
   83a1a:	4403      	add	r3, r0
   83a1c:	d921      	bls.n	83a62 <memmove+0xc2>
   83a1e:	460e      	mov	r6, r1
   83a20:	4674      	mov	r4, lr
   83a22:	1f1d      	subs	r5, r3, #4
   83a24:	f856 7b04 	ldr.w	r7, [r6], #4
   83a28:	3c04      	subs	r4, #4
   83a2a:	2c03      	cmp	r4, #3
   83a2c:	f845 7f04 	str.w	r7, [r5, #4]!
   83a30:	d8f8      	bhi.n	83a24 <memmove+0x84>
   83a32:	f1ae 0404 	sub.w	r4, lr, #4
   83a36:	f024 0403 	bic.w	r4, r4, #3
   83a3a:	3404      	adds	r4, #4
   83a3c:	4421      	add	r1, r4
   83a3e:	4423      	add	r3, r4
   83a40:	f002 0203 	and.w	r2, r2, #3
   83a44:	b162      	cbz	r2, 83a60 <memmove+0xc0>
   83a46:	3b01      	subs	r3, #1
   83a48:	440a      	add	r2, r1
   83a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
   83a4e:	428a      	cmp	r2, r1
   83a50:	f803 4f01 	strb.w	r4, [r3, #1]!
   83a54:	d1f9      	bne.n	83a4a <memmove+0xaa>
   83a56:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83a58:	4603      	mov	r3, r0
   83a5a:	e7f3      	b.n	83a44 <memmove+0xa4>
   83a5c:	4603      	mov	r3, r0
   83a5e:	e7f2      	b.n	83a46 <memmove+0xa6>
   83a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83a62:	4672      	mov	r2, lr
   83a64:	e7ee      	b.n	83a44 <memmove+0xa4>
   83a66:	bf00      	nop

00083a68 <__malloc_lock>:
   83a68:	4801      	ldr	r0, [pc, #4]	; (83a70 <__malloc_lock+0x8>)
   83a6a:	f7ff bba1 	b.w	831b0 <__retarget_lock_acquire_recursive>
   83a6e:	bf00      	nop
   83a70:	20070c70 	.word	0x20070c70

00083a74 <__malloc_unlock>:
   83a74:	4801      	ldr	r0, [pc, #4]	; (83a7c <__malloc_unlock+0x8>)
   83a76:	f7ff bb9d 	b.w	831b4 <__retarget_lock_release_recursive>
   83a7a:	bf00      	nop
   83a7c:	20070c70 	.word	0x20070c70

00083a80 <_realloc_r>:
   83a80:	2900      	cmp	r1, #0
   83a82:	f000 8094 	beq.w	83bae <_realloc_r+0x12e>
   83a86:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83a8a:	460c      	mov	r4, r1
   83a8c:	4615      	mov	r5, r2
   83a8e:	b083      	sub	sp, #12
   83a90:	4680      	mov	r8, r0
   83a92:	f105 060b 	add.w	r6, r5, #11
   83a96:	f7ff ffe7 	bl	83a68 <__malloc_lock>
   83a9a:	f854 ec04 	ldr.w	lr, [r4, #-4]
   83a9e:	2e16      	cmp	r6, #22
   83aa0:	f02e 0703 	bic.w	r7, lr, #3
   83aa4:	f1a4 0908 	sub.w	r9, r4, #8
   83aa8:	d83c      	bhi.n	83b24 <_realloc_r+0xa4>
   83aaa:	2210      	movs	r2, #16
   83aac:	4616      	mov	r6, r2
   83aae:	42b5      	cmp	r5, r6
   83ab0:	d83d      	bhi.n	83b2e <_realloc_r+0xae>
   83ab2:	4297      	cmp	r7, r2
   83ab4:	da43      	bge.n	83b3e <_realloc_r+0xbe>
   83ab6:	4bc6      	ldr	r3, [pc, #792]	; (83dd0 <_realloc_r+0x350>)
   83ab8:	eb09 0007 	add.w	r0, r9, r7
   83abc:	6899      	ldr	r1, [r3, #8]
   83abe:	4288      	cmp	r0, r1
   83ac0:	f000 80c3 	beq.w	83c4a <_realloc_r+0x1ca>
   83ac4:	6843      	ldr	r3, [r0, #4]
   83ac6:	f023 0101 	bic.w	r1, r3, #1
   83aca:	4401      	add	r1, r0
   83acc:	6849      	ldr	r1, [r1, #4]
   83ace:	07c9      	lsls	r1, r1, #31
   83ad0:	d54d      	bpl.n	83b6e <_realloc_r+0xee>
   83ad2:	f01e 0f01 	tst.w	lr, #1
   83ad6:	f000 809b 	beq.w	83c10 <_realloc_r+0x190>
   83ada:	4629      	mov	r1, r5
   83adc:	4640      	mov	r0, r8
   83ade:	f7ff fbeb 	bl	832b8 <_malloc_r>
   83ae2:	4605      	mov	r5, r0
   83ae4:	2800      	cmp	r0, #0
   83ae6:	d03b      	beq.n	83b60 <_realloc_r+0xe0>
   83ae8:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83aec:	f1a0 0208 	sub.w	r2, r0, #8
   83af0:	f023 0301 	bic.w	r3, r3, #1
   83af4:	444b      	add	r3, r9
   83af6:	429a      	cmp	r2, r3
   83af8:	f000 812b 	beq.w	83d52 <_realloc_r+0x2d2>
   83afc:	1f3a      	subs	r2, r7, #4
   83afe:	2a24      	cmp	r2, #36	; 0x24
   83b00:	f200 8118 	bhi.w	83d34 <_realloc_r+0x2b4>
   83b04:	2a13      	cmp	r2, #19
   83b06:	f200 80eb 	bhi.w	83ce0 <_realloc_r+0x260>
   83b0a:	4603      	mov	r3, r0
   83b0c:	4622      	mov	r2, r4
   83b0e:	6811      	ldr	r1, [r2, #0]
   83b10:	6019      	str	r1, [r3, #0]
   83b12:	6851      	ldr	r1, [r2, #4]
   83b14:	6059      	str	r1, [r3, #4]
   83b16:	6892      	ldr	r2, [r2, #8]
   83b18:	609a      	str	r2, [r3, #8]
   83b1a:	4621      	mov	r1, r4
   83b1c:	4640      	mov	r0, r8
   83b1e:	f7ff f8ad 	bl	82c7c <_free_r>
   83b22:	e01d      	b.n	83b60 <_realloc_r+0xe0>
   83b24:	f026 0607 	bic.w	r6, r6, #7
   83b28:	2e00      	cmp	r6, #0
   83b2a:	4632      	mov	r2, r6
   83b2c:	dabf      	bge.n	83aae <_realloc_r+0x2e>
   83b2e:	2500      	movs	r5, #0
   83b30:	230c      	movs	r3, #12
   83b32:	4628      	mov	r0, r5
   83b34:	f8c8 3000 	str.w	r3, [r8]
   83b38:	b003      	add	sp, #12
   83b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b3e:	4625      	mov	r5, r4
   83b40:	1bbb      	subs	r3, r7, r6
   83b42:	2b0f      	cmp	r3, #15
   83b44:	f8d9 2004 	ldr.w	r2, [r9, #4]
   83b48:	d81d      	bhi.n	83b86 <_realloc_r+0x106>
   83b4a:	f002 0201 	and.w	r2, r2, #1
   83b4e:	433a      	orrs	r2, r7
   83b50:	eb09 0107 	add.w	r1, r9, r7
   83b54:	f8c9 2004 	str.w	r2, [r9, #4]
   83b58:	684b      	ldr	r3, [r1, #4]
   83b5a:	f043 0301 	orr.w	r3, r3, #1
   83b5e:	604b      	str	r3, [r1, #4]
   83b60:	4640      	mov	r0, r8
   83b62:	f7ff ff87 	bl	83a74 <__malloc_unlock>
   83b66:	4628      	mov	r0, r5
   83b68:	b003      	add	sp, #12
   83b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b6e:	f023 0303 	bic.w	r3, r3, #3
   83b72:	18f9      	adds	r1, r7, r3
   83b74:	4291      	cmp	r1, r2
   83b76:	db1d      	blt.n	83bb4 <_realloc_r+0x134>
   83b78:	68c3      	ldr	r3, [r0, #12]
   83b7a:	6882      	ldr	r2, [r0, #8]
   83b7c:	4625      	mov	r5, r4
   83b7e:	60d3      	str	r3, [r2, #12]
   83b80:	460f      	mov	r7, r1
   83b82:	609a      	str	r2, [r3, #8]
   83b84:	e7dc      	b.n	83b40 <_realloc_r+0xc0>
   83b86:	f002 0201 	and.w	r2, r2, #1
   83b8a:	eb09 0106 	add.w	r1, r9, r6
   83b8e:	f043 0301 	orr.w	r3, r3, #1
   83b92:	4332      	orrs	r2, r6
   83b94:	f8c9 2004 	str.w	r2, [r9, #4]
   83b98:	444f      	add	r7, r9
   83b9a:	604b      	str	r3, [r1, #4]
   83b9c:	687b      	ldr	r3, [r7, #4]
   83b9e:	3108      	adds	r1, #8
   83ba0:	f043 0301 	orr.w	r3, r3, #1
   83ba4:	607b      	str	r3, [r7, #4]
   83ba6:	4640      	mov	r0, r8
   83ba8:	f7ff f868 	bl	82c7c <_free_r>
   83bac:	e7d8      	b.n	83b60 <_realloc_r+0xe0>
   83bae:	4611      	mov	r1, r2
   83bb0:	f7ff bb82 	b.w	832b8 <_malloc_r>
   83bb4:	f01e 0f01 	tst.w	lr, #1
   83bb8:	d18f      	bne.n	83ada <_realloc_r+0x5a>
   83bba:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83bbe:	eba9 0a01 	sub.w	sl, r9, r1
   83bc2:	f8da 1004 	ldr.w	r1, [sl, #4]
   83bc6:	f021 0103 	bic.w	r1, r1, #3
   83bca:	440b      	add	r3, r1
   83bcc:	443b      	add	r3, r7
   83bce:	4293      	cmp	r3, r2
   83bd0:	db26      	blt.n	83c20 <_realloc_r+0x1a0>
   83bd2:	4655      	mov	r5, sl
   83bd4:	68c1      	ldr	r1, [r0, #12]
   83bd6:	6880      	ldr	r0, [r0, #8]
   83bd8:	1f3a      	subs	r2, r7, #4
   83bda:	60c1      	str	r1, [r0, #12]
   83bdc:	6088      	str	r0, [r1, #8]
   83bde:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83be2:	f8da 100c 	ldr.w	r1, [sl, #12]
   83be6:	2a24      	cmp	r2, #36	; 0x24
   83be8:	60c1      	str	r1, [r0, #12]
   83bea:	6088      	str	r0, [r1, #8]
   83bec:	d826      	bhi.n	83c3c <_realloc_r+0x1bc>
   83bee:	2a13      	cmp	r2, #19
   83bf0:	f240 8081 	bls.w	83cf6 <_realloc_r+0x276>
   83bf4:	6821      	ldr	r1, [r4, #0]
   83bf6:	2a1b      	cmp	r2, #27
   83bf8:	f8ca 1008 	str.w	r1, [sl, #8]
   83bfc:	6861      	ldr	r1, [r4, #4]
   83bfe:	f8ca 100c 	str.w	r1, [sl, #12]
   83c02:	f200 80ad 	bhi.w	83d60 <_realloc_r+0x2e0>
   83c06:	f104 0008 	add.w	r0, r4, #8
   83c0a:	f10a 0210 	add.w	r2, sl, #16
   83c0e:	e074      	b.n	83cfa <_realloc_r+0x27a>
   83c10:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83c14:	eba9 0a03 	sub.w	sl, r9, r3
   83c18:	f8da 1004 	ldr.w	r1, [sl, #4]
   83c1c:	f021 0103 	bic.w	r1, r1, #3
   83c20:	187b      	adds	r3, r7, r1
   83c22:	4293      	cmp	r3, r2
   83c24:	f6ff af59 	blt.w	83ada <_realloc_r+0x5a>
   83c28:	4655      	mov	r5, sl
   83c2a:	f8da 100c 	ldr.w	r1, [sl, #12]
   83c2e:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83c32:	1f3a      	subs	r2, r7, #4
   83c34:	2a24      	cmp	r2, #36	; 0x24
   83c36:	60c1      	str	r1, [r0, #12]
   83c38:	6088      	str	r0, [r1, #8]
   83c3a:	d9d8      	bls.n	83bee <_realloc_r+0x16e>
   83c3c:	4621      	mov	r1, r4
   83c3e:	4628      	mov	r0, r5
   83c40:	461f      	mov	r7, r3
   83c42:	46d1      	mov	r9, sl
   83c44:	f7ff feac 	bl	839a0 <memmove>
   83c48:	e77a      	b.n	83b40 <_realloc_r+0xc0>
   83c4a:	6841      	ldr	r1, [r0, #4]
   83c4c:	f106 0010 	add.w	r0, r6, #16
   83c50:	f021 0b03 	bic.w	fp, r1, #3
   83c54:	44bb      	add	fp, r7
   83c56:	4583      	cmp	fp, r0
   83c58:	da58      	bge.n	83d0c <_realloc_r+0x28c>
   83c5a:	f01e 0f01 	tst.w	lr, #1
   83c5e:	f47f af3c 	bne.w	83ada <_realloc_r+0x5a>
   83c62:	f854 1c08 	ldr.w	r1, [r4, #-8]
   83c66:	eba9 0a01 	sub.w	sl, r9, r1
   83c6a:	f8da 1004 	ldr.w	r1, [sl, #4]
   83c6e:	f021 0103 	bic.w	r1, r1, #3
   83c72:	448b      	add	fp, r1
   83c74:	4558      	cmp	r0, fp
   83c76:	dcd3      	bgt.n	83c20 <_realloc_r+0x1a0>
   83c78:	4655      	mov	r5, sl
   83c7a:	f8da 100c 	ldr.w	r1, [sl, #12]
   83c7e:	f855 0f08 	ldr.w	r0, [r5, #8]!
   83c82:	1f3a      	subs	r2, r7, #4
   83c84:	2a24      	cmp	r2, #36	; 0x24
   83c86:	60c1      	str	r1, [r0, #12]
   83c88:	6088      	str	r0, [r1, #8]
   83c8a:	f200 808d 	bhi.w	83da8 <_realloc_r+0x328>
   83c8e:	2a13      	cmp	r2, #19
   83c90:	f240 8087 	bls.w	83da2 <_realloc_r+0x322>
   83c94:	6821      	ldr	r1, [r4, #0]
   83c96:	2a1b      	cmp	r2, #27
   83c98:	f8ca 1008 	str.w	r1, [sl, #8]
   83c9c:	6861      	ldr	r1, [r4, #4]
   83c9e:	f8ca 100c 	str.w	r1, [sl, #12]
   83ca2:	f200 8088 	bhi.w	83db6 <_realloc_r+0x336>
   83ca6:	f104 0108 	add.w	r1, r4, #8
   83caa:	f10a 0210 	add.w	r2, sl, #16
   83cae:	6808      	ldr	r0, [r1, #0]
   83cb0:	6010      	str	r0, [r2, #0]
   83cb2:	6848      	ldr	r0, [r1, #4]
   83cb4:	6050      	str	r0, [r2, #4]
   83cb6:	6889      	ldr	r1, [r1, #8]
   83cb8:	6091      	str	r1, [r2, #8]
   83cba:	ebab 0206 	sub.w	r2, fp, r6
   83cbe:	eb0a 0106 	add.w	r1, sl, r6
   83cc2:	f042 0201 	orr.w	r2, r2, #1
   83cc6:	6099      	str	r1, [r3, #8]
   83cc8:	604a      	str	r2, [r1, #4]
   83cca:	f8da 3004 	ldr.w	r3, [sl, #4]
   83cce:	4640      	mov	r0, r8
   83cd0:	f003 0301 	and.w	r3, r3, #1
   83cd4:	431e      	orrs	r6, r3
   83cd6:	f8ca 6004 	str.w	r6, [sl, #4]
   83cda:	f7ff fecb 	bl	83a74 <__malloc_unlock>
   83cde:	e742      	b.n	83b66 <_realloc_r+0xe6>
   83ce0:	6823      	ldr	r3, [r4, #0]
   83ce2:	2a1b      	cmp	r2, #27
   83ce4:	6003      	str	r3, [r0, #0]
   83ce6:	6863      	ldr	r3, [r4, #4]
   83ce8:	6043      	str	r3, [r0, #4]
   83cea:	d827      	bhi.n	83d3c <_realloc_r+0x2bc>
   83cec:	f100 0308 	add.w	r3, r0, #8
   83cf0:	f104 0208 	add.w	r2, r4, #8
   83cf4:	e70b      	b.n	83b0e <_realloc_r+0x8e>
   83cf6:	4620      	mov	r0, r4
   83cf8:	462a      	mov	r2, r5
   83cfa:	6801      	ldr	r1, [r0, #0]
   83cfc:	461f      	mov	r7, r3
   83cfe:	6011      	str	r1, [r2, #0]
   83d00:	6841      	ldr	r1, [r0, #4]
   83d02:	46d1      	mov	r9, sl
   83d04:	6051      	str	r1, [r2, #4]
   83d06:	6883      	ldr	r3, [r0, #8]
   83d08:	6093      	str	r3, [r2, #8]
   83d0a:	e719      	b.n	83b40 <_realloc_r+0xc0>
   83d0c:	ebab 0b06 	sub.w	fp, fp, r6
   83d10:	eb09 0106 	add.w	r1, r9, r6
   83d14:	f04b 0201 	orr.w	r2, fp, #1
   83d18:	6099      	str	r1, [r3, #8]
   83d1a:	604a      	str	r2, [r1, #4]
   83d1c:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83d20:	4640      	mov	r0, r8
   83d22:	f003 0301 	and.w	r3, r3, #1
   83d26:	431e      	orrs	r6, r3
   83d28:	f844 6c04 	str.w	r6, [r4, #-4]
   83d2c:	f7ff fea2 	bl	83a74 <__malloc_unlock>
   83d30:	4625      	mov	r5, r4
   83d32:	e718      	b.n	83b66 <_realloc_r+0xe6>
   83d34:	4621      	mov	r1, r4
   83d36:	f7ff fe33 	bl	839a0 <memmove>
   83d3a:	e6ee      	b.n	83b1a <_realloc_r+0x9a>
   83d3c:	68a3      	ldr	r3, [r4, #8]
   83d3e:	2a24      	cmp	r2, #36	; 0x24
   83d40:	6083      	str	r3, [r0, #8]
   83d42:	68e3      	ldr	r3, [r4, #12]
   83d44:	60c3      	str	r3, [r0, #12]
   83d46:	d018      	beq.n	83d7a <_realloc_r+0x2fa>
   83d48:	f100 0310 	add.w	r3, r0, #16
   83d4c:	f104 0210 	add.w	r2, r4, #16
   83d50:	e6dd      	b.n	83b0e <_realloc_r+0x8e>
   83d52:	f850 3c04 	ldr.w	r3, [r0, #-4]
   83d56:	4625      	mov	r5, r4
   83d58:	f023 0303 	bic.w	r3, r3, #3
   83d5c:	441f      	add	r7, r3
   83d5e:	e6ef      	b.n	83b40 <_realloc_r+0xc0>
   83d60:	68a1      	ldr	r1, [r4, #8]
   83d62:	2a24      	cmp	r2, #36	; 0x24
   83d64:	f8ca 1010 	str.w	r1, [sl, #16]
   83d68:	68e1      	ldr	r1, [r4, #12]
   83d6a:	f8ca 1014 	str.w	r1, [sl, #20]
   83d6e:	d00d      	beq.n	83d8c <_realloc_r+0x30c>
   83d70:	f104 0010 	add.w	r0, r4, #16
   83d74:	f10a 0218 	add.w	r2, sl, #24
   83d78:	e7bf      	b.n	83cfa <_realloc_r+0x27a>
   83d7a:	6922      	ldr	r2, [r4, #16]
   83d7c:	f100 0318 	add.w	r3, r0, #24
   83d80:	6102      	str	r2, [r0, #16]
   83d82:	6961      	ldr	r1, [r4, #20]
   83d84:	f104 0218 	add.w	r2, r4, #24
   83d88:	6141      	str	r1, [r0, #20]
   83d8a:	e6c0      	b.n	83b0e <_realloc_r+0x8e>
   83d8c:	6922      	ldr	r2, [r4, #16]
   83d8e:	f104 0018 	add.w	r0, r4, #24
   83d92:	f8ca 2018 	str.w	r2, [sl, #24]
   83d96:	6961      	ldr	r1, [r4, #20]
   83d98:	f10a 0220 	add.w	r2, sl, #32
   83d9c:	f8ca 101c 	str.w	r1, [sl, #28]
   83da0:	e7ab      	b.n	83cfa <_realloc_r+0x27a>
   83da2:	4621      	mov	r1, r4
   83da4:	462a      	mov	r2, r5
   83da6:	e782      	b.n	83cae <_realloc_r+0x22e>
   83da8:	4621      	mov	r1, r4
   83daa:	4628      	mov	r0, r5
   83dac:	9301      	str	r3, [sp, #4]
   83dae:	f7ff fdf7 	bl	839a0 <memmove>
   83db2:	9b01      	ldr	r3, [sp, #4]
   83db4:	e781      	b.n	83cba <_realloc_r+0x23a>
   83db6:	68a1      	ldr	r1, [r4, #8]
   83db8:	2a24      	cmp	r2, #36	; 0x24
   83dba:	f8ca 1010 	str.w	r1, [sl, #16]
   83dbe:	68e1      	ldr	r1, [r4, #12]
   83dc0:	f8ca 1014 	str.w	r1, [sl, #20]
   83dc4:	d006      	beq.n	83dd4 <_realloc_r+0x354>
   83dc6:	f104 0110 	add.w	r1, r4, #16
   83dca:	f10a 0218 	add.w	r2, sl, #24
   83dce:	e76e      	b.n	83cae <_realloc_r+0x22e>
   83dd0:	200706e0 	.word	0x200706e0
   83dd4:	6922      	ldr	r2, [r4, #16]
   83dd6:	f104 0118 	add.w	r1, r4, #24
   83dda:	f8ca 2018 	str.w	r2, [sl, #24]
   83dde:	6960      	ldr	r0, [r4, #20]
   83de0:	f10a 0220 	add.w	r2, sl, #32
   83de4:	f8ca 001c 	str.w	r0, [sl, #28]
   83de8:	e761      	b.n	83cae <_realloc_r+0x22e>
   83dea:	bf00      	nop

00083dec <_sbrk_r>:
   83dec:	b538      	push	{r3, r4, r5, lr}
   83dee:	2300      	movs	r3, #0
   83df0:	4c06      	ldr	r4, [pc, #24]	; (83e0c <_sbrk_r+0x20>)
   83df2:	4605      	mov	r5, r0
   83df4:	4608      	mov	r0, r1
   83df6:	6023      	str	r3, [r4, #0]
   83df8:	f7fc ff54 	bl	80ca4 <_sbrk>
   83dfc:	1c43      	adds	r3, r0, #1
   83dfe:	d000      	beq.n	83e02 <_sbrk_r+0x16>
   83e00:	bd38      	pop	{r3, r4, r5, pc}
   83e02:	6823      	ldr	r3, [r4, #0]
   83e04:	2b00      	cmp	r3, #0
   83e06:	d0fb      	beq.n	83e00 <_sbrk_r+0x14>
   83e08:	602b      	str	r3, [r5, #0]
   83e0a:	bd38      	pop	{r3, r4, r5, pc}
   83e0c:	20070c84 	.word	0x20070c84

00083e10 <__sread>:
   83e10:	b510      	push	{r4, lr}
   83e12:	460c      	mov	r4, r1
   83e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83e18:	f000 fa22 	bl	84260 <_read_r>
   83e1c:	2800      	cmp	r0, #0
   83e1e:	db03      	blt.n	83e28 <__sread+0x18>
   83e20:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83e22:	4403      	add	r3, r0
   83e24:	6523      	str	r3, [r4, #80]	; 0x50
   83e26:	bd10      	pop	{r4, pc}
   83e28:	89a3      	ldrh	r3, [r4, #12]
   83e2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83e2e:	81a3      	strh	r3, [r4, #12]
   83e30:	bd10      	pop	{r4, pc}
   83e32:	bf00      	nop

00083e34 <__swrite>:
   83e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83e38:	460c      	mov	r4, r1
   83e3a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   83e3e:	461f      	mov	r7, r3
   83e40:	05cb      	lsls	r3, r1, #23
   83e42:	4616      	mov	r6, r2
   83e44:	4605      	mov	r5, r0
   83e46:	d507      	bpl.n	83e58 <__swrite+0x24>
   83e48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83e4c:	2302      	movs	r3, #2
   83e4e:	2200      	movs	r2, #0
   83e50:	f000 f9f0 	bl	84234 <_lseek_r>
   83e54:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   83e58:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   83e5c:	81a1      	strh	r1, [r4, #12]
   83e5e:	463b      	mov	r3, r7
   83e60:	4632      	mov	r2, r6
   83e62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   83e66:	4628      	mov	r0, r5
   83e68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83e6c:	f000 b8d0 	b.w	84010 <_write_r>

00083e70 <__sseek>:
   83e70:	b510      	push	{r4, lr}
   83e72:	460c      	mov	r4, r1
   83e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83e78:	f000 f9dc 	bl	84234 <_lseek_r>
   83e7c:	89a3      	ldrh	r3, [r4, #12]
   83e7e:	1c42      	adds	r2, r0, #1
   83e80:	bf0e      	itee	eq
   83e82:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83e86:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   83e8a:	6520      	strne	r0, [r4, #80]	; 0x50
   83e8c:	81a3      	strh	r3, [r4, #12]
   83e8e:	bd10      	pop	{r4, pc}

00083e90 <__sclose>:
   83e90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83e94:	f000 b934 	b.w	84100 <_close_r>

00083e98 <strlen>:
   83e98:	f020 0103 	bic.w	r1, r0, #3
   83e9c:	f010 0003 	ands.w	r0, r0, #3
   83ea0:	f1c0 0000 	rsb	r0, r0, #0
   83ea4:	f851 3b04 	ldr.w	r3, [r1], #4
   83ea8:	f100 0c04 	add.w	ip, r0, #4
   83eac:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   83eb0:	f06f 0200 	mvn.w	r2, #0
   83eb4:	bf1c      	itt	ne
   83eb6:	fa22 f20c 	lsrne.w	r2, r2, ip
   83eba:	4313      	orrne	r3, r2
   83ebc:	f04f 0c01 	mov.w	ip, #1
   83ec0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   83ec4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   83ec8:	eba3 020c 	sub.w	r2, r3, ip
   83ecc:	ea22 0203 	bic.w	r2, r2, r3
   83ed0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   83ed4:	bf04      	itt	eq
   83ed6:	f851 3b04 	ldreq.w	r3, [r1], #4
   83eda:	3004      	addeq	r0, #4
   83edc:	d0f4      	beq.n	83ec8 <strlen+0x30>
   83ede:	f1c2 0100 	rsb	r1, r2, #0
   83ee2:	ea02 0201 	and.w	r2, r2, r1
   83ee6:	fab2 f282 	clz	r2, r2
   83eea:	f1c2 021f 	rsb	r2, r2, #31
   83eee:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   83ef2:	4770      	bx	lr

00083ef4 <__swbuf_r>:
   83ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83ef6:	460d      	mov	r5, r1
   83ef8:	4614      	mov	r4, r2
   83efa:	4606      	mov	r6, r0
   83efc:	b110      	cbz	r0, 83f04 <__swbuf_r+0x10>
   83efe:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83f00:	2b00      	cmp	r3, #0
   83f02:	d04b      	beq.n	83f9c <__swbuf_r+0xa8>
   83f04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83f08:	69a3      	ldr	r3, [r4, #24]
   83f0a:	b291      	uxth	r1, r2
   83f0c:	0708      	lsls	r0, r1, #28
   83f0e:	60a3      	str	r3, [r4, #8]
   83f10:	d539      	bpl.n	83f86 <__swbuf_r+0x92>
   83f12:	6923      	ldr	r3, [r4, #16]
   83f14:	2b00      	cmp	r3, #0
   83f16:	d036      	beq.n	83f86 <__swbuf_r+0x92>
   83f18:	b2ed      	uxtb	r5, r5
   83f1a:	0489      	lsls	r1, r1, #18
   83f1c:	462f      	mov	r7, r5
   83f1e:	d515      	bpl.n	83f4c <__swbuf_r+0x58>
   83f20:	6822      	ldr	r2, [r4, #0]
   83f22:	6961      	ldr	r1, [r4, #20]
   83f24:	1ad3      	subs	r3, r2, r3
   83f26:	428b      	cmp	r3, r1
   83f28:	da1c      	bge.n	83f64 <__swbuf_r+0x70>
   83f2a:	3301      	adds	r3, #1
   83f2c:	68a1      	ldr	r1, [r4, #8]
   83f2e:	1c50      	adds	r0, r2, #1
   83f30:	3901      	subs	r1, #1
   83f32:	60a1      	str	r1, [r4, #8]
   83f34:	6020      	str	r0, [r4, #0]
   83f36:	7015      	strb	r5, [r2, #0]
   83f38:	6962      	ldr	r2, [r4, #20]
   83f3a:	429a      	cmp	r2, r3
   83f3c:	d01a      	beq.n	83f74 <__swbuf_r+0x80>
   83f3e:	89a3      	ldrh	r3, [r4, #12]
   83f40:	07db      	lsls	r3, r3, #31
   83f42:	d501      	bpl.n	83f48 <__swbuf_r+0x54>
   83f44:	2d0a      	cmp	r5, #10
   83f46:	d015      	beq.n	83f74 <__swbuf_r+0x80>
   83f48:	4638      	mov	r0, r7
   83f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83f4c:	6e61      	ldr	r1, [r4, #100]	; 0x64
   83f4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83f52:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   83f56:	81a2      	strh	r2, [r4, #12]
   83f58:	6822      	ldr	r2, [r4, #0]
   83f5a:	6661      	str	r1, [r4, #100]	; 0x64
   83f5c:	6961      	ldr	r1, [r4, #20]
   83f5e:	1ad3      	subs	r3, r2, r3
   83f60:	428b      	cmp	r3, r1
   83f62:	dbe2      	blt.n	83f2a <__swbuf_r+0x36>
   83f64:	4621      	mov	r1, r4
   83f66:	4630      	mov	r0, r6
   83f68:	f7fe fd0a 	bl	82980 <_fflush_r>
   83f6c:	b940      	cbnz	r0, 83f80 <__swbuf_r+0x8c>
   83f6e:	2301      	movs	r3, #1
   83f70:	6822      	ldr	r2, [r4, #0]
   83f72:	e7db      	b.n	83f2c <__swbuf_r+0x38>
   83f74:	4621      	mov	r1, r4
   83f76:	4630      	mov	r0, r6
   83f78:	f7fe fd02 	bl	82980 <_fflush_r>
   83f7c:	2800      	cmp	r0, #0
   83f7e:	d0e3      	beq.n	83f48 <__swbuf_r+0x54>
   83f80:	f04f 37ff 	mov.w	r7, #4294967295
   83f84:	e7e0      	b.n	83f48 <__swbuf_r+0x54>
   83f86:	4621      	mov	r1, r4
   83f88:	4630      	mov	r0, r6
   83f8a:	f7fe fbe9 	bl	82760 <__swsetup_r>
   83f8e:	2800      	cmp	r0, #0
   83f90:	d1f6      	bne.n	83f80 <__swbuf_r+0x8c>
   83f92:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   83f96:	6923      	ldr	r3, [r4, #16]
   83f98:	b291      	uxth	r1, r2
   83f9a:	e7bd      	b.n	83f18 <__swbuf_r+0x24>
   83f9c:	f7fe fd48 	bl	82a30 <__sinit>
   83fa0:	e7b0      	b.n	83f04 <__swbuf_r+0x10>
   83fa2:	bf00      	nop

00083fa4 <_wcrtomb_r>:
   83fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
   83fa6:	4606      	mov	r6, r0
   83fa8:	b085      	sub	sp, #20
   83faa:	461f      	mov	r7, r3
   83fac:	b189      	cbz	r1, 83fd2 <_wcrtomb_r+0x2e>
   83fae:	4c10      	ldr	r4, [pc, #64]	; (83ff0 <_wcrtomb_r+0x4c>)
   83fb0:	4d10      	ldr	r5, [pc, #64]	; (83ff4 <_wcrtomb_r+0x50>)
   83fb2:	6824      	ldr	r4, [r4, #0]
   83fb4:	6b64      	ldr	r4, [r4, #52]	; 0x34
   83fb6:	2c00      	cmp	r4, #0
   83fb8:	bf08      	it	eq
   83fba:	462c      	moveq	r4, r5
   83fbc:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83fc0:	47a0      	blx	r4
   83fc2:	1c43      	adds	r3, r0, #1
   83fc4:	d103      	bne.n	83fce <_wcrtomb_r+0x2a>
   83fc6:	2200      	movs	r2, #0
   83fc8:	238a      	movs	r3, #138	; 0x8a
   83fca:	603a      	str	r2, [r7, #0]
   83fcc:	6033      	str	r3, [r6, #0]
   83fce:	b005      	add	sp, #20
   83fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83fd2:	460c      	mov	r4, r1
   83fd4:	4a06      	ldr	r2, [pc, #24]	; (83ff0 <_wcrtomb_r+0x4c>)
   83fd6:	4d07      	ldr	r5, [pc, #28]	; (83ff4 <_wcrtomb_r+0x50>)
   83fd8:	6811      	ldr	r1, [r2, #0]
   83fda:	4622      	mov	r2, r4
   83fdc:	6b4c      	ldr	r4, [r1, #52]	; 0x34
   83fde:	a901      	add	r1, sp, #4
   83fe0:	2c00      	cmp	r4, #0
   83fe2:	bf08      	it	eq
   83fe4:	462c      	moveq	r4, r5
   83fe6:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
   83fea:	47a0      	blx	r4
   83fec:	e7e9      	b.n	83fc2 <_wcrtomb_r+0x1e>
   83fee:	bf00      	nop
   83ff0:	20070140 	.word	0x20070140
   83ff4:	20070574 	.word	0x20070574

00083ff8 <__ascii_wctomb>:
   83ff8:	b119      	cbz	r1, 84002 <__ascii_wctomb+0xa>
   83ffa:	2aff      	cmp	r2, #255	; 0xff
   83ffc:	d803      	bhi.n	84006 <__ascii_wctomb+0xe>
   83ffe:	700a      	strb	r2, [r1, #0]
   84000:	2101      	movs	r1, #1
   84002:	4608      	mov	r0, r1
   84004:	4770      	bx	lr
   84006:	238a      	movs	r3, #138	; 0x8a
   84008:	f04f 31ff 	mov.w	r1, #4294967295
   8400c:	6003      	str	r3, [r0, #0]
   8400e:	e7f8      	b.n	84002 <__ascii_wctomb+0xa>

00084010 <_write_r>:
   84010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84012:	460e      	mov	r6, r1
   84014:	2500      	movs	r5, #0
   84016:	4c08      	ldr	r4, [pc, #32]	; (84038 <_write_r+0x28>)
   84018:	4611      	mov	r1, r2
   8401a:	4607      	mov	r7, r0
   8401c:	461a      	mov	r2, r3
   8401e:	4630      	mov	r0, r6
   84020:	6025      	str	r5, [r4, #0]
   84022:	f7fc fa1d 	bl	80460 <_write>
   84026:	1c43      	adds	r3, r0, #1
   84028:	d000      	beq.n	8402c <_write_r+0x1c>
   8402a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8402c:	6823      	ldr	r3, [r4, #0]
   8402e:	2b00      	cmp	r3, #0
   84030:	d0fb      	beq.n	8402a <_write_r+0x1a>
   84032:	603b      	str	r3, [r7, #0]
   84034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84036:	bf00      	nop
   84038:	20070c84 	.word	0x20070c84

0008403c <__register_exitproc>:
   8403c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   84040:	4d2c      	ldr	r5, [pc, #176]	; (840f4 <__register_exitproc+0xb8>)
   84042:	4606      	mov	r6, r0
   84044:	6828      	ldr	r0, [r5, #0]
   84046:	4698      	mov	r8, r3
   84048:	460f      	mov	r7, r1
   8404a:	4691      	mov	r9, r2
   8404c:	f7ff f8b0 	bl	831b0 <__retarget_lock_acquire_recursive>
   84050:	4b29      	ldr	r3, [pc, #164]	; (840f8 <__register_exitproc+0xbc>)
   84052:	681c      	ldr	r4, [r3, #0]
   84054:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   84058:	2b00      	cmp	r3, #0
   8405a:	d03e      	beq.n	840da <__register_exitproc+0x9e>
   8405c:	685a      	ldr	r2, [r3, #4]
   8405e:	2a1f      	cmp	r2, #31
   84060:	dc1c      	bgt.n	8409c <__register_exitproc+0x60>
   84062:	f102 0e01 	add.w	lr, r2, #1
   84066:	b176      	cbz	r6, 84086 <__register_exitproc+0x4a>
   84068:	2101      	movs	r1, #1
   8406a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8406e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   84072:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   84076:	4091      	lsls	r1, r2
   84078:	4308      	orrs	r0, r1
   8407a:	2e02      	cmp	r6, #2
   8407c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   84080:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   84084:	d023      	beq.n	840ce <__register_exitproc+0x92>
   84086:	3202      	adds	r2, #2
   84088:	f8c3 e004 	str.w	lr, [r3, #4]
   8408c:	6828      	ldr	r0, [r5, #0]
   8408e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   84092:	f7ff f88f 	bl	831b4 <__retarget_lock_release_recursive>
   84096:	2000      	movs	r0, #0
   84098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8409c:	4b17      	ldr	r3, [pc, #92]	; (840fc <__register_exitproc+0xc0>)
   8409e:	b30b      	cbz	r3, 840e4 <__register_exitproc+0xa8>
   840a0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   840a4:	f7ff f900 	bl	832a8 <malloc>
   840a8:	4603      	mov	r3, r0
   840aa:	b1d8      	cbz	r0, 840e4 <__register_exitproc+0xa8>
   840ac:	2000      	movs	r0, #0
   840ae:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   840b2:	f04f 0e01 	mov.w	lr, #1
   840b6:	6058      	str	r0, [r3, #4]
   840b8:	6019      	str	r1, [r3, #0]
   840ba:	4602      	mov	r2, r0
   840bc:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   840c0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   840c4:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   840c8:	2e00      	cmp	r6, #0
   840ca:	d0dc      	beq.n	84086 <__register_exitproc+0x4a>
   840cc:	e7cc      	b.n	84068 <__register_exitproc+0x2c>
   840ce:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   840d2:	4301      	orrs	r1, r0
   840d4:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   840d8:	e7d5      	b.n	84086 <__register_exitproc+0x4a>
   840da:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   840de:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   840e2:	e7bb      	b.n	8405c <__register_exitproc+0x20>
   840e4:	6828      	ldr	r0, [r5, #0]
   840e6:	f7ff f865 	bl	831b4 <__retarget_lock_release_recursive>
   840ea:	f04f 30ff 	mov.w	r0, #4294967295
   840ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   840f2:	bf00      	nop
   840f4:	20070570 	.word	0x20070570
   840f8:	000845bc 	.word	0x000845bc
   840fc:	000832a9 	.word	0x000832a9

00084100 <_close_r>:
   84100:	b538      	push	{r3, r4, r5, lr}
   84102:	2300      	movs	r3, #0
   84104:	4c06      	ldr	r4, [pc, #24]	; (84120 <_close_r+0x20>)
   84106:	4605      	mov	r5, r0
   84108:	4608      	mov	r0, r1
   8410a:	6023      	str	r3, [r4, #0]
   8410c:	f7fc fde6 	bl	80cdc <_close>
   84110:	1c43      	adds	r3, r0, #1
   84112:	d000      	beq.n	84116 <_close_r+0x16>
   84114:	bd38      	pop	{r3, r4, r5, pc}
   84116:	6823      	ldr	r3, [r4, #0]
   84118:	2b00      	cmp	r3, #0
   8411a:	d0fb      	beq.n	84114 <_close_r+0x14>
   8411c:	602b      	str	r3, [r5, #0]
   8411e:	bd38      	pop	{r3, r4, r5, pc}
   84120:	20070c84 	.word	0x20070c84

00084124 <_fclose_r>:
   84124:	b570      	push	{r4, r5, r6, lr}
   84126:	b159      	cbz	r1, 84140 <_fclose_r+0x1c>
   84128:	4605      	mov	r5, r0
   8412a:	460c      	mov	r4, r1
   8412c:	b110      	cbz	r0, 84134 <_fclose_r+0x10>
   8412e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84130:	2b00      	cmp	r3, #0
   84132:	d03c      	beq.n	841ae <_fclose_r+0x8a>
   84134:	6e63      	ldr	r3, [r4, #100]	; 0x64
   84136:	07d8      	lsls	r0, r3, #31
   84138:	d505      	bpl.n	84146 <_fclose_r+0x22>
   8413a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8413e:	b92b      	cbnz	r3, 8414c <_fclose_r+0x28>
   84140:	2600      	movs	r6, #0
   84142:	4630      	mov	r0, r6
   84144:	bd70      	pop	{r4, r5, r6, pc}
   84146:	89a3      	ldrh	r3, [r4, #12]
   84148:	0599      	lsls	r1, r3, #22
   8414a:	d53c      	bpl.n	841c6 <_fclose_r+0xa2>
   8414c:	4621      	mov	r1, r4
   8414e:	4628      	mov	r0, r5
   84150:	f7fe fb7a 	bl	82848 <__sflush_r>
   84154:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   84156:	4606      	mov	r6, r0
   84158:	b133      	cbz	r3, 84168 <_fclose_r+0x44>
   8415a:	69e1      	ldr	r1, [r4, #28]
   8415c:	4628      	mov	r0, r5
   8415e:	4798      	blx	r3
   84160:	2800      	cmp	r0, #0
   84162:	bfb8      	it	lt
   84164:	f04f 36ff 	movlt.w	r6, #4294967295
   84168:	89a3      	ldrh	r3, [r4, #12]
   8416a:	061a      	lsls	r2, r3, #24
   8416c:	d422      	bmi.n	841b4 <_fclose_r+0x90>
   8416e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84170:	b141      	cbz	r1, 84184 <_fclose_r+0x60>
   84172:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84176:	4299      	cmp	r1, r3
   84178:	d002      	beq.n	84180 <_fclose_r+0x5c>
   8417a:	4628      	mov	r0, r5
   8417c:	f7fe fd7e 	bl	82c7c <_free_r>
   84180:	2300      	movs	r3, #0
   84182:	6323      	str	r3, [r4, #48]	; 0x30
   84184:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84186:	b121      	cbz	r1, 84192 <_fclose_r+0x6e>
   84188:	4628      	mov	r0, r5
   8418a:	f7fe fd77 	bl	82c7c <_free_r>
   8418e:	2300      	movs	r3, #0
   84190:	6463      	str	r3, [r4, #68]	; 0x44
   84192:	f7fe fc7d 	bl	82a90 <__sfp_lock_acquire>
   84196:	2200      	movs	r2, #0
   84198:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8419a:	81a2      	strh	r2, [r4, #12]
   8419c:	07db      	lsls	r3, r3, #31
   8419e:	d50e      	bpl.n	841be <_fclose_r+0x9a>
   841a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   841a2:	f7ff f803 	bl	831ac <__retarget_lock_close_recursive>
   841a6:	f7fe fc79 	bl	82a9c <__sfp_lock_release>
   841aa:	4630      	mov	r0, r6
   841ac:	bd70      	pop	{r4, r5, r6, pc}
   841ae:	f7fe fc3f 	bl	82a30 <__sinit>
   841b2:	e7bf      	b.n	84134 <_fclose_r+0x10>
   841b4:	6921      	ldr	r1, [r4, #16]
   841b6:	4628      	mov	r0, r5
   841b8:	f7fe fd60 	bl	82c7c <_free_r>
   841bc:	e7d7      	b.n	8416e <_fclose_r+0x4a>
   841be:	6da0      	ldr	r0, [r4, #88]	; 0x58
   841c0:	f7fe fff8 	bl	831b4 <__retarget_lock_release_recursive>
   841c4:	e7ec      	b.n	841a0 <_fclose_r+0x7c>
   841c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
   841c8:	f7fe fff2 	bl	831b0 <__retarget_lock_acquire_recursive>
   841cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   841d0:	2b00      	cmp	r3, #0
   841d2:	d1bb      	bne.n	8414c <_fclose_r+0x28>
   841d4:	6e66      	ldr	r6, [r4, #100]	; 0x64
   841d6:	f016 0601 	ands.w	r6, r6, #1
   841da:	d1b1      	bne.n	84140 <_fclose_r+0x1c>
   841dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
   841de:	f7fe ffe9 	bl	831b4 <__retarget_lock_release_recursive>
   841e2:	4630      	mov	r0, r6
   841e4:	bd70      	pop	{r4, r5, r6, pc}
   841e6:	bf00      	nop

000841e8 <_fstat_r>:
   841e8:	b570      	push	{r4, r5, r6, lr}
   841ea:	460d      	mov	r5, r1
   841ec:	2300      	movs	r3, #0
   841ee:	4c07      	ldr	r4, [pc, #28]	; (8420c <_fstat_r+0x24>)
   841f0:	4606      	mov	r6, r0
   841f2:	4611      	mov	r1, r2
   841f4:	4628      	mov	r0, r5
   841f6:	6023      	str	r3, [r4, #0]
   841f8:	f7fc fd73 	bl	80ce2 <_fstat>
   841fc:	1c43      	adds	r3, r0, #1
   841fe:	d000      	beq.n	84202 <_fstat_r+0x1a>
   84200:	bd70      	pop	{r4, r5, r6, pc}
   84202:	6823      	ldr	r3, [r4, #0]
   84204:	2b00      	cmp	r3, #0
   84206:	d0fb      	beq.n	84200 <_fstat_r+0x18>
   84208:	6033      	str	r3, [r6, #0]
   8420a:	bd70      	pop	{r4, r5, r6, pc}
   8420c:	20070c84 	.word	0x20070c84

00084210 <_isatty_r>:
   84210:	b538      	push	{r3, r4, r5, lr}
   84212:	2300      	movs	r3, #0
   84214:	4c06      	ldr	r4, [pc, #24]	; (84230 <_isatty_r+0x20>)
   84216:	4605      	mov	r5, r0
   84218:	4608      	mov	r0, r1
   8421a:	6023      	str	r3, [r4, #0]
   8421c:	f7fc fd66 	bl	80cec <_isatty>
   84220:	1c43      	adds	r3, r0, #1
   84222:	d000      	beq.n	84226 <_isatty_r+0x16>
   84224:	bd38      	pop	{r3, r4, r5, pc}
   84226:	6823      	ldr	r3, [r4, #0]
   84228:	2b00      	cmp	r3, #0
   8422a:	d0fb      	beq.n	84224 <_isatty_r+0x14>
   8422c:	602b      	str	r3, [r5, #0]
   8422e:	bd38      	pop	{r3, r4, r5, pc}
   84230:	20070c84 	.word	0x20070c84

00084234 <_lseek_r>:
   84234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84236:	460e      	mov	r6, r1
   84238:	2500      	movs	r5, #0
   8423a:	4c08      	ldr	r4, [pc, #32]	; (8425c <_lseek_r+0x28>)
   8423c:	4611      	mov	r1, r2
   8423e:	4607      	mov	r7, r0
   84240:	461a      	mov	r2, r3
   84242:	4630      	mov	r0, r6
   84244:	6025      	str	r5, [r4, #0]
   84246:	f7fc fd53 	bl	80cf0 <_lseek>
   8424a:	1c43      	adds	r3, r0, #1
   8424c:	d000      	beq.n	84250 <_lseek_r+0x1c>
   8424e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84250:	6823      	ldr	r3, [r4, #0]
   84252:	2b00      	cmp	r3, #0
   84254:	d0fb      	beq.n	8424e <_lseek_r+0x1a>
   84256:	603b      	str	r3, [r7, #0]
   84258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8425a:	bf00      	nop
   8425c:	20070c84 	.word	0x20070c84

00084260 <_read_r>:
   84260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84262:	460e      	mov	r6, r1
   84264:	2500      	movs	r5, #0
   84266:	4c08      	ldr	r4, [pc, #32]	; (84288 <_read_r+0x28>)
   84268:	4611      	mov	r1, r2
   8426a:	4607      	mov	r7, r0
   8426c:	461a      	mov	r2, r3
   8426e:	4630      	mov	r0, r6
   84270:	6025      	str	r5, [r4, #0]
   84272:	f7fc f891 	bl	80398 <_read>
   84276:	1c43      	adds	r3, r0, #1
   84278:	d000      	beq.n	8427c <_read_r+0x1c>
   8427a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8427c:	6823      	ldr	r3, [r4, #0]
   8427e:	2b00      	cmp	r3, #0
   84280:	d0fb      	beq.n	8427a <_read_r+0x1a>
   84282:	603b      	str	r3, [r7, #0]
   84284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84286:	bf00      	nop
   84288:	20070c84 	.word	0x20070c84

0008428c <__aeabi_uldivmod>:
   8428c:	b953      	cbnz	r3, 842a4 <__aeabi_uldivmod+0x18>
   8428e:	b94a      	cbnz	r2, 842a4 <__aeabi_uldivmod+0x18>
   84290:	2900      	cmp	r1, #0
   84292:	bf08      	it	eq
   84294:	2800      	cmpeq	r0, #0
   84296:	bf1c      	itt	ne
   84298:	f04f 31ff 	movne.w	r1, #4294967295
   8429c:	f04f 30ff 	movne.w	r0, #4294967295
   842a0:	f000 b97a 	b.w	84598 <__aeabi_idiv0>
   842a4:	f1ad 0c08 	sub.w	ip, sp, #8
   842a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   842ac:	f000 f806 	bl	842bc <__udivmoddi4>
   842b0:	f8dd e004 	ldr.w	lr, [sp, #4]
   842b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   842b8:	b004      	add	sp, #16
   842ba:	4770      	bx	lr

000842bc <__udivmoddi4>:
   842bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   842c0:	468c      	mov	ip, r1
   842c2:	460e      	mov	r6, r1
   842c4:	4604      	mov	r4, r0
   842c6:	9d08      	ldr	r5, [sp, #32]
   842c8:	2b00      	cmp	r3, #0
   842ca:	d150      	bne.n	8436e <__udivmoddi4+0xb2>
   842cc:	428a      	cmp	r2, r1
   842ce:	4617      	mov	r7, r2
   842d0:	d96c      	bls.n	843ac <__udivmoddi4+0xf0>
   842d2:	fab2 fe82 	clz	lr, r2
   842d6:	f1be 0f00 	cmp.w	lr, #0
   842da:	d00b      	beq.n	842f4 <__udivmoddi4+0x38>
   842dc:	f1ce 0c20 	rsb	ip, lr, #32
   842e0:	fa01 f60e 	lsl.w	r6, r1, lr
   842e4:	fa20 fc0c 	lsr.w	ip, r0, ip
   842e8:	fa02 f70e 	lsl.w	r7, r2, lr
   842ec:	ea4c 0c06 	orr.w	ip, ip, r6
   842f0:	fa00 f40e 	lsl.w	r4, r0, lr
   842f4:	0c3a      	lsrs	r2, r7, #16
   842f6:	fbbc f9f2 	udiv	r9, ip, r2
   842fa:	b2bb      	uxth	r3, r7
   842fc:	fb02 cc19 	mls	ip, r2, r9, ip
   84300:	fb09 fa03 	mul.w	sl, r9, r3
   84304:	ea4f 4814 	mov.w	r8, r4, lsr #16
   84308:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
   8430c:	45b2      	cmp	sl, r6
   8430e:	d90a      	bls.n	84326 <__udivmoddi4+0x6a>
   84310:	19f6      	adds	r6, r6, r7
   84312:	f109 31ff 	add.w	r1, r9, #4294967295
   84316:	f080 8125 	bcs.w	84564 <__udivmoddi4+0x2a8>
   8431a:	45b2      	cmp	sl, r6
   8431c:	f240 8122 	bls.w	84564 <__udivmoddi4+0x2a8>
   84320:	f1a9 0902 	sub.w	r9, r9, #2
   84324:	443e      	add	r6, r7
   84326:	eba6 060a 	sub.w	r6, r6, sl
   8432a:	fbb6 f0f2 	udiv	r0, r6, r2
   8432e:	fb02 6610 	mls	r6, r2, r0, r6
   84332:	fb00 f303 	mul.w	r3, r0, r3
   84336:	b2a4      	uxth	r4, r4
   84338:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8433c:	42a3      	cmp	r3, r4
   8433e:	d909      	bls.n	84354 <__udivmoddi4+0x98>
   84340:	19e4      	adds	r4, r4, r7
   84342:	f100 32ff 	add.w	r2, r0, #4294967295
   84346:	f080 810b 	bcs.w	84560 <__udivmoddi4+0x2a4>
   8434a:	42a3      	cmp	r3, r4
   8434c:	f240 8108 	bls.w	84560 <__udivmoddi4+0x2a4>
   84350:	3802      	subs	r0, #2
   84352:	443c      	add	r4, r7
   84354:	2100      	movs	r1, #0
   84356:	1ae4      	subs	r4, r4, r3
   84358:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   8435c:	2d00      	cmp	r5, #0
   8435e:	d062      	beq.n	84426 <__udivmoddi4+0x16a>
   84360:	2300      	movs	r3, #0
   84362:	fa24 f40e 	lsr.w	r4, r4, lr
   84366:	602c      	str	r4, [r5, #0]
   84368:	606b      	str	r3, [r5, #4]
   8436a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8436e:	428b      	cmp	r3, r1
   84370:	d907      	bls.n	84382 <__udivmoddi4+0xc6>
   84372:	2d00      	cmp	r5, #0
   84374:	d055      	beq.n	84422 <__udivmoddi4+0x166>
   84376:	2100      	movs	r1, #0
   84378:	e885 0041 	stmia.w	r5, {r0, r6}
   8437c:	4608      	mov	r0, r1
   8437e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84382:	fab3 f183 	clz	r1, r3
   84386:	2900      	cmp	r1, #0
   84388:	f040 808f 	bne.w	844aa <__udivmoddi4+0x1ee>
   8438c:	42b3      	cmp	r3, r6
   8438e:	d302      	bcc.n	84396 <__udivmoddi4+0xda>
   84390:	4282      	cmp	r2, r0
   84392:	f200 80fc 	bhi.w	8458e <__udivmoddi4+0x2d2>
   84396:	1a84      	subs	r4, r0, r2
   84398:	eb66 0603 	sbc.w	r6, r6, r3
   8439c:	2001      	movs	r0, #1
   8439e:	46b4      	mov	ip, r6
   843a0:	2d00      	cmp	r5, #0
   843a2:	d040      	beq.n	84426 <__udivmoddi4+0x16a>
   843a4:	e885 1010 	stmia.w	r5, {r4, ip}
   843a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   843ac:	b912      	cbnz	r2, 843b4 <__udivmoddi4+0xf8>
   843ae:	2701      	movs	r7, #1
   843b0:	fbb7 f7f2 	udiv	r7, r7, r2
   843b4:	fab7 fe87 	clz	lr, r7
   843b8:	f1be 0f00 	cmp.w	lr, #0
   843bc:	d135      	bne.n	8442a <__udivmoddi4+0x16e>
   843be:	2101      	movs	r1, #1
   843c0:	1bf6      	subs	r6, r6, r7
   843c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   843c6:	fa1f f887 	uxth.w	r8, r7
   843ca:	fbb6 f2fc 	udiv	r2, r6, ip
   843ce:	fb0c 6612 	mls	r6, ip, r2, r6
   843d2:	fb08 f002 	mul.w	r0, r8, r2
   843d6:	0c23      	lsrs	r3, r4, #16
   843d8:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
   843dc:	42b0      	cmp	r0, r6
   843de:	d907      	bls.n	843f0 <__udivmoddi4+0x134>
   843e0:	19f6      	adds	r6, r6, r7
   843e2:	f102 33ff 	add.w	r3, r2, #4294967295
   843e6:	d202      	bcs.n	843ee <__udivmoddi4+0x132>
   843e8:	42b0      	cmp	r0, r6
   843ea:	f200 80d2 	bhi.w	84592 <__udivmoddi4+0x2d6>
   843ee:	461a      	mov	r2, r3
   843f0:	1a36      	subs	r6, r6, r0
   843f2:	fbb6 f0fc 	udiv	r0, r6, ip
   843f6:	fb0c 6610 	mls	r6, ip, r0, r6
   843fa:	fb08 f800 	mul.w	r8, r8, r0
   843fe:	b2a3      	uxth	r3, r4
   84400:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
   84404:	45a0      	cmp	r8, r4
   84406:	d907      	bls.n	84418 <__udivmoddi4+0x15c>
   84408:	19e4      	adds	r4, r4, r7
   8440a:	f100 33ff 	add.w	r3, r0, #4294967295
   8440e:	d202      	bcs.n	84416 <__udivmoddi4+0x15a>
   84410:	45a0      	cmp	r8, r4
   84412:	f200 80b9 	bhi.w	84588 <__udivmoddi4+0x2cc>
   84416:	4618      	mov	r0, r3
   84418:	eba4 0408 	sub.w	r4, r4, r8
   8441c:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
   84420:	e79c      	b.n	8435c <__udivmoddi4+0xa0>
   84422:	4629      	mov	r1, r5
   84424:	4628      	mov	r0, r5
   84426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8442a:	fa07 f70e 	lsl.w	r7, r7, lr
   8442e:	f1ce 0320 	rsb	r3, lr, #32
   84432:	fa26 f203 	lsr.w	r2, r6, r3
   84436:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   8443a:	fbb2 f1fc 	udiv	r1, r2, ip
   8443e:	fa1f f887 	uxth.w	r8, r7
   84442:	fb0c 2211 	mls	r2, ip, r1, r2
   84446:	fa06 f60e 	lsl.w	r6, r6, lr
   8444a:	fa20 f303 	lsr.w	r3, r0, r3
   8444e:	fb01 f908 	mul.w	r9, r1, r8
   84452:	4333      	orrs	r3, r6
   84454:	0c1e      	lsrs	r6, r3, #16
   84456:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   8445a:	45b1      	cmp	r9, r6
   8445c:	fa00 f40e 	lsl.w	r4, r0, lr
   84460:	d909      	bls.n	84476 <__udivmoddi4+0x1ba>
   84462:	19f6      	adds	r6, r6, r7
   84464:	f101 32ff 	add.w	r2, r1, #4294967295
   84468:	f080 808c 	bcs.w	84584 <__udivmoddi4+0x2c8>
   8446c:	45b1      	cmp	r9, r6
   8446e:	f240 8089 	bls.w	84584 <__udivmoddi4+0x2c8>
   84472:	3902      	subs	r1, #2
   84474:	443e      	add	r6, r7
   84476:	eba6 0609 	sub.w	r6, r6, r9
   8447a:	fbb6 f0fc 	udiv	r0, r6, ip
   8447e:	fb0c 6210 	mls	r2, ip, r0, r6
   84482:	fb00 f908 	mul.w	r9, r0, r8
   84486:	b29e      	uxth	r6, r3
   84488:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
   8448c:	45b1      	cmp	r9, r6
   8448e:	d907      	bls.n	844a0 <__udivmoddi4+0x1e4>
   84490:	19f6      	adds	r6, r6, r7
   84492:	f100 33ff 	add.w	r3, r0, #4294967295
   84496:	d271      	bcs.n	8457c <__udivmoddi4+0x2c0>
   84498:	45b1      	cmp	r9, r6
   8449a:	d96f      	bls.n	8457c <__udivmoddi4+0x2c0>
   8449c:	3802      	subs	r0, #2
   8449e:	443e      	add	r6, r7
   844a0:	eba6 0609 	sub.w	r6, r6, r9
   844a4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
   844a8:	e78f      	b.n	843ca <__udivmoddi4+0x10e>
   844aa:	f1c1 0720 	rsb	r7, r1, #32
   844ae:	fa22 f807 	lsr.w	r8, r2, r7
   844b2:	408b      	lsls	r3, r1
   844b4:	ea48 0303 	orr.w	r3, r8, r3
   844b8:	fa26 f407 	lsr.w	r4, r6, r7
   844bc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   844c0:	fbb4 f9fe 	udiv	r9, r4, lr
   844c4:	fa1f fc83 	uxth.w	ip, r3
   844c8:	fb0e 4419 	mls	r4, lr, r9, r4
   844cc:	408e      	lsls	r6, r1
   844ce:	fa20 f807 	lsr.w	r8, r0, r7
   844d2:	fb09 fa0c 	mul.w	sl, r9, ip
   844d6:	ea48 0806 	orr.w	r8, r8, r6
   844da:	ea4f 4618 	mov.w	r6, r8, lsr #16
   844de:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
   844e2:	45a2      	cmp	sl, r4
   844e4:	fa02 f201 	lsl.w	r2, r2, r1
   844e8:	fa00 f601 	lsl.w	r6, r0, r1
   844ec:	d908      	bls.n	84500 <__udivmoddi4+0x244>
   844ee:	18e4      	adds	r4, r4, r3
   844f0:	f109 30ff 	add.w	r0, r9, #4294967295
   844f4:	d244      	bcs.n	84580 <__udivmoddi4+0x2c4>
   844f6:	45a2      	cmp	sl, r4
   844f8:	d942      	bls.n	84580 <__udivmoddi4+0x2c4>
   844fa:	f1a9 0902 	sub.w	r9, r9, #2
   844fe:	441c      	add	r4, r3
   84500:	eba4 040a 	sub.w	r4, r4, sl
   84504:	fbb4 f0fe 	udiv	r0, r4, lr
   84508:	fb0e 4410 	mls	r4, lr, r0, r4
   8450c:	fb00 fc0c 	mul.w	ip, r0, ip
   84510:	fa1f f888 	uxth.w	r8, r8
   84514:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
   84518:	45a4      	cmp	ip, r4
   8451a:	d907      	bls.n	8452c <__udivmoddi4+0x270>
   8451c:	18e4      	adds	r4, r4, r3
   8451e:	f100 3eff 	add.w	lr, r0, #4294967295
   84522:	d229      	bcs.n	84578 <__udivmoddi4+0x2bc>
   84524:	45a4      	cmp	ip, r4
   84526:	d927      	bls.n	84578 <__udivmoddi4+0x2bc>
   84528:	3802      	subs	r0, #2
   8452a:	441c      	add	r4, r3
   8452c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   84530:	fba0 8902 	umull	r8, r9, r0, r2
   84534:	eba4 0c0c 	sub.w	ip, r4, ip
   84538:	45cc      	cmp	ip, r9
   8453a:	46c2      	mov	sl, r8
   8453c:	46ce      	mov	lr, r9
   8453e:	d315      	bcc.n	8456c <__udivmoddi4+0x2b0>
   84540:	d012      	beq.n	84568 <__udivmoddi4+0x2ac>
   84542:	b155      	cbz	r5, 8455a <__udivmoddi4+0x29e>
   84544:	ebb6 030a 	subs.w	r3, r6, sl
   84548:	eb6c 060e 	sbc.w	r6, ip, lr
   8454c:	fa06 f707 	lsl.w	r7, r6, r7
   84550:	40cb      	lsrs	r3, r1
   84552:	431f      	orrs	r7, r3
   84554:	40ce      	lsrs	r6, r1
   84556:	602f      	str	r7, [r5, #0]
   84558:	606e      	str	r6, [r5, #4]
   8455a:	2100      	movs	r1, #0
   8455c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84560:	4610      	mov	r0, r2
   84562:	e6f7      	b.n	84354 <__udivmoddi4+0x98>
   84564:	4689      	mov	r9, r1
   84566:	e6de      	b.n	84326 <__udivmoddi4+0x6a>
   84568:	4546      	cmp	r6, r8
   8456a:	d2ea      	bcs.n	84542 <__udivmoddi4+0x286>
   8456c:	ebb8 0a02 	subs.w	sl, r8, r2
   84570:	eb69 0e03 	sbc.w	lr, r9, r3
   84574:	3801      	subs	r0, #1
   84576:	e7e4      	b.n	84542 <__udivmoddi4+0x286>
   84578:	4670      	mov	r0, lr
   8457a:	e7d7      	b.n	8452c <__udivmoddi4+0x270>
   8457c:	4618      	mov	r0, r3
   8457e:	e78f      	b.n	844a0 <__udivmoddi4+0x1e4>
   84580:	4681      	mov	r9, r0
   84582:	e7bd      	b.n	84500 <__udivmoddi4+0x244>
   84584:	4611      	mov	r1, r2
   84586:	e776      	b.n	84476 <__udivmoddi4+0x1ba>
   84588:	3802      	subs	r0, #2
   8458a:	443c      	add	r4, r7
   8458c:	e744      	b.n	84418 <__udivmoddi4+0x15c>
   8458e:	4608      	mov	r0, r1
   84590:	e706      	b.n	843a0 <__udivmoddi4+0xe4>
   84592:	3a02      	subs	r2, #2
   84594:	443e      	add	r6, r7
   84596:	e72b      	b.n	843f0 <__udivmoddi4+0x134>

00084598 <__aeabi_idiv0>:
   84598:	4770      	bx	lr
   8459a:	bf00      	nop
   8459c:	736e6f43 	.word	0x736e6f43
   845a0:	20656c6f 	.word	0x20656c6f
   845a4:	64616572 	.word	0x64616572
   845a8:	00000a79 	.word	0x00000a79
   845ac:	3d3d3d3d 	.word	0x3d3d3d3d
   845b0:	3d3d3d3d 	.word	0x3d3d3d3d
   845b4:	3d3d3d3d 	.word	0x3d3d3d3d
   845b8:	00000a3d 	.word	0x00000a3d

000845bc <_global_impure_ptr>:
   845bc:	20070148 33323130 37363534 42413938     H.. 0123456789AB
   845cc:	46454443 00000000 33323130 37363534     CDEF....01234567
   845dc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   845ec:	0000296c                                l)..

000845f0 <blanks.7217>:
   845f0:	20202020 20202020 20202020 20202020                     

00084600 <zeroes.7218>:
   84600:	30303030 30303030 30303030 30303030     0000000000000000
   84610:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00084620 <_ctype_>:
   84620:	20202000 20202020 28282020 20282828     .         ((((( 
   84630:	20202020 20202020 20202020 20202020                     
   84640:	10108820 10101010 10101010 10101010      ...............
   84650:	04040410 04040404 10040404 10101010     ................
   84660:	41411010 41414141 01010101 01010101     ..AAAAAA........
   84670:	01010101 01010101 01010101 10101010     ................
   84680:	42421010 42424242 02020202 02020202     ..BBBBBB........
   84690:	02020202 02020202 02020202 10101010     ................
   846a0:	00000020 00000000 00000000 00000000      ...............
	...

00084724 <_init>:
   84724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84726:	bf00      	nop
   84728:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8472a:	bc08      	pop	{r3}
   8472c:	469e      	mov	lr, r3
   8472e:	4770      	bx	lr

00084730 <__init_array_start>:
   84730:	00082829 	.word	0x00082829

00084734 <__frame_dummy_init_array_entry>:
   84734:	00080119                                ....

00084738 <_fini>:
   84738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8473a:	bf00      	nop
   8473c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8473e:	bc08      	pop	{r3}
   84740:	469e      	mov	lr, r3
   84742:	4770      	bx	lr

00084744 <__fini_array_start>:
   84744:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
	...

2007000c <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4a14      	ldr	r2, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b13      	ldr	r3, [r2, #48]	; 0x30
20070048:	f023 0303 	bic.w	r3, r3, #3
2007004c:	f043 0301 	orr.w	r3, r3, #1
20070050:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070054:	f013 0f08 	tst.w	r3, #8
20070058:	d0fb      	beq.n	20070052 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005a:	4a12      	ldr	r2, [pc, #72]	; (200700a4 <SystemInit+0x98>)
2007005c:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
2007005e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070060:	461a      	mov	r2, r3
20070062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070064:	f013 0f02 	tst.w	r3, #2
20070068:	d0fb      	beq.n	20070062 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006a:	2211      	movs	r2, #17
2007006c:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
2007006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070070:	461a      	mov	r2, r3
20070072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070074:	f013 0f08 	tst.w	r3, #8
20070078:	d0fb      	beq.n	20070072 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007a:	2212      	movs	r2, #18
2007007c:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	461a      	mov	r2, r3
20070082:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070084:	f013 0f08 	tst.w	r3, #8
20070088:	d0fb      	beq.n	20070082 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008a:	4a07      	ldr	r2, [pc, #28]	; (200700a8 <SystemInit+0x9c>)
2007008c:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
2007008e:	601a      	str	r2, [r3, #0]
20070090:	4770      	bx	lr
20070092:	bf00      	nop
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	2007013c 	.word	0x2007013c

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d915      	bls.n	200700e2 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b6:	4b1b      	ldr	r3, [pc, #108]	; (20070124 <system_init_flash+0x74>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d919      	bls.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700bc:	4b1a      	ldr	r3, [pc, #104]	; (20070128 <system_init_flash+0x78>)
200700be:	4298      	cmp	r0, r3
200700c0:	d91e      	bls.n	20070100 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700c2:	4b1a      	ldr	r3, [pc, #104]	; (2007012c <system_init_flash+0x7c>)
200700c4:	4298      	cmp	r0, r3
200700c6:	d923      	bls.n	20070110 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700c8:	4b19      	ldr	r3, [pc, #100]	; (20070130 <system_init_flash+0x80>)
200700ca:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700cc:	bf94      	ite	ls
200700ce:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700d2:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700d6:	4a17      	ldr	r2, [pc, #92]	; (20070134 <system_init_flash+0x84>)
200700d8:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700da:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700de:	6013      	str	r3, [r2, #0]
200700e0:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700e2:	2300      	movs	r3, #0
200700e4:	4a13      	ldr	r2, [pc, #76]	; (20070134 <system_init_flash+0x84>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700f0:	f44f 7380 	mov.w	r3, #256	; 0x100
200700f4:	4a0f      	ldr	r2, [pc, #60]	; (20070134 <system_init_flash+0x84>)
200700f6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700f8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700fc:	6013      	str	r3, [r2, #0]
200700fe:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
20070100:	f44f 7300 	mov.w	r3, #512	; 0x200
20070104:	4a0b      	ldr	r2, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070106:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
20070108:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007010c:	6013      	str	r3, [r2, #0]
2007010e:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070110:	f44f 7340 	mov.w	r3, #768	; 0x300
20070114:	4a07      	ldr	r2, [pc, #28]	; (20070134 <system_init_flash+0x84>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	02faf07f 	.word	0x02faf07f
20070128:	03d08fff 	.word	0x03d08fff
2007012c:	04c4b3ff 	.word	0x04c4b3ff
20070130:	055d4a7f 	.word	0x055d4a7f
20070134:	400e0a00 	.word	0x400e0a00

20070138 <g_interrupt_enabled>:
20070138:	00000001                                ....

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <_impure_ptr>:
20070140:	20070148 00000000                       H.. ....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <__atexit_recursive_mutex>:
20070570:	20070c60                                `.. 

20070574 <__global_locale>:
20070574:	00000043 00000000 00000000 00000000     C...............
	...
20070594:	00000043 00000000 00000000 00000000     C...............
	...
200705b4:	00000043 00000000 00000000 00000000     C...............
	...
200705d4:	00000043 00000000 00000000 00000000     C...............
	...
200705f4:	00000043 00000000 00000000 00000000     C...............
	...
20070614:	00000043 00000000 00000000 00000000     C...............
	...
20070634:	00000043 00000000 00000000 00000000     C...............
	...
20070654:	00083ff9 000837fd 00000000 00084620     .?...7...... F..
20070664:	0008461c 000845d0 000845d0 000845d0     .F...E...E...E..
20070674:	000845d0 000845d0 000845d0 000845d0     .E...E...E...E..
20070684:	000845d0 000845d0 ffffffff ffffffff     .E...E..........
20070694:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200706bc:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200706e0 <__malloc_av_>:
	...
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 
20070a38:	20070a30 20070a30 20070a38 20070a38     0.. 0.. 8.. 8.. 
20070a48:	20070a40 20070a40 20070a48 20070a48     @.. @.. H.. H.. 
20070a58:	20070a50 20070a50 20070a58 20070a58     P.. P.. X.. X.. 
20070a68:	20070a60 20070a60 20070a68 20070a68     `.. `.. h.. h.. 
20070a78:	20070a70 20070a70 20070a78 20070a78     p.. p.. x.. x.. 
20070a88:	20070a80 20070a80 20070a88 20070a88     ... ... ... ... 
20070a98:	20070a90 20070a90 20070a98 20070a98     ... ... ... ... 
20070aa8:	20070aa0 20070aa0 20070aa8 20070aa8     ... ... ... ... 
20070ab8:	20070ab0 20070ab0 20070ab8 20070ab8     ... ... ... ... 
20070ac8:	20070ac0 20070ac0 20070ac8 20070ac8     ... ... ... ... 
20070ad8:	20070ad0 20070ad0 20070ad8 20070ad8     ... ... ... ... 

20070ae8 <__malloc_sbrk_base>:
20070ae8:	ffffffff                                ....

20070aec <__malloc_trim_threshold>:
20070aec:	00020000                                ....
