Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Oct 18 21:51:53 2023
| Host         : LAPTOP-8T4ECO50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RegistreADecalage_timing_summary_routed.rpt -pb RegistreADecalage_timing_summary_routed.pb -rpx RegistreADecalage_timing_summary_routed.rpx -warn_on_violation
| Design       : RegistreADecalage
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk_top (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: compteur_i/Out_timer_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MODE[1]
                            (input port)
  Destination:            sortie[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 3.716ns (41.752%)  route 5.184ns (58.248%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  MODE[1] (IN)
                         net (fo=0)                   0.000     0.000    MODE[1]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  MODE_IBUF[1]_inst/O
                         net (fo=4, routed)           2.035     3.048    bascule_i_3/MODE_IBUF[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.124     3.172 r  bascule_i_3/sortie_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.148     6.321    sortie_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         2.578     8.899 r  sortie_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.899    sortie[1]
    G14                                                               r  sortie[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE[1]
                            (input port)
  Destination:            sortie[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 3.740ns (44.624%)  route 4.641ns (55.376%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  MODE[1] (IN)
                         net (fo=0)                   0.000     0.000    MODE[1]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  MODE_IBUF[1]_inst/O
                         net (fo=4, routed)           1.634     2.647    bascule_i_2/MODE_IBUF[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.124     2.771 r  bascule_i_2/sortie_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.007     5.778    sortie_OBUF[0]
    D18                  OBUF (Prop_obuf_I_O)         2.603     8.381 r  sortie_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.381    sortie[0]
    D18                                                               r  sortie[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE[1]
                            (input port)
  Destination:            sortie[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 3.769ns (50.471%)  route 3.699ns (49.529%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  MODE[1] (IN)
                         net (fo=0)                   0.000     0.000    MODE[1]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  MODE_IBUF[1]_inst/O
                         net (fo=4, routed)           2.040     3.053    bascule_i_4/MODE_IBUF[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.124     3.177 r  bascule_i_4/sortie_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.659     4.836    sortie_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         2.632     7.468 r  sortie_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.468    sortie[2]
    M15                                                               r  sortie[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODE[1]
                            (input port)
  Destination:            sortie[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.465ns  (logic 3.989ns (53.438%)  route 3.476ns (46.562%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  MODE[1] (IN)
                         net (fo=0)                   0.000     0.000    MODE[1]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     1.013 r  MODE_IBUF[1]_inst/O
                         net (fo=4, routed)           1.802     2.815    bascule_i_1/MODE_IBUF[1]
    SLICE_X43Y53         LUT4 (Prop_lut4_I3_O)        0.150     2.965 r  bascule_i_1/sortie_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.639    sortie_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         2.826     7.465 r  sortie_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.465    sortie[3]
    M14                                                               r  sortie[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 0.766ns (17.993%)  route 3.491ns (82.007%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[19]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  compteur_i/s_compt_sortie_reg[19]/Q
                         net (fo=2, routed)           0.978     1.496    compteur_i/s_compt_sortie_reg[19]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     1.620 r  compteur_i/Out_timer_i_2/O
                         net (fo=1, routed)           0.940     2.560    compteur_i/Out_timer_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.684 r  compteur_i/Out_timer_i_1/O
                         net (fo=26, routed)          1.573     4.257    compteur_i/clear
    SLICE_X42Y54         FDRE                                         r  compteur_i/s_compt_sortie_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 0.766ns (17.993%)  route 3.491ns (82.007%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[19]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  compteur_i/s_compt_sortie_reg[19]/Q
                         net (fo=2, routed)           0.978     1.496    compteur_i/s_compt_sortie_reg[19]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     1.620 r  compteur_i/Out_timer_i_2/O
                         net (fo=1, routed)           0.940     2.560    compteur_i/Out_timer_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.684 r  compteur_i/Out_timer_i_1/O
                         net (fo=26, routed)          1.573     4.257    compteur_i/clear
    SLICE_X42Y54         FDRE                                         r  compteur_i/s_compt_sortie_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 0.766ns (17.993%)  route 3.491ns (82.007%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[19]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  compteur_i/s_compt_sortie_reg[19]/Q
                         net (fo=2, routed)           0.978     1.496    compteur_i/s_compt_sortie_reg[19]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     1.620 r  compteur_i/Out_timer_i_2/O
                         net (fo=1, routed)           0.940     2.560    compteur_i/Out_timer_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.684 r  compteur_i/Out_timer_i_1/O
                         net (fo=26, routed)          1.573     4.257    compteur_i/clear
    SLICE_X42Y54         FDRE                                         r  compteur_i/s_compt_sortie_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[19]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 0.766ns (17.993%)  route 3.491ns (82.007%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[19]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  compteur_i/s_compt_sortie_reg[19]/Q
                         net (fo=2, routed)           0.978     1.496    compteur_i/s_compt_sortie_reg[19]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     1.620 r  compteur_i/Out_timer_i_2/O
                         net (fo=1, routed)           0.940     2.560    compteur_i/Out_timer_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.684 r  compteur_i/Out_timer_i_1/O
                         net (fo=26, routed)          1.573     4.257    compteur_i/clear
    SLICE_X42Y54         FDRE                                         r  compteur_i/s_compt_sortie_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 0.766ns (19.257%)  route 3.212ns (80.743%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[19]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  compteur_i/s_compt_sortie_reg[19]/Q
                         net (fo=2, routed)           0.978     1.496    compteur_i/s_compt_sortie_reg[19]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     1.620 r  compteur_i/Out_timer_i_2/O
                         net (fo=1, routed)           0.940     2.560    compteur_i/Out_timer_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.684 r  compteur_i/Out_timer_i_1/O
                         net (fo=26, routed)          1.293     3.978    compteur_i/clear
    SLICE_X42Y55         FDRE                                         r  compteur_i/s_compt_sortie_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 0.766ns (19.257%)  route 3.212ns (80.743%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[19]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  compteur_i/s_compt_sortie_reg[19]/Q
                         net (fo=2, routed)           0.978     1.496    compteur_i/s_compt_sortie_reg[19]
    SLICE_X43Y55         LUT6 (Prop_lut6_I2_O)        0.124     1.620 r  compteur_i/Out_timer_i_2/O
                         net (fo=1, routed)           0.940     2.560    compteur_i/Out_timer_i_2_n_0
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     2.684 r  compteur_i/Out_timer_i_1/O
                         net (fo=26, routed)          1.293     3.978    compteur_i/clear
    SLICE_X42Y55         FDRE                                         r  compteur_i/s_compt_sortie_reg[21]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[2]/C
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    compteur_i/s_compt_sortie_reg_n_0_[2]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  compteur_i/s_compt_sortie_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    compteur_i/s_compt_sortie_reg[0]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  compteur_i/s_compt_sortie_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[18]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[18]/Q
                         net (fo=2, routed)           0.125     0.289    compteur_i/s_compt_sortie_reg[18]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  compteur_i/s_compt_sortie_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    compteur_i/s_compt_sortie_reg[16]_i_1_n_5
    SLICE_X42Y54         FDRE                                         r  compteur_i/s_compt_sortie_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[10]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[10]/Q
                         net (fo=2, routed)           0.126     0.290    compteur_i/s_compt_sortie_reg[10]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  compteur_i/s_compt_sortie_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    compteur_i/s_compt_sortie_reg[8]_i_1_n_5
    SLICE_X42Y52         FDRE                                         r  compteur_i/s_compt_sortie_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[22]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[22]/Q
                         net (fo=2, routed)           0.126     0.290    compteur_i/s_compt_sortie_reg[22]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  compteur_i/s_compt_sortie_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    compteur_i/s_compt_sortie_reg[20]_i_1_n_5
    SLICE_X42Y55         FDRE                                         r  compteur_i/s_compt_sortie_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[14]/C
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    compteur_i/s_compt_sortie_reg[14]
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  compteur_i/s_compt_sortie_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    compteur_i/s_compt_sortie_reg[12]_i_1_n_5
    SLICE_X42Y53         FDRE                                         r  compteur_i/s_compt_sortie_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[6]/C
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    compteur_i/s_compt_sortie_reg[6]
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  compteur_i/s_compt_sortie_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    compteur_i/s_compt_sortie_reg[4]_i_1_n_5
    SLICE_X42Y51         FDRE                                         r  compteur_i/s_compt_sortie_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[2]/C
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    compteur_i/s_compt_sortie_reg_n_0_[2]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  compteur_i/s_compt_sortie_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    compteur_i/s_compt_sortie_reg[0]_i_1_n_4
    SLICE_X42Y50         FDRE                                         r  compteur_i/s_compt_sortie_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[18]/C
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[18]/Q
                         net (fo=2, routed)           0.125     0.289    compteur_i/s_compt_sortie_reg[18]
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.435 r  compteur_i/s_compt_sortie_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.435    compteur_i/s_compt_sortie_reg[16]_i_1_n_4
    SLICE_X42Y54         FDRE                                         r  compteur_i/s_compt_sortie_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[10]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[10]/Q
                         net (fo=2, routed)           0.126     0.290    compteur_i/s_compt_sortie_reg[10]
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.436 r  compteur_i/s_compt_sortie_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.436    compteur_i/s_compt_sortie_reg[8]_i_1_n_4
    SLICE_X42Y52         FDRE                                         r  compteur_i/s_compt_sortie_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 compteur_i/s_compt_sortie_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            compteur_i/s_compt_sortie_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDRE                         0.000     0.000 r  compteur_i/s_compt_sortie_reg[22]/C
    SLICE_X42Y55         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  compteur_i/s_compt_sortie_reg[22]/Q
                         net (fo=2, routed)           0.126     0.290    compteur_i/s_compt_sortie_reg[22]
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.436 r  compteur_i/s_compt_sortie_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.436    compteur_i/s_compt_sortie_reg[20]_i_1_n_4
    SLICE_X42Y55         FDRE                                         r  compteur_i/s_compt_sortie_reg[23]/D
  -------------------------------------------------------------------    -------------------





