#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Aug  6 11:18:17 2021
# Process ID: 23032
# Current directory: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_testDDR_0_0_synth_1
# Command line: vivado.exe -log decoderTest_testDDR_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source decoderTest_testDDR_0_0.tcl
# Log file: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_testDDR_0_0_synth_1/decoderTest_testDDR_0_0.vds
# Journal file: D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_testDDR_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source decoderTest_testDDR_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/VIVADO/decoderTest/ip_repo/testDDR_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/VIVADO/decoderTest/ip_repo/myDDR_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VIVADO/decoderTest/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top decoderTest_testDDR_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'decoderTest_testDDR_0_0' is locked:
* IP definition 'testDDR_v1.0 (1.0)' for IP 'decoderTest_testDDR_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 476.418 ; gain = 96.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoderTest_testDDR_0_0' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_testDDR_0_0/synth/decoderTest_testDDR_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'testDDR_v1_0' declared at 'd:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/8af6/hdl/testDDR_v1_0.vhd:5' bound to instance 'U0' of component 'testDDR_v1_0' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_testDDR_0_0/synth/decoderTest_testDDR_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'testDDR_v1_0' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/8af6/hdl/testDDR_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'testDDR_v1_0_S00_AXI' declared at 'd:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/8af6/hdl/testDDR_v1_0_S00_AXI.vhd:5' bound to instance 'testDDR_v1_0_S00_AXI_inst' of component 'testDDR_v1_0_S00_AXI' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/8af6/hdl/testDDR_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'testDDR_v1_0_S00_AXI' [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/8af6/hdl/testDDR_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/8af6/hdl/testDDR_v1_0_S00_AXI.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'testDDR_v1_0_S00_AXI' (1#1) [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/8af6/hdl/testDDR_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'testDDR_v1_0' (2#1) [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ipshared/8af6/hdl/testDDR_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'decoderTest_testDDR_0_0' (3#1) [d:/VIVADO/decoderTest/decoderTest/decoderTest.srcs/sources_1/bd/decoderTest/ip/decoderTest_testDDR_0_0/synth/decoderTest_testDDR_0_0.vhd:82]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design testDDR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 532.289 ; gain = 152.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 532.289 ; gain = 152.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 532.289 ; gain = 152.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 868.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 870.641 ; gain = 2.406
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 870.641 ; gain = 491.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 870.641 ; gain = 491.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 870.641 ; gain = 491.148
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "reg_data_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 870.641 ; gain = 491.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testDDR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   4 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awaddr[6]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awaddr[5]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awaddr[4]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design decoderTest_testDDR_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/testDDR_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[0]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[1]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[2]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[3]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[4]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[5]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[6]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[7]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[8]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[9]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[10]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[11]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[12]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[13]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[14]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[15]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[16]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[17]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[18]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[19]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[20]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[21]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[22]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[23]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[24]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[25]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[26]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[27]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/testDDR_v1_0_S00_AXI_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/testDDR_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/testDDR_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/testDDR_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 870.641 ; gain = 491.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 874.355 ; gain = 494.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 874.617 ; gain = 495.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 884.703 ; gain = 505.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.703 ; gain = 505.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.703 ; gain = 505.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.703 ; gain = 505.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.703 ; gain = 505.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.703 ; gain = 505.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.703 ; gain = 505.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |LUT6 |     3|
|7     |FDRE |     8|
|8     |FDSE |     6|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |    26|
|2     |  U0                          |testDDR_v1_0         |    26|
|3     |    testDDR_v1_0_S00_AXI_inst |testDDR_v1_0_S00_AXI |    26|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 884.703 ; gain = 505.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 884.703 ; gain = 166.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 884.703 ; gain = 505.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 898.410 ; gain = 530.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_testDDR_0_0_synth_1/decoderTest_testDDR_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP decoderTest_testDDR_0_0, cache-ID = 479ae032d42e38d3
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/VIVADO/decoderTest/decoderTest/decoderTest.runs/decoderTest_testDDR_0_0_synth_1/decoderTest_testDDR_0_0.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Aug  6 11:18:37 2021...
