verilog xil_defaultlib --include "../../../../../../bd/bram_sys/ipshared/ec67/hdl" --include "../../../../../../bd/bram_sys/ipshared/1b7e/hdl/verilog" --include "../../../../../../bd/bram_sys/ipshared/122e/hdl/verilog" --include "../../../../../../bd/bram_sys/ipshared/6887/hdl/verilog" --include "../../../../../../bd/bram_sys/ipshared/9623/hdl/verilog" \
"../../../bd/bram_sys/ip/bram_sys_axi_bram_ctrl_0_bram_0/sim/bram_sys_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/bram_sys/ip/bram_sys_xbar_0/sim/bram_sys_xbar_0.v" \
"../../../bd/bram_sys/ip/bram_sys_m00_regslice_0/sim/bram_sys_m00_regslice_0.v" \
"../../../bd/bram_sys/ip/bram_sys_fifo_generator_0_0/sim/bram_sys_fifo_generator_0_0.v" \
"../../../bd/bram_sys/ip/bram_sys_krnl_wr_axi_lite_cmd_0/sim/bram_sys_krnl_wr_axi_lite_cmd_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/ip/ip_0/sim/bd_9531_ila_lib_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/ip/ip_1/bd_9531_g_inst_0_gigantic_mux.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/ip/ip_1/sim/bd_9531_g_inst_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/ip/ip_2/sim/bd_9531_slot_0_aw_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/ip/ip_3/sim/bd_9531_slot_0_w_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/ip/ip_4/sim/bd_9531_slot_0_b_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/ip/ip_5/sim/bd_9531_slot_0_ar_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/ip/ip_6/sim/bd_9531_slot_0_r_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/bd_0/sim/bd_9531.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_0_0/sim/bram_sys_system_ila_0_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/ip/ip_0/sim/bd_5560_ila_lib_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/ip/ip_1/bd_5560_g_inst_0_gigantic_mux.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/ip/ip_1/sim/bd_5560_g_inst_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/ip/ip_2/sim/bd_5560_slot_0_aw_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/ip/ip_3/sim/bd_5560_slot_0_w_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/ip/ip_4/sim/bd_5560_slot_0_b_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/ip/ip_5/sim/bd_5560_slot_0_ar_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/ip/ip_6/sim/bd_5560_slot_0_r_0.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/bd_0/sim/bd_5560.v" \
"../../../bd/bram_sys/ip/bram_sys_system_ila_1_0/sim/bram_sys_system_ila_1_0.v" \
"../../../bd/bram_sys/sim/bram_sys.v" \

verilog xil_defaultlib "glbl.v"

nosort
