INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/diff bw combinational and sequential/diff bw combinational and sequential.srcs/sources_1/new/use_of_always_blocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/diff bw combinational and sequential/diff bw combinational and sequential.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
