# Detailed description of DMA2D registers and their functions

**Source**: Page 19, Chunk 144  
**Category**: Detailed description of DMA2D registers and their functions  
**Chunk Index**: 144

---

RM0433 Contents
18.5.13 DMA2D background CLUT memory address register
(DMA2D_BGCMAR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 740
18.5.14 DMA2D output PFC control register (DMA2D_OPFCCR) . . . . . . . . . . 741
18.5.15 DMA2D output color register (DMA2D_OCOLR) . . . . . . . . . . . . . . . . . 742
18.5.16 DMA2D output color register [alternate] (DMA2D_OCOLR) . . . . . . . . 742
18.5.17 DMA2D output color register [alternate] (DMA2D_OCOLR) . . . . . . . . 743
18.5.18 DMA2D output color register [alternate] (DMA2D_OCOLR) . . . . . . . . 743
18.5.19 DMA2D output memory address register (DMA2D_OMAR) . . . . . . . . 744
18.5.20 DMA2D output offset register (DMA2D_OOR) . . . . . . . . . . . . . . . . . . 744
18.5.21 DMA2D number of line register (DMA2D_NLR) . . . . . . . . . . . . . . . . . 745
18.5.22 DMA2D line watermark register (DMA2D_LWR) . . . . . . . . . . . . . . . . . 745
18.5.23 DMA2D AXI master timer configuration register (DMA2D_AMTCR) . . 746
18.5.24 DMA2D foreground CLUT (DMA2D_FGCLUTx) . . . . . . . . . . . . . . . . . 746
18.5.25 DMA2D background CLUT (DMA2D_BGCLUTx) . . . . . . . . . . . . . . . . 747
18.5.26 DMA2D register map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 747
19 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . 749
19.1.1 SysTick calibration value register . . . . . . . . . . . . . . . . . . . . . . . . . . . . 749
19.1.2 Interrupt and exception vectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 750

---

**AI Reasoning**: The content chunk primarily describes various DMA2D registers, which are part of the technical specifications of the microcontroller. Grouping these under 'specifications' keeps the directory structure simple and aligns with the nature of the content, which is technical and register-specific.
