

================================================================
== Vivado HLS Report for 'top_level'
================================================================
* Date:           Tue Jan  7 01:45:39 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CarSimOnFPGA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.409|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     33|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      0|     66|    239|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     15|    -|
|Register         |        -|      -|      4|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|     70|    287|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |top_level_fcmp_32bkb_U1  |top_level_fcmp_32bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |and_ln7_fu_90_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln7_1_fu_80_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln7_fu_74_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln7_fu_86_p2      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  33|          33|           5|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  2|   0|    2|          0|
    |icmp_ln7_1_reg_106  |  1|   0|    1|          0|
    |icmp_ln7_reg_101    |  1|   0|    1|          0|
    +--------------------+---+----+-----+-----------+
    |Total               |  4|   0|    4|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   top_level  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   top_level  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   top_level  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   top_level  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   top_level  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   top_level  | return value |
|en            |  in |   32|   ap_none  |      en      |    scalar    |
|pos_x         | out |   32|   ap_vld   |     pos_x    |    pointer   |
|pos_x_ap_vld  | out |    1|   ap_vld   |     pos_x    |    pointer   |
|pos_z         | out |   32|   ap_vld   |     pos_z    |    pointer   |
|pos_z_ap_vld  | out |    1|   ap_vld   |     pos_z    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

