Simulator report for lab1
Mon Sep 20 10:04:49 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 85 nodes     ;
; Simulation Coverage         ;      26.61 % ;
; Total Number of Transitions ; 5023         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5Q208C8  ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                                     ; Setting                               ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                ; Timing        ;
; Start time                                                                                 ; 0 ns                                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                   ;               ;
; Vector input source                                                                        ; F:/Interfaces-main/spi_1/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                    ; On            ;
; Check outputs                                                                              ; Off                                   ; Off           ;
; Report simulation coverage                                                                 ; On                                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                                   ; Off           ;
; Detect glitches                                                                            ; Off                                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                  ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      26.61 % ;
; Total nodes checked                                 ; 85           ;
; Total output ports checked                          ; 109          ;
; Total output ports with complete 1/0-value coverage ; 29           ;
; Total output ports with no 1/0-value coverage       ; 79           ;
; Total output ports with no 1-value coverage         ; 79           ;
; Total output ports with no 0-value coverage         ; 80           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[7]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[7]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[6]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[6]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[5]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[5]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[4]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[4]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[3]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[3]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[2]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[2]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[1]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[1]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[0]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[0]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita0                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita0                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita0                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita1                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita1                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita1                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita1~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita2                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita2                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita2                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita2~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita3                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita3                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita3                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita3~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita4                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita4                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita4                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita4~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita5                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita5                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita5                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita5~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita6                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita6                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita6                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita6~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita7                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita7                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita7                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita7~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita8                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita8                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cmpr_ndc:cmpr2|aneb_result_wire[0]~1 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cmpr_ndc:cmpr2|aneb_result_wire[0]~1 ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cmpr_ndc:cmpr2|aneb_result_wire[0]~2 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cmpr_ndc:cmpr2|aneb_result_wire[0]~2 ; combout          ;
; |lab1|QUARZ                                                                                                              ; |lab1|QUARZ~corein                                                                                                       ; combout          ;
; |lab1|QUARZ~clkctrl                                                                                                      ; |lab1|QUARZ~clkctrl                                                                                                      ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_reg_bit1a[1]                  ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                             ; regout           ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_reg_bit1a[0]                  ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                             ; regout           ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_reg_bit1a[2]                  ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                             ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[9]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[9]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[8]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[8]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[7]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[7]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[6]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[6]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[5]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[5]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[4]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[4]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[3]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[3]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[2]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[2]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[1]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[1]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[0]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[0]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita0                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita0                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita0                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita0~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita1                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita1                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita1                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita1~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita2                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita2                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita2                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita2~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita3                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita3                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita3                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita3~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita4                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita4                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita4                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita4~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita5                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita5                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita5                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita5~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita6                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita6                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita6                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita6~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita7                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita7                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita7                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita7~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita8                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita8                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita8                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita8~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9~0                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9~0                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[11]                ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[11]                           ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[10]                ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[10]                           ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[9]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[9]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita8                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita8~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita9                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita9                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita9                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita9~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita10                  ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita10                  ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita10                  ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita10~COUT             ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11                  ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11                  ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11                  ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11~COUT             ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11~0                ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11~0                ; combout          ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita0                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita0                    ; combout          ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita0                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita0~COUT               ; cout             ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita1                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita1                    ; combout          ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita1                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita1~COUT               ; cout             ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita2                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita2                    ; combout          ;
; |lab1|t_1                                                                                                                ; |lab1|t_1                                                                                                                ; regout           ;
; |lab1|inst_t                                                                                                             ; |lab1|inst_t                                                                                                             ; regout           ;
; |lab1|inst_d                                                                                                             ; |lab1|inst_d                                                                                                             ; regout           ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~0                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~0                                                ; combout          ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~1                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~1                                                ; combout          ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~2                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~2                                                ; combout          ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~3                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~3                                                ; combout          ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~4                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~4                                                ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~0   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~0   ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~1   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~1   ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~2   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~2   ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cout_actual                            ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cout_actual                            ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cmpr_ndc:cmpr2|aneb_result_wire[0]~0 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cmpr_ndc:cmpr2|aneb_result_wire[0]~0 ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cout_actual                          ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cout_actual                          ; combout          ;
; |lab1|t_1~0                                                                                                              ; |lab1|t_1~0                                                                                                              ; combout          ;
; |lab1|inst_t~0                                                                                                           ; |lab1|inst_t~0                                                                                                           ; combout          ;
; |lab1|~GND                                                                                                               ; |lab1|~GND                                                                                                               ; combout          ;
; |lab1|SCK                                                                                                                ; |lab1|SCK                                                                                                                ; padio            ;
; |lab1|CS                                                                                                                 ; |lab1|CS                                                                                                                 ; padio            ;
; |lab1|MOSI                                                                                                               ; |lab1|MOSI                                                                                                               ; padio            ;
; |lab1|CODE[1]                                                                                                            ; |lab1|CODE[1]~corein                                                                                                     ; combout          ;
; |lab1|CODE[2]                                                                                                            ; |lab1|CODE[2]~corein                                                                                                     ; combout          ;
; |lab1|CODE[3]                                                                                                            ; |lab1|CODE[3]~corein                                                                                                     ; combout          ;
; |lab1|CODE[0]                                                                                                            ; |lab1|CODE[0]~corein                                                                                                     ; combout          ;
; |lab1|CODE[6]                                                                                                            ; |lab1|CODE[6]~corein                                                                                                     ; combout          ;
; |lab1|CODE[5]                                                                                                            ; |lab1|CODE[5]~corein                                                                                                     ; combout          ;
; |lab1|CODE[7]                                                                                                            ; |lab1|CODE[7]~corein                                                                                                     ; combout          ;
; |lab1|CODE[4]                                                                                                            ; |lab1|CODE[4]~corein                                                                                                     ; combout          ;
; |lab1|t_1~clkctrl                                                                                                        ; |lab1|t_1~clkctrl                                                                                                        ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_reg_bit1a[1]                  ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[1]                             ; regout           ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_reg_bit1a[0]                  ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[0]                             ; regout           ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_reg_bit1a[2]                  ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|safe_q[2]                             ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[9]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[9]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[8]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[8]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[7]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[7]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[6]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[6]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[5]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[5]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[4]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[4]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[3]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[3]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[2]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[2]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[1]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[1]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_reg_bit1a[0]                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|safe_q[0]                              ; regout           ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita0                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita0                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita0                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita0~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita1                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita1                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita1                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita1~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita2                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita2                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita2                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita2~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita3                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita3                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita3                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita3~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita4                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita4                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita4                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita4~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita5                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita5                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita5                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita5~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita6                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita6                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita6                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita6~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita7                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita7                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita7                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita7~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita8                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita8                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita8                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita8~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9                     ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9                     ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9~COUT                ; cout             ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9~0                   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|counter_comb_bita9~0                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[11]                ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[11]                           ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[10]                ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[10]                           ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[9]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[9]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_reg_bit1a[8]                 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|safe_q[8]                            ; regout           ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita8                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita8~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita9                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita9                   ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita9                   ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita9~COUT              ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita10                  ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita10                  ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita10                  ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita10~COUT             ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11                  ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11                  ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11                  ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11~COUT             ; cout             ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11~0                ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|counter_comb_bita11~0                ; combout          ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita0                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita0                    ; combout          ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita0                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita0~COUT               ; cout             ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita1                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita1                    ; combout          ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita1                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita1~COUT               ; cout             ;
; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita2                    ; |lab1|lpm_counter1:inst9|lpm_counter:LPM_COUNTER_component|cntr_nkh:auto_generated|counter_comb_bita2                    ; combout          ;
; |lab1|t_1                                                                                                                ; |lab1|t_1                                                                                                                ; regout           ;
; |lab1|inst_t                                                                                                             ; |lab1|inst_t                                                                                                             ; regout           ;
; |lab1|inst_d                                                                                                             ; |lab1|inst_d                                                                                                             ; regout           ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~0                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~0                                                ; combout          ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~1                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~1                                                ; combout          ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~2                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~2                                                ; combout          ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~3                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~3                                                ; combout          ;
; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~4                                                ; |lab1|lpm_mux0:inst8|lpm_mux:LPM_MUX_component|mux_83e:auto_generated|_~4                                                ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~0   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~0   ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~1   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~1   ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~2   ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cmpr_ldc:cmpr2|aneb_result_wire[0]~2   ; combout          ;
; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cout_actual                            ; |lab1|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_25k:auto_generated|cout_actual                            ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cmpr_ndc:cmpr2|aneb_result_wire[0]~0 ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cmpr_ndc:cmpr2|aneb_result_wire[0]~0 ; combout          ;
; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cout_actual                          ; |lab1|lpm_counter2:inst13|lpm_counter:LPM_COUNTER_component|cntr_rjj:auto_generated|cout_actual                          ; combout          ;
; |lab1|t_1~0                                                                                                              ; |lab1|t_1~0                                                                                                              ; combout          ;
; |lab1|inst_t~0                                                                                                           ; |lab1|inst_t~0                                                                                                           ; combout          ;
; |lab1|~GND                                                                                                               ; |lab1|~GND                                                                                                               ; combout          ;
; |lab1|SCK                                                                                                                ; |lab1|SCK                                                                                                                ; padio            ;
; |lab1|CS                                                                                                                 ; |lab1|CS                                                                                                                 ; padio            ;
; |lab1|MOSI                                                                                                               ; |lab1|MOSI                                                                                                               ; padio            ;
; |lab1|CODE[1]                                                                                                            ; |lab1|CODE[1]~corein                                                                                                     ; combout          ;
; |lab1|CODE[2]                                                                                                            ; |lab1|CODE[2]~corein                                                                                                     ; combout          ;
; |lab1|CODE[3]                                                                                                            ; |lab1|CODE[3]~corein                                                                                                     ; combout          ;
; |lab1|CODE[0]                                                                                                            ; |lab1|CODE[0]~corein                                                                                                     ; combout          ;
; |lab1|CODE[6]                                                                                                            ; |lab1|CODE[6]~corein                                                                                                     ; combout          ;
; |lab1|CODE[5]                                                                                                            ; |lab1|CODE[5]~corein                                                                                                     ; combout          ;
; |lab1|CODE[7]                                                                                                            ; |lab1|CODE[7]~corein                                                                                                     ; combout          ;
; |lab1|CODE[4]                                                                                                            ; |lab1|CODE[4]~corein                                                                                                     ; combout          ;
; |lab1|t_1~clkctrl                                                                                                        ; |lab1|t_1~clkctrl                                                                                                        ; outclk           ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Sep 20 10:04:48 2021
Info: Command: quartus_sim --simulation_results_format=VWF lab1 -c lab1
Info (324025): Using vector source file "F:/Interfaces-main/spi_1/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      26.61 %
Info (328052): Number of transitions in simulation is 5023
Info (324045): Vector file lab1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4490 megabytes
    Info: Processing ended: Mon Sep 20 10:04:49 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


