Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 11 13:49:53 2021
| Host         : DESKTOP-9JC1D09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_timing_summary_routed.rpt -rpx lab4_timing_summary_routed.rpx
| Design       : lab4
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: IFC_1/sig_reg_rep[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: IFC_1/sig_reg_rep[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: IFC_1/sig_reg_rep[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: IFC_1/sig_reg_rep[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.190        0.000                      0                  462        0.153        0.000                      0                  462        3.750        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.190        0.000                      0                  462        0.153        0.000                      0                  462        3.750        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 0.726ns (13.617%)  route 4.606ns (86.383%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.315     7.923    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.047 r  IFC_1/regi_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.291     9.338    IDC_1/RB/regi_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.484 r  IDC_1/RB/regi_reg_r1_0_7_0_5/RAMA/O
                         net (fo=10, routed)          1.000    10.484    RAM_1/RAM_reg_0_31_0_0/D
    SLICE_X6Y18          RAMS32                                       r  RAM_1/RAM_reg_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.507    14.848    RAM_1/RAM_reg_0_31_0_0/WCLK
    SLICE_X6Y18          RAMS32                                       r  RAM_1/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y18          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.412    14.674    RAM_1/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 0.704ns (13.039%)  route 4.695ns (86.961%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.315     7.923    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.047 r  IFC_1/regi_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.291     9.338    IDC_1/RB/regi_reg_r1_0_7_0_5/ADDRA1
    SLICE_X2Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.462 r  IDC_1/RB/regi_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=5, routed)           1.089    10.551    RAM_1/RAM_reg_0_31_1_1/D
    SLICE_X6Y19          RAMS32                                       r  RAM_1/RAM_reg_0_31_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.506    14.847    RAM_1/RAM_reg_0_31_1_1/WCLK
    SLICE_X6Y19          RAMS32                                       r  RAM_1/RAM_reg_0_31_1_1/SP/CLK
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y19          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    14.836    RAM_1/RAM_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 1.182ns (21.737%)  route 4.256ns (78.263%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.313     7.921    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.152     8.073 r  IFC_1/led_OBUF[3]_inst_i_1/O
                         net (fo=17, routed)          1.118     9.191    IFC_1/led_OBUF[0]
    SLICE_X1Y12          LUT5 (Prop_lut5_I1_O)        0.326     9.517 f  IFC_1/sig_rep[3]_i_3/O
                         net (fo=1, routed)           0.649    10.166    IFC_1/sig_rep[3]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.290 r  IFC_1/sig_rep[3]_i_2/O
                         net (fo=2, routed)           0.176    10.466    IFC_1/sig_rep[3]_i_2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.590 r  IFC_1/sig[3]_i_1/O
                         net (fo=1, routed)           0.000    10.590    IFC_1/sig[3]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  IFC_1/sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.516    14.857    IFC_1/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  IFC_1/sig_reg[3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)        0.077    15.159    IFC_1/sig_reg[3]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.569    

Slack (MET) :             4.576ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.182ns (21.749%)  route 4.253ns (78.251%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.313     7.921    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.152     8.073 r  IFC_1/led_OBUF[3]_inst_i_1/O
                         net (fo=17, routed)          1.118     9.191    IFC_1/led_OBUF[0]
    SLICE_X1Y12          LUT5 (Prop_lut5_I1_O)        0.326     9.517 f  IFC_1/sig_rep[3]_i_3/O
                         net (fo=1, routed)           0.649    10.166    IFC_1/sig_rep[3]_i_3_n_0
    SLICE_X2Y11          LUT4 (Prop_lut4_I0_O)        0.124    10.290 r  IFC_1/sig_rep[3]_i_2/O
                         net (fo=2, routed)           0.173    10.463    IFC_1/sig_rep[3]_i_2_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.587 r  IFC_1/sig_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    10.587    IFC_1/sig_rep[3]_i_1_n_0
    SLICE_X2Y11          FDRE                                         r  IFC_1/sig_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.516    14.857    IFC_1/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  IFC_1/sig_reg_rep[3]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)        0.081    15.163    IFC_1/sig_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  4.576    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 0.726ns (14.822%)  route 4.172ns (85.178%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.315     7.923    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.047 r  IFC_1/regi_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.192     9.239    IDC_1/RB/regi_reg_r1_0_7_6_11/ADDRA1
    SLICE_X2Y17          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.385 r  IDC_1/RB/regi_reg_r1_0_7_6_11/RAMA/O
                         net (fo=4, routed)           0.665    10.050    RAM_1/RAM_reg_0_31_6_6/D
    SLICE_X6Y17          RAMS32                                       r  RAM_1/RAM_reg_0_31_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509    14.850    RAM_1/RAM_reg_0_31_6_6/WCLK
    SLICE_X6Y17          RAMS32                                       r  RAM_1/RAM_reg_0_31_6_6/SP/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.412    14.676    RAM_1/RAM_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_2_2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 0.732ns (15.089%)  route 4.119ns (84.911%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.315     7.923    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.047 r  IFC_1/regi_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.283     9.330    IDC_1/RB/regi_reg_r1_0_7_0_5/ADDRB1
    SLICE_X2Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.482 r  IDC_1/RB/regi_reg_r1_0_7_0_5/RAMB/O
                         net (fo=8, routed)           0.522    10.004    RAM_1/RAM_reg_0_31_2_2/D
    SLICE_X6Y15          RAMS32                                       r  RAM_1/RAM_reg_0_31_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.511    14.852    RAM_1/RAM_reg_0_31_2_2/WCLK
    SLICE_X6Y15          RAMS32                                       r  RAM_1/RAM_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.432    14.658    RAM_1/RAM_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.732ns (15.295%)  route 4.054ns (84.705%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.315     7.923    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.047 r  IFC_1/regi_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.184     9.231    IDC_1/RB/regi_reg_r1_0_7_6_11/ADDRB1
    SLICE_X2Y17          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.383 r  IDC_1/RB/regi_reg_r1_0_7_6_11/RAMB/O
                         net (fo=8, routed)           0.555     9.938    RAM_1/RAM_reg_0_31_8_8/D
    SLICE_X6Y17          RAMS32                                       r  RAM_1/RAM_reg_0_31_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509    14.850    RAM_1/RAM_reg_0_31_8_8/WCLK
    SLICE_X6Y17          RAMS32                                       r  RAM_1/RAM_reg_0_31_8_8/SP/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.452    14.636    RAM_1/RAM_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                         14.636    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.733ns (15.603%)  route 3.965ns (84.397%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.315     7.923    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.047 r  IFC_1/regi_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.135     9.182    IDC_1/RB/regi_reg_r1_0_7_0_5/ADDRC1
    SLICE_X2Y16          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.335 r  IDC_1/RB/regi_reg_r1_0_7_0_5/RAMC/O
                         net (fo=6, routed)           0.515     9.850    RAM_1/RAM_reg_0_31_4_4/D
    SLICE_X6Y15          RAMS32                                       r  RAM_1/RAM_reg_0_31_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.511    14.852    RAM_1/RAM_reg_0_31_4_4/WCLK
    SLICE_X6Y15          RAMS32                                       r  RAM_1/RAM_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y15          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.435    14.655    RAM_1/RAM_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.704ns (14.540%)  route 4.138ns (85.460%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.315     7.923    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.124     8.047 r  IFC_1/regi_reg_r1_0_7_0_5_i_9/O
                         net (fo=20, routed)          1.184     9.231    IDC_1/RB/regi_reg_r1_0_7_6_11/ADDRB1
    SLICE_X2Y17          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.355 r  IDC_1/RB/regi_reg_r1_0_7_6_11/RAMB_D1/O
                         net (fo=9, routed)           0.639     9.994    RAM_1/RAM_reg_0_31_9_9/D
    SLICE_X6Y17          RAMS32                                       r  RAM_1/RAM_reg_0_31_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.509    14.850    RAM_1/RAM_reg_0_31_9_9/WCLK
    SLICE_X6Y17          RAMS32                                       r  RAM_1/RAM_reg_0_31_9_9/SP/CLK
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X6Y17          RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    14.839    RAM_1/RAM_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.934ns (18.440%)  route 4.131ns (81.560%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.631     5.152    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  IFC_1/sig_reg_rep[1]/Q
                         net (fo=117, routed)         2.313     7.921    IFC_1/sig_reg_rep[1]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.152     8.073 r  IFC_1/led_OBUF[3]_inst_i_1/O
                         net (fo=17, routed)          1.429     9.502    IFC_1/led_OBUF[0]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.326     9.828 r  IFC_1/sig_rep[0]_i_1/O
                         net (fo=2, routed)           0.390    10.217    IFC_1/sig_rep[0]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.513    14.854    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg[0]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X5Y12          FDRE (Setup_fdre_C_D)       -0.047    15.070    IFC_1/sig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 jadr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  jadr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  jadr_reg[14]/Q
                         net (fo=1, routed)           0.049     1.687    IFC_1/jadr_reg[15][13]
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.732 r  IFC_1/sig[14]_i_1/O
                         net (fo=1, routed)           0.000     1.732    IFC_1/sig[14]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  IFC_1/sig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     1.987    IFC_1/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  IFC_1/sig_reg[14]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.092     1.579    IFC_1/sig_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bradr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.402%)  route 0.107ns (36.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  bradr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bradr_reg[1]/Q
                         net (fo=1, routed)           0.107     1.724    IFC_1/bradr_reg[15][1]
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.045     1.769 r  IFC_1/sig_rep[1]_i_1/O
                         net (fo=2, routed)           0.000     1.769    IFC_1/sig_rep[1]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     1.987    IFC_1/clk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  IFC_1/sig_reg_rep[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092     1.601    IFC_1/sig_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bradr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  bradr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  bradr_reg[11]/Q
                         net (fo=1, routed)           0.095     1.710    IFC_1/bradr_reg[15][11]
    SLICE_X1Y13          LUT5 (Prop_lut5_I1_O)        0.045     1.755 r  IFC_1/sig[11]_i_1/O
                         net (fo=1, routed)           0.000     1.755    IFC_1/sig[11]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  IFC_1/sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.988    IFC_1/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  IFC_1/sig_reg[11]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091     1.580    IFC_1/sig_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 IFC_1/sig_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jadr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.252ns (79.170%)  route 0.066ns (20.830%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    IFC_1/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  IFC_1/sig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  IFC_1/sig_reg[14]/Q
                         net (fo=2, routed)           0.066     1.681    IFC_1/sig[14]
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.792 r  IFC_1/plusOp_carry__2/O[1]
                         net (fo=5, routed)           0.000     1.792    data1[14]
    SLICE_X2Y15          FDRE                                         r  jadr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  jadr_reg[14]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.130     1.617    jadr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bradr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  bradr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bradr_reg[7]/Q
                         net (fo=1, routed)           0.095     1.712    IFC_1/bradr_reg[15][7]
    SLICE_X1Y13          LUT5 (Prop_lut5_I1_O)        0.045     1.757 r  IFC_1/sig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.757    IFC_1/sig[7]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  IFC_1/sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.988    IFC_1/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  IFC_1/sig_reg[7]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.092     1.581    IFC_1/sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 bradr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.922%)  route 0.119ns (39.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  bradr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  bradr_reg[8]/Q
                         net (fo=1, routed)           0.119     1.734    IFC_1/bradr_reg[15][8]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.045     1.779 r  IFC_1/sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.779    IFC_1/sig[8]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  IFC_1/sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.859     1.986    IFC_1/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  IFC_1/sig_reg[8]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.091     1.599    IFC_1/sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 jadr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  jadr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  jadr_reg[13]/Q
                         net (fo=1, routed)           0.083     1.721    IFC_1/jadr_reg[15][12]
    SLICE_X3Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.766 r  IFC_1/sig[13]_i_1/O
                         net (fo=1, routed)           0.000     1.766    IFC_1/sig[13]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  IFC_1/sig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     1.987    IFC_1/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  IFC_1/sig_reg[13]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.092     1.579    IFC_1/sig_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 jadr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.860%)  route 0.120ns (39.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  jadr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  jadr_reg[10]/Q
                         net (fo=1, routed)           0.120     1.733    IFC_1/jadr_reg[15][9]
    SLICE_X4Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.778 r  IFC_1/sig[10]_i_1/O
                         net (fo=1, routed)           0.000     1.778    IFC_1/sig[10]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  IFC_1/sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.859     1.986    IFC_1/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  IFC_1/sig_reg[10]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.092     1.579    IFC_1/sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bradr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  bradr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  bradr_reg[12]/Q
                         net (fo=1, routed)           0.138     1.753    IFC_1/bradr_reg[15][12]
    SLICE_X3Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.798 r  IFC_1/sig[12]_i_1/O
                         net (fo=1, routed)           0.000     1.798    IFC_1/sig[12]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  IFC_1/sig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     1.987    IFC_1/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  IFC_1/sig_reg[12]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.091     1.579    IFC_1/sig_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 jadr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.467%)  route 0.119ns (34.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  jadr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128     1.603 r  jadr_reg[4]/Q
                         net (fo=1, routed)           0.119     1.722    IFC_1/jadr_reg[15][4]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.098     1.820 r  IFC_1/sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.820    IFC_1/sig[4]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  IFC_1/sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     1.987    IFC_1/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  IFC_1/sig_reg[4]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y12          FDRE (Hold_fdre_C_D)         0.091     1.600    IFC_1/sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y11   AFISROM/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y13   AFISROM/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y13   AFISROM/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y14   AFISROM/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y14   AFISROM/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y14   AFISROM/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y14   AFISROM/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y11   AFISROM/counter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X11Y11   AFISROM/counter_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    IDC_1/RB/regi_reg_r1_0_7_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    IDC_1/RB/regi_reg_r1_0_7_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y19    IDC_1/RB/regi_reg_r1_0_7_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y16    IDC_1/RB/regi_reg_r2_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    IDC_1/RB/regi_reg_r2_0_7_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    IDC_1/RB/regi_reg_r2_0_7_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    IDC_1/RB/regi_reg_r2_0_7_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    IDC_1/RB/regi_reg_r2_0_7_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    IDC_1/RB/regi_reg_r2_0_7_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    IDC_1/RB/regi_reg_r2_0_7_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y17    IDC_1/RB/regi_reg_r1_0_7_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y17    IDC_1/RB/regi_reg_r1_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y17    IDC_1/RB/regi_reg_r1_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y17    IDC_1/RB/regi_reg_r1_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y17    IDC_1/RB/regi_reg_r1_0_7_6_11/RAMC/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    RAM_1/RAM_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    RAM_1/RAM_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    RAM_1/RAM_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y15    RAM_1/RAM_reg_0_31_5_5/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y16    IDC_1/RB/regi_reg_r1_0_7_0_5/RAMA/CLK



