vhdtdtfi -prj test1 -o /home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/TimeFirstStage.vhi -module TimeFirstStage -template /opt/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work FourBitComparator.vhd -lib work EightBitComparator.vhd -lib work MantissaComparator.vhd -lib work FullAdder.vhd -lib work RCA.vhd -lib work Comparator.vhd -lib work CaseManager.vhd -lib work ComparingStage.vhd -lib work TimeFirstStage.vhd 
vhdtdtfi -lib work FourBitComparator.vhd -lib work EightBitComparator.vhd -lib work MantissaComparator.vhd -lib work FullAdder.vhd -lib work RCA.vhd -lib work Comparator.vhd -lib work CaseManager.vhd -lib work ComparingStage.vhd -lib work TimeFirstStage.vhd -prj test1 -o TimeFirstStage.spl -module TimeFirstStage -template /opt/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 TimeFirstStage.spl /home/ale/Desktop/VHDL_git/proj-reti-2023/final_version/TimeFirstStage.sym 
