
---------- Begin Simulation Statistics ----------
host_inst_rate                                 372931                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402612                       # Number of bytes of host memory used
host_seconds                                    53.63                       # Real time elapsed on the host
host_tick_rate                              323114269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017328                       # Number of seconds simulated
sim_ticks                                 17328430500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3280872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21800.602883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18944.424470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3223647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1247539500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1597                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1053821500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016955                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55627                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 18538.899431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 15388.361045                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969764                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      48850000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     38871000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2526                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 27516.129032                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 106.927767                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       853000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6253271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 21657.024724                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 18789.959245                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6193411                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1296389500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009573                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 59860                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1092692500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.975087                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.488922                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6253271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 21657.024724                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 18789.959245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6193411                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1296389500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009573                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                59860                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1092692500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56900                       # number of replacements
system.cpu.dcache.sampled_refs                  57924                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.488922                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6193684                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503807807500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2466                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11901298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 47846.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        57000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11901285                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         622000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        21000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                    1322365                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        21000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11901298                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 47846.153846                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        57000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11901285                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          622000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012724                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.514768                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11901298                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 47846.153846                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        57000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11901285                       # number of overall hits
system.cpu.icache.overall_miss_latency         622000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.514768                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11901285                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 52602.787786                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       551277216                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 10480                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            56125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2292                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               224500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.001742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          4                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          160000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.001742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     4                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55637                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       56489.799154                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40519.718757                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          46177                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              534393500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.170031                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         9460                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         383235500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.169995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    9458                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56747.826087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40773.913043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            13052000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       230                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9378000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  230                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2466                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2466                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.382636                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57933                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        56489.644970                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40519.499049                       # average overall mshr miss latency
system.l2.demand_hits                           48469                       # number of demand (read+write) hits
system.l2.demand_miss_latency               534618000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.163361                       # miss rate for demand accesses
system.l2.demand_misses                          9464                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          383395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.163327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     9462                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.558680                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.040614                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9153.420867                       # Average occupied blocks per context
system.l2.occ_blocks::1                    665.422040                       # Average occupied blocks per context
system.l2.overall_accesses                      57933                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       56489.644970                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  46869.557517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          48469                       # number of overall hits
system.l2.overall_miss_latency              534618000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.163361                       # miss rate for overall accesses
system.l2.overall_misses                         9464                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         934672716                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.344225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   19942                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.313740                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          3288                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          115                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        10595                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            10480                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           4890                       # number of replacements
system.l2.sampled_refs                          19823                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9818.842907                       # Cycle average of tags in use
system.l2.total_refs                            47231                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                              624                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27589835                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1667230                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1673783                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        76855                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1955400                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1966410                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        64993                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6757568                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.502787                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.793461                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2233216     33.05%     33.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2888421     42.74%     75.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        85254      1.26%     77.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        58695      0.87%     77.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       741583     10.97%     88.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       680334     10.07%     98.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         3280      0.05%     99.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1792      0.03%     99.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        64993      0.96%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6757568                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        76850                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2000019                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.706703                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.706703                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        24777                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           25                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10839                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13065939                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3779817                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2951425                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       305310                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           17                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         1548                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3541446                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3522983                       # DTB hits
system.switch_cpus_1.dtb.data_misses            18463                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1829943                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1812328                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            17615                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1711503                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1710655                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             848                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1966410                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1892042                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4867826                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        29565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13198355                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         92468                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.278251                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1892042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1667230                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.867597                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7062878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.868694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.787171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4087094     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         889770     12.60%     70.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          68061      0.96%     71.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          33685      0.48%     71.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         370867      5.25%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         602869      8.54%     85.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          22742      0.32%     86.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         465177      6.59%     92.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         522613      7.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7062878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  4147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1730592                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              392428                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.625030                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3541446                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1711503                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9177474                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11420447                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.743310                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6821706                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.616019                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11442825                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        79896                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles           782                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1910308                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       142023                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1791897                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12484586                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1829943                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       143139                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11484130                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           24                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       305310                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           39                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        79430                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         4279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5509                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       338219                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       294663                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5509                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        70228                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.415023                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.415023                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8041225     69.16%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1845654     15.87%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1740391     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11627270                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         9178                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000789                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         9177     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            1      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7062878                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.646251                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.285559                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1187084     16.81%     16.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2477180     35.07%     51.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2283850     32.34%     84.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        79849      1.13%     85.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       871046     12.33%     97.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       132435      1.88%     99.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        24084      0.34%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6820      0.10%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          530      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7062878                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.645285                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12092158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11627270                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1966396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1048                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       857818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1892043                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1892042                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       714996                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       661691                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1910308                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1791897                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7067025                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        17028                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          108                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3817794                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         7259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          666                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18214884                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12939881                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8762798                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2914814                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       305310                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         7931                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1800891                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        14924                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   316                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
