
NucleoF411RE_FPGA_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000545c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e0  080055fc  080055fc  000065fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058dc  080058dc  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  080058dc  080058dc  000068dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058e4  080058e4  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058e4  080058e4  000068e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080058e8  080058e8  000068e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080058ec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f0  20000068  08005954  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000858  08005954  00007858  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b43a  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f85  00000000  00000000  000124d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  00014458  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007ad  00000000  00000000  00014e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bea  00000000  00000000  00015615  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc3a  00000000  00000000  0002c1ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089ad2  00000000  00000000  00038e39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c290b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ff0  00000000  00000000  000c2950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000c5940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080055e4 	.word	0x080055e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080055e4 	.word	0x080055e4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <SPI_SEND_RECV>:
 */

#include "Intan_utils.h"
#include "main.h"

void SPI_SEND_RECV(SPI_HandleTypeDef *hspi, uint16_t *tx_ptr, uint16_t *rx_ptr, uint8_t size) {
 8000570:	b480      	push	{r7}
 8000572:	b087      	sub	sp, #28
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
 800057c:	70fb      	strb	r3, [r7, #3]
	uint16_t Size = size;
 800057e:	78fb      	ldrb	r3, [r7, #3]
 8000580:	827b      	strh	r3, [r7, #18]

	/* Variable used to alternate Rx and Tx during transfer */
	uint32_t txallowed = 1U;
 8000582:	2301      	movs	r3, #1
 8000584:	617b      	str	r3, [r7, #20]

	/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
	if (hspi->State != HAL_SPI_STATE_BUSY_RX) {
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800058c:	b2db      	uxtb	r3, r3
 800058e:	2b04      	cmp	r3, #4
 8000590:	d003      	beq.n	800059a <SPI_SEND_RECV+0x2a>
		hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	2205      	movs	r2, #5
 8000596:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	}

	/* Set the transaction information */
	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	2200      	movs	r2, #0
 800059e:	655a      	str	r2, [r3, #84]	@ 0x54
	hspi->pRxBuffPtr = (uint8_t *)rx_ptr;
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	639a      	str	r2, [r3, #56]	@ 0x38
	hspi->RxXferCount = Size;
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	8a7a      	ldrh	r2, [r7, #18]
 80005aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
	hspi->RxXferSize = Size;
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	8a7a      	ldrh	r2, [r7, #18]
 80005b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
	hspi->pTxBuffPtr = (uint8_t *)tx_ptr;
 80005b2:	68fb      	ldr	r3, [r7, #12]
 80005b4:	68ba      	ldr	r2, [r7, #8]
 80005b6:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi->TxXferCount = Size;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	8a7a      	ldrh	r2, [r7, #18]
 80005bc:	86da      	strh	r2, [r3, #54]	@ 0x36
	hspi->TxXferSize = Size;
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	8a7a      	ldrh	r2, [r7, #18]
 80005c2:	869a      	strh	r2, [r3, #52]	@ 0x34

	/* Init field not used in handle to zero */
	hspi->RxISR = NULL;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	2200      	movs	r2, #0
 80005c8:	641a      	str	r2, [r3, #64]	@ 0x40
	hspi->TxISR = NULL;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	2200      	movs	r2, #0
 80005ce:	645a      	str	r2, [r3, #68]	@ 0x44

	/* Check if the SPI is already enabled */
	if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80005da:	2b40      	cmp	r3, #64	@ 0x40
 80005dc:	d007      	beq.n	80005ee <SPI_SEND_RECV+0x7e>
		/* Enable SPI peripheral */
		__HAL_SPI_ENABLE(hspi);
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80005ec:	601a      	str	r2, [r3, #0]
	}

	// RESET CS_PIN
	if (hspi->Instance == SPI3) {
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a3c      	ldr	r2, [pc, #240]	@ (80006e4 <SPI_SEND_RECV+0x174>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d104      	bne.n	8000602 <SPI_SEND_RECV+0x92>
		RHS_SPI_CS_Port->BSRR = (uint32_t)RHS_SPI_CS_Pin << 16U;
 80005f8:	4b3b      	ldr	r3, [pc, #236]	@ (80006e8 <SPI_SEND_RECV+0x178>)
 80005fa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80005fe:	619a      	str	r2, [r3, #24]
 8000600:	e04d      	b.n	800069e <SPI_SEND_RECV+0x12e>
	} else if (hspi->Instance == SPI4) {
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a39      	ldr	r2, [pc, #228]	@ (80006ec <SPI_SEND_RECV+0x17c>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d148      	bne.n	800069e <SPI_SEND_RECV+0x12e>
		RHD_SPI_CS_Port->BSRR = (uint32_t)RHD_SPI_CS_Pin << 16U;
 800060c:	4b38      	ldr	r3, [pc, #224]	@ (80006f0 <SPI_SEND_RECV+0x180>)
 800060e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000612:	619a      	str	r2, [r3, #24]
	}

	while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 8000614:	e043      	b.n	800069e <SPI_SEND_RECV+0x12e>
		/* Check TXE flag */
		if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U)) {
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	689b      	ldr	r3, [r3, #8]
 800061c:	f003 0302 	and.w	r3, r3, #2
 8000620:	2b02      	cmp	r3, #2
 8000622:	d11b      	bne.n	800065c <SPI_SEND_RECV+0xec>
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8000628:	b29b      	uxth	r3, r3
 800062a:	2b00      	cmp	r3, #0
 800062c:	d016      	beq.n	800065c <SPI_SEND_RECV+0xec>
 800062e:	697b      	ldr	r3, [r7, #20]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d113      	bne.n	800065c <SPI_SEND_RECV+0xec>
			hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000634:	68fb      	ldr	r3, [r7, #12]
 8000636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000638:	881a      	ldrh	r2, [r3, #0]
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	60da      	str	r2, [r3, #12]
			hspi->pTxBuffPtr += sizeof(uint16_t);
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000644:	1c9a      	adds	r2, r3, #2
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	631a      	str	r2, [r3, #48]	@ 0x30
			hspi->TxXferCount--;
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800064e:	b29b      	uxth	r3, r3
 8000650:	3b01      	subs	r3, #1
 8000652:	b29a      	uxth	r2, r3
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	86da      	strh	r2, [r3, #54]	@ 0x36
			/* Next Data is a reception (Rx). Tx not allowed */
			txallowed = 0U;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]
		}

		/* Check RXNE flag */
		if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U)) {
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	689b      	ldr	r3, [r3, #8]
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	2b01      	cmp	r3, #1
 8000668:	d119      	bne.n	800069e <SPI_SEND_RECV+0x12e>
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800066e:	b29b      	uxth	r3, r3
 8000670:	2b00      	cmp	r3, #0
 8000672:	d014      	beq.n	800069e <SPI_SEND_RECV+0x12e>
			*((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	68da      	ldr	r2, [r3, #12]
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800067e:	b292      	uxth	r2, r2
 8000680:	801a      	strh	r2, [r3, #0]
			hspi->pRxBuffPtr += sizeof(uint16_t);
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000686:	1c9a      	adds	r2, r3, #2
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	639a      	str	r2, [r3, #56]	@ 0x38
			hspi->RxXferCount--;
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8000690:	b29b      	uxth	r3, r3
 8000692:	3b01      	subs	r3, #1
 8000694:	b29a      	uxth	r2, r3
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	87da      	strh	r2, [r3, #62]	@ 0x3e
			/* Next Data is a Transmission (Tx). Tx is allowed */
			txallowed = 1U;
 800069a:	2301      	movs	r3, #1
 800069c:	617b      	str	r3, [r7, #20]
	while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) {
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d1b6      	bne.n	8000616 <SPI_SEND_RECV+0xa6>
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d1b1      	bne.n	8000616 <SPI_SEND_RECV+0xa6>
		}
	}

	// SET CS_PIN
	if (hspi->Instance == SPI3){
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a0b      	ldr	r2, [pc, #44]	@ (80006e4 <SPI_SEND_RECV+0x174>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d103      	bne.n	80006c4 <SPI_SEND_RECV+0x154>
		RHS_SPI_CS_Port->BSRR = RHS_SPI_CS_Pin;
 80006bc:	4b0a      	ldr	r3, [pc, #40]	@ (80006e8 <SPI_SEND_RECV+0x178>)
 80006be:	2204      	movs	r2, #4
 80006c0:	619a      	str	r2, [r3, #24]
	} else if (hspi->Instance == SPI4) {
		RHD_SPI_CS_Port->BSRR = RHD_SPI_CS_Pin;
	}
}
 80006c2:	e008      	b.n	80006d6 <SPI_SEND_RECV+0x166>
	} else if (hspi->Instance == SPI4) {
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a08      	ldr	r2, [pc, #32]	@ (80006ec <SPI_SEND_RECV+0x17c>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d103      	bne.n	80006d6 <SPI_SEND_RECV+0x166>
		RHD_SPI_CS_Port->BSRR = RHD_SPI_CS_Pin;
 80006ce:	4b08      	ldr	r3, [pc, #32]	@ (80006f0 <SPI_SEND_RECV+0x180>)
 80006d0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006d4:	619a      	str	r2, [r3, #24]
}
 80006d6:	bf00      	nop
 80006d8:	371c      	adds	r7, #28
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	40003c00 	.word	0x40003c00
 80006e8:	40020c00 	.word	0x40020c00
 80006ec:	40013400 	.word	0x40013400
 80006f0:	40020400 	.word	0x40020400

080006f4 <INIT_RHD>:
 *      Author: david
 */

#include "Intan_utils.h"

int INIT_RHD(SPI_HandleTypeDef *hspi){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08e      	sub	sp, #56	@ 0x38
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	uint16_t tx_vector;
	uint16_t rx_vector[1];
	uint8_t data_size = 1; //Number of Bytes to send
 80006fc:	2301      	movs	r3, #1
 80006fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t reg_address;
	uint8_t reg_value;
	uint16_t formated_value;
	uint8_t bit_shifting = 1;
 8000702:	2301      	movs	r3, #1
 8000704:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	const char *rhd_versions[] = {"RHD2132", "RHD2216", "RHD2164"};
 8000708:	4a48      	ldr	r2, [pc, #288]	@ (800082c <INIT_RHD+0x138>)
 800070a:	f107 030c 	add.w	r3, r7, #12
 800070e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000710:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	const char *rhd_detected = rhd_versions[2];
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	633b      	str	r3, [r7, #48]	@ 0x30
	int intan_connected = 1;
 8000718:	2301      	movs	r3, #1
 800071a:	623b      	str	r3, [r7, #32]
	//SET CS_PIN
	RHD_SPI_CS_Port->BSRR = RHD_SPI_CS_Pin;
 800071c:	4b44      	ldr	r3, [pc, #272]	@ (8000830 <INIT_RHD+0x13c>)
 800071e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000722:	619a      	str	r2, [r3, #24]

	for (int i = 0; i<9 ; i++){
 8000724:	2300      	movs	r3, #0
 8000726:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000728:	e00e      	b.n	8000748 <INIT_RHD+0x54>
		// Register 63 for DUMMY READ on BOOT
		tx_vector = 0b1111111100000000;
 800072a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800072e:	837b      	strh	r3, [r7, #26]
		SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000730:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000734:	f107 0218 	add.w	r2, r7, #24
 8000738:	f107 011a 	add.w	r1, r7, #26
 800073c:	6878      	ldr	r0, [r7, #4]
 800073e:	f7ff ff17 	bl	8000570 <SPI_SEND_RECV>
	for (int i = 0; i<9 ; i++){
 8000742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000744:	3301      	adds	r3, #1
 8000746:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800074a:	2b08      	cmp	r3, #8
 800074c:	dded      	ble.n	800072a <INIT_RHD+0x36>

	}

	//Read Register 63
	reg_address = 0b11111111;
 800074e:	23ff      	movs	r3, #255	@ 0xff
 8000750:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000752:	2300      	movs	r3, #0
 8000754:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000756:	7ffb      	ldrb	r3, [r7, #31]
 8000758:	021b      	lsls	r3, r3, #8
 800075a:	b21a      	sxth	r2, r3
 800075c:	7fbb      	ldrb	r3, [r7, #30]
 800075e:	b21b      	sxth	r3, r3
 8000760:	4313      	orrs	r3, r2
 8000762:	b21b      	sxth	r3, r3
 8000764:	b29b      	uxth	r3, r3
 8000766:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000768:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800076c:	f107 0218 	add.w	r2, r7, #24
 8000770:	f107 011a 	add.w	r1, r7, #26
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff fefb 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 800077a:	8b3b      	ldrh	r3, [r7, #24]
 800077c:	461a      	mov	r2, r3
 800077e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000782:	fa02 f303 	lsl.w	r3, r2, r3
 8000786:	83bb      	strh	r3, [r7, #28]


	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000788:	23ff      	movs	r3, #255	@ 0xff
 800078a:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 800078c:	2300      	movs	r3, #0
 800078e:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000790:	7ffb      	ldrb	r3, [r7, #31]
 8000792:	021b      	lsls	r3, r3, #8
 8000794:	b21a      	sxth	r2, r3
 8000796:	7fbb      	ldrb	r3, [r7, #30]
 8000798:	b21b      	sxth	r3, r3
 800079a:	4313      	orrs	r3, r2
 800079c:	b21b      	sxth	r3, r3
 800079e:	b29b      	uxth	r3, r3
 80007a0:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80007a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80007a6:	f107 0218 	add.w	r2, r7, #24
 80007aa:	f107 011a 	add.w	r1, r7, #26
 80007ae:	6878      	ldr	r0, [r7, #4]
 80007b0:	f7ff fede 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 80007b4:	8b3b      	ldrh	r3, [r7, #24]
 80007b6:	461a      	mov	r2, r3
 80007b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80007bc:	fa02 f303 	lsl.w	r3, r2, r3
 80007c0:	83bb      	strh	r3, [r7, #28]


	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 80007c2:	23ff      	movs	r3, #255	@ 0xff
 80007c4:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 80007c6:	2300      	movs	r3, #0
 80007c8:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80007ca:	7ffb      	ldrb	r3, [r7, #31]
 80007cc:	021b      	lsls	r3, r3, #8
 80007ce:	b21a      	sxth	r2, r3
 80007d0:	7fbb      	ldrb	r3, [r7, #30]
 80007d2:	b21b      	sxth	r3, r3
 80007d4:	4313      	orrs	r3, r2
 80007d6:	b21b      	sxth	r3, r3
 80007d8:	b29b      	uxth	r3, r3
 80007da:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80007dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80007e0:	f107 0218 	add.w	r2, r7, #24
 80007e4:	f107 011a 	add.w	r1, r7, #26
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f7ff fec1 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 80007ee:	8b3b      	ldrh	r3, [r7, #24]
 80007f0:	461a      	mov	r2, r3
 80007f2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80007f6:	fa02 f303 	lsl.w	r3, r2, r3
 80007fa:	83bb      	strh	r3, [r7, #28]

	if (formated_value == 0x01){
 80007fc:	8bbb      	ldrh	r3, [r7, #28]
 80007fe:	2b01      	cmp	r3, #1
 8000800:	d102      	bne.n	8000808 <INIT_RHD+0x114>
		rhd_detected = rhd_versions[0];
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	633b      	str	r3, [r7, #48]	@ 0x30
 8000806:	e015      	b.n	8000834 <INIT_RHD+0x140>
	}
	else if (formated_value == 0x02){
 8000808:	8bbb      	ldrh	r3, [r7, #28]
 800080a:	2b02      	cmp	r3, #2
 800080c:	d102      	bne.n	8000814 <INIT_RHD+0x120>
		rhd_detected = rhd_versions[1];
 800080e:	693b      	ldr	r3, [r7, #16]
 8000810:	633b      	str	r3, [r7, #48]	@ 0x30
 8000812:	e00f      	b.n	8000834 <INIT_RHD+0x140>
	}
	else if (formated_value == 0x04){
 8000814:	8bbb      	ldrh	r3, [r7, #28]
 8000816:	2b04      	cmp	r3, #4
 8000818:	d102      	bne.n	8000820 <INIT_RHD+0x12c>
		rhd_detected = rhd_versions[2];
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	633b      	str	r3, [r7, #48]	@ 0x30
 800081e:	e009      	b.n	8000834 <INIT_RHD+0x140>
	}
	else
	{
		intan_connected = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	623b      	str	r3, [r7, #32]
		return intan_connected;
 8000824:	6a3b      	ldr	r3, [r7, #32]
 8000826:	f000 bc07 	b.w	8001038 <INIT_RHD+0x944>
 800082a:	bf00      	nop
 800082c:	080057a4 	.word	0x080057a4
 8000830:	40020400 	.word	0x40020400
	}


	// Register 0 - ADC config.
	reg_address = 0b10000000;
 8000834:	2380      	movs	r3, #128	@ 0x80
 8000836:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11011110;
 8000838:	23de      	movs	r3, #222	@ 0xde
 800083a:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 800083c:	7ffb      	ldrb	r3, [r7, #31]
 800083e:	021b      	lsls	r3, r3, #8
 8000840:	b21a      	sxth	r2, r3
 8000842:	7fbb      	ldrb	r3, [r7, #30]
 8000844:	b21b      	sxth	r3, r3
 8000846:	4313      	orrs	r3, r2
 8000848:	b21b      	sxth	r3, r3
 800084a:	b29b      	uxth	r3, r3
 800084c:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 800084e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000852:	f107 0218 	add.w	r2, r7, #24
 8000856:	f107 011a 	add.w	r1, r7, #26
 800085a:	6878      	ldr	r0, [r7, #4]
 800085c:	f7ff fe88 	bl	8000570 <SPI_SEND_RECV>

	// Register 1 - Supply sensor & ADC buffer bias current
	reg_address = 0b10000001;
 8000860:	2381      	movs	r3, #129	@ 0x81
 8000862:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00100000; //(ADC BUFFER BIAS AT 32)
 8000864:	2320      	movs	r3, #32
 8000866:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000868:	7ffb      	ldrb	r3, [r7, #31]
 800086a:	021b      	lsls	r3, r3, #8
 800086c:	b21a      	sxth	r2, r3
 800086e:	7fbb      	ldrb	r3, [r7, #30]
 8000870:	b21b      	sxth	r3, r3
 8000872:	4313      	orrs	r3, r2
 8000874:	b21b      	sxth	r3, r3
 8000876:	b29b      	uxth	r3, r3
 8000878:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 800087a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800087e:	f107 0218 	add.w	r2, r7, #24
 8000882:	f107 011a 	add.w	r1, r7, #26
 8000886:	6878      	ldr	r0, [r7, #4]
 8000888:	f7ff fe72 	bl	8000570 <SPI_SEND_RECV>

	// Register 2 - MUX bias current
	reg_address = 0b10000010;
 800088c:	2382      	movs	r3, #130	@ 0x82
 800088e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00101000; //(MUX BIAS AT 40)
 8000890:	2328      	movs	r3, #40	@ 0x28
 8000892:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000894:	7ffb      	ldrb	r3, [r7, #31]
 8000896:	021b      	lsls	r3, r3, #8
 8000898:	b21a      	sxth	r2, r3
 800089a:	7fbb      	ldrb	r3, [r7, #30]
 800089c:	b21b      	sxth	r3, r3
 800089e:	4313      	orrs	r3, r2
 80008a0:	b21b      	sxth	r3, r3
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80008a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008aa:	f107 0218 	add.w	r2, r7, #24
 80008ae:	f107 011a 	add.w	r1, r7, #26
 80008b2:	6878      	ldr	r0, [r7, #4]
 80008b4:	f7ff fe5c 	bl	8000570 <SPI_SEND_RECV>

	// Register 3 - MUX Load, Temp sensor, Aux digital output
	reg_address = 0b10000011;
 80008b8:	2383      	movs	r3, #131	@ 0x83
 80008ba:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000010;
 80008bc:	2302      	movs	r3, #2
 80008be:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80008c0:	7ffb      	ldrb	r3, [r7, #31]
 80008c2:	021b      	lsls	r3, r3, #8
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	7fbb      	ldrb	r3, [r7, #30]
 80008c8:	b21b      	sxth	r3, r3
 80008ca:	4313      	orrs	r3, r2
 80008cc:	b21b      	sxth	r3, r3
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80008d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008d6:	f107 0218 	add.w	r2, r7, #24
 80008da:	f107 011a 	add.w	r1, r7, #26
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f7ff fe46 	bl	8000570 <SPI_SEND_RECV>

	// Register 4 - ADC output format & DSP offset removal
	reg_address = 0b10000100;
 80008e4:	2384      	movs	r3, #132	@ 0x84
 80008e6:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11010110;
 80008e8:	23d6      	movs	r3, #214	@ 0xd6
 80008ea:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80008ec:	7ffb      	ldrb	r3, [r7, #31]
 80008ee:	021b      	lsls	r3, r3, #8
 80008f0:	b21a      	sxth	r2, r3
 80008f2:	7fbb      	ldrb	r3, [r7, #30]
 80008f4:	b21b      	sxth	r3, r3
 80008f6:	4313      	orrs	r3, r2
 80008f8:	b21b      	sxth	r3, r3
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80008fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000902:	f107 0218 	add.w	r2, r7, #24
 8000906:	f107 011a 	add.w	r1, r7, #26
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f7ff fe30 	bl	8000570 <SPI_SEND_RECV>

	// Register 5 - Impedance check control
	reg_address = 0b10000101;
 8000910:	2385      	movs	r3, #133	@ 0x85
 8000912:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000914:	2300      	movs	r3, #0
 8000916:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000918:	7ffb      	ldrb	r3, [r7, #31]
 800091a:	021b      	lsls	r3, r3, #8
 800091c:	b21a      	sxth	r2, r3
 800091e:	7fbb      	ldrb	r3, [r7, #30]
 8000920:	b21b      	sxth	r3, r3
 8000922:	4313      	orrs	r3, r2
 8000924:	b21b      	sxth	r3, r3
 8000926:	b29b      	uxth	r3, r3
 8000928:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 800092a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800092e:	f107 0218 	add.w	r2, r7, #24
 8000932:	f107 011a 	add.w	r1, r7, #26
 8000936:	6878      	ldr	r0, [r7, #4]
 8000938:	f7ff fe1a 	bl	8000570 <SPI_SEND_RECV>

	// Register 6 - Impedance check DAC [unchanged]
	reg_address = 0b10000110;
 800093c:	2386      	movs	r3, #134	@ 0x86
 800093e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000940:	2300      	movs	r3, #0
 8000942:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000944:	7ffb      	ldrb	r3, [r7, #31]
 8000946:	021b      	lsls	r3, r3, #8
 8000948:	b21a      	sxth	r2, r3
 800094a:	7fbb      	ldrb	r3, [r7, #30]
 800094c:	b21b      	sxth	r3, r3
 800094e:	4313      	orrs	r3, r2
 8000950:	b21b      	sxth	r3, r3
 8000952:	b29b      	uxth	r3, r3
 8000954:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000956:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800095a:	f107 0218 	add.w	r2, r7, #24
 800095e:	f107 011a 	add.w	r1, r7, #26
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff fe04 	bl	8000570 <SPI_SEND_RECV>

	// Register 7 - Impedance check amplifier select [unchanged]
	reg_address = 0b10000111;
 8000968:	2387      	movs	r3, #135	@ 0x87
 800096a:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 800096c:	2300      	movs	r3, #0
 800096e:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000970:	7ffb      	ldrb	r3, [r7, #31]
 8000972:	021b      	lsls	r3, r3, #8
 8000974:	b21a      	sxth	r2, r3
 8000976:	7fbb      	ldrb	r3, [r7, #30]
 8000978:	b21b      	sxth	r3, r3
 800097a:	4313      	orrs	r3, r2
 800097c:	b21b      	sxth	r3, r3
 800097e:	b29b      	uxth	r3, r3
 8000980:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000982:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000986:	f107 0218 	add.w	r2, r7, #24
 800098a:	f107 011a 	add.w	r1, r7, #26
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f7ff fdee 	bl	8000570 <SPI_SEND_RECV>

	// Register 8-13 - On-chip amplifier bandwidth select
	// 	Reg. 8 -> 30
	reg_address = 0b10001000;
 8000994:	2388      	movs	r3, #136	@ 0x88
 8000996:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00011110;
 8000998:	231e      	movs	r3, #30
 800099a:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 800099c:	7ffb      	ldrb	r3, [r7, #31]
 800099e:	021b      	lsls	r3, r3, #8
 80009a0:	b21a      	sxth	r2, r3
 80009a2:	7fbb      	ldrb	r3, [r7, #30]
 80009a4:	b21b      	sxth	r3, r3
 80009a6:	4313      	orrs	r3, r2
 80009a8:	b21b      	sxth	r3, r3
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80009ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80009b2:	f107 0218 	add.w	r2, r7, #24
 80009b6:	f107 011a 	add.w	r1, r7, #26
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f7ff fdd8 	bl	8000570 <SPI_SEND_RECV>

	// 	Reg. 9 -> 5
	reg_address = 0b10001001;
 80009c0:	2389      	movs	r3, #137	@ 0x89
 80009c2:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000101;
 80009c4:	2305      	movs	r3, #5
 80009c6:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80009c8:	7ffb      	ldrb	r3, [r7, #31]
 80009ca:	021b      	lsls	r3, r3, #8
 80009cc:	b21a      	sxth	r2, r3
 80009ce:	7fbb      	ldrb	r3, [r7, #30]
 80009d0:	b21b      	sxth	r3, r3
 80009d2:	4313      	orrs	r3, r2
 80009d4:	b21b      	sxth	r3, r3
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 80009da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80009de:	f107 0218 	add.w	r2, r7, #24
 80009e2:	f107 011a 	add.w	r1, r7, #26
 80009e6:	6878      	ldr	r0, [r7, #4]
 80009e8:	f7ff fdc2 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 10 -> 43
	reg_address = 0b10001010;
 80009ec:	238a      	movs	r3, #138	@ 0x8a
 80009ee:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00101011;
 80009f0:	232b      	movs	r3, #43	@ 0x2b
 80009f2:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 80009f4:	7ffb      	ldrb	r3, [r7, #31]
 80009f6:	021b      	lsls	r3, r3, #8
 80009f8:	b21a      	sxth	r2, r3
 80009fa:	7fbb      	ldrb	r3, [r7, #30]
 80009fc:	b21b      	sxth	r3, r3
 80009fe:	4313      	orrs	r3, r2
 8000a00:	b21b      	sxth	r3, r3
 8000a02:	b29b      	uxth	r3, r3
 8000a04:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000a06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a0a:	f107 0218 	add.w	r2, r7, #24
 8000a0e:	f107 011a 	add.w	r1, r7, #26
 8000a12:	6878      	ldr	r0, [r7, #4]
 8000a14:	f7ff fdac 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 11 -> 6
	reg_address = 0b10001011;
 8000a18:	238b      	movs	r3, #139	@ 0x8b
 8000a1a:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000110;
 8000a1c:	2306      	movs	r3, #6
 8000a1e:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000a20:	7ffb      	ldrb	r3, [r7, #31]
 8000a22:	021b      	lsls	r3, r3, #8
 8000a24:	b21a      	sxth	r2, r3
 8000a26:	7fbb      	ldrb	r3, [r7, #30]
 8000a28:	b21b      	sxth	r3, r3
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	b21b      	sxth	r3, r3
 8000a2e:	b29b      	uxth	r3, r3
 8000a30:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000a32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a36:	f107 0218 	add.w	r2, r7, #24
 8000a3a:	f107 011a 	add.w	r1, r7, #26
 8000a3e:	6878      	ldr	r0, [r7, #4]
 8000a40:	f7ff fd96 	bl	8000570 <SPI_SEND_RECV>

	// 	Reg. 12 -> 54
	reg_address = 0b10001100;
 8000a44:	238c      	movs	r3, #140	@ 0x8c
 8000a46:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00110110;
 8000a48:	2336      	movs	r3, #54	@ 0x36
 8000a4a:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000a4c:	7ffb      	ldrb	r3, [r7, #31]
 8000a4e:	021b      	lsls	r3, r3, #8
 8000a50:	b21a      	sxth	r2, r3
 8000a52:	7fbb      	ldrb	r3, [r7, #30]
 8000a54:	b21b      	sxth	r3, r3
 8000a56:	4313      	orrs	r3, r2
 8000a58:	b21b      	sxth	r3, r3
 8000a5a:	b29b      	uxth	r3, r3
 8000a5c:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a62:	f107 0218 	add.w	r2, r7, #24
 8000a66:	f107 011a 	add.w	r1, r7, #26
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f7ff fd80 	bl	8000570 <SPI_SEND_RECV>

	// 	Reg. 13 -> 0
	reg_address = 0b10001101;
 8000a70:	238d      	movs	r3, #141	@ 0x8d
 8000a72:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000a74:	2300      	movs	r3, #0
 8000a76:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000a78:	7ffb      	ldrb	r3, [r7, #31]
 8000a7a:	021b      	lsls	r3, r3, #8
 8000a7c:	b21a      	sxth	r2, r3
 8000a7e:	7fbb      	ldrb	r3, [r7, #30]
 8000a80:	b21b      	sxth	r3, r3
 8000a82:	4313      	orrs	r3, r2
 8000a84:	b21b      	sxth	r3, r3
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000a8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000a8e:	f107 0218 	add.w	r2, r7, #24
 8000a92:	f107 011a 	add.w	r1, r7, #26
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f7ff fd6a 	bl	8000570 <SPI_SEND_RECV>

	// Register 14-21 - Individual amplifier power
	//	Reg. 14
	reg_address = 0b10001110;
 8000a9c:	238e      	movs	r3, #142	@ 0x8e
 8000a9e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000aa0:	23ff      	movs	r3, #255	@ 0xff
 8000aa2:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000aa4:	7ffb      	ldrb	r3, [r7, #31]
 8000aa6:	021b      	lsls	r3, r3, #8
 8000aa8:	b21a      	sxth	r2, r3
 8000aaa:	7fbb      	ldrb	r3, [r7, #30]
 8000aac:	b21b      	sxth	r3, r3
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	b21b      	sxth	r3, r3
 8000ab2:	b29b      	uxth	r3, r3
 8000ab4:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000ab6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000aba:	f107 0218 	add.w	r2, r7, #24
 8000abe:	f107 011a 	add.w	r1, r7, #26
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f7ff fd54 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 15
	reg_address = 0b10001111;
 8000ac8:	238f      	movs	r3, #143	@ 0x8f
 8000aca:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000acc:	23ff      	movs	r3, #255	@ 0xff
 8000ace:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000ad0:	7ffb      	ldrb	r3, [r7, #31]
 8000ad2:	021b      	lsls	r3, r3, #8
 8000ad4:	b21a      	sxth	r2, r3
 8000ad6:	7fbb      	ldrb	r3, [r7, #30]
 8000ad8:	b21b      	sxth	r3, r3
 8000ada:	4313      	orrs	r3, r2
 8000adc:	b21b      	sxth	r3, r3
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000ae2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ae6:	f107 0218 	add.w	r2, r7, #24
 8000aea:	f107 011a 	add.w	r1, r7, #26
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f7ff fd3e 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 16
	reg_address = 0b10010000;
 8000af4:	2390      	movs	r3, #144	@ 0x90
 8000af6:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000af8:	23ff      	movs	r3, #255	@ 0xff
 8000afa:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000afc:	7ffb      	ldrb	r3, [r7, #31]
 8000afe:	021b      	lsls	r3, r3, #8
 8000b00:	b21a      	sxth	r2, r3
 8000b02:	7fbb      	ldrb	r3, [r7, #30]
 8000b04:	b21b      	sxth	r3, r3
 8000b06:	4313      	orrs	r3, r2
 8000b08:	b21b      	sxth	r3, r3
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000b0e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b12:	f107 0218 	add.w	r2, r7, #24
 8000b16:	f107 011a 	add.w	r1, r7, #26
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	f7ff fd28 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 17
	reg_address = 0b10010001;
 8000b20:	2391      	movs	r3, #145	@ 0x91
 8000b22:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000b24:	23ff      	movs	r3, #255	@ 0xff
 8000b26:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000b28:	7ffb      	ldrb	r3, [r7, #31]
 8000b2a:	021b      	lsls	r3, r3, #8
 8000b2c:	b21a      	sxth	r2, r3
 8000b2e:	7fbb      	ldrb	r3, [r7, #30]
 8000b30:	b21b      	sxth	r3, r3
 8000b32:	4313      	orrs	r3, r2
 8000b34:	b21b      	sxth	r3, r3
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000b3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b3e:	f107 0218 	add.w	r2, r7, #24
 8000b42:	f107 011a 	add.w	r1, r7, #26
 8000b46:	6878      	ldr	r0, [r7, #4]
 8000b48:	f7ff fd12 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 18
	reg_address = 0b10010010;
 8000b4c:	2392      	movs	r3, #146	@ 0x92
 8000b4e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000b50:	23ff      	movs	r3, #255	@ 0xff
 8000b52:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000b54:	7ffb      	ldrb	r3, [r7, #31]
 8000b56:	021b      	lsls	r3, r3, #8
 8000b58:	b21a      	sxth	r2, r3
 8000b5a:	7fbb      	ldrb	r3, [r7, #30]
 8000b5c:	b21b      	sxth	r3, r3
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	b21b      	sxth	r3, r3
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000b66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b6a:	f107 0218 	add.w	r2, r7, #24
 8000b6e:	f107 011a 	add.w	r1, r7, #26
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f7ff fcfc 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 19
	reg_address = 0b10010011;
 8000b78:	2393      	movs	r3, #147	@ 0x93
 8000b7a:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000b7c:	23ff      	movs	r3, #255	@ 0xff
 8000b7e:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000b80:	7ffb      	ldrb	r3, [r7, #31]
 8000b82:	021b      	lsls	r3, r3, #8
 8000b84:	b21a      	sxth	r2, r3
 8000b86:	7fbb      	ldrb	r3, [r7, #30]
 8000b88:	b21b      	sxth	r3, r3
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	b21b      	sxth	r3, r3
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000b92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b96:	f107 0218 	add.w	r2, r7, #24
 8000b9a:	f107 011a 	add.w	r1, r7, #26
 8000b9e:	6878      	ldr	r0, [r7, #4]
 8000ba0:	f7ff fce6 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 20
	reg_address = 0b10010100;
 8000ba4:	2394      	movs	r3, #148	@ 0x94
 8000ba6:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000ba8:	23ff      	movs	r3, #255	@ 0xff
 8000baa:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000bac:	7ffb      	ldrb	r3, [r7, #31]
 8000bae:	021b      	lsls	r3, r3, #8
 8000bb0:	b21a      	sxth	r2, r3
 8000bb2:	7fbb      	ldrb	r3, [r7, #30]
 8000bb4:	b21b      	sxth	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	b21b      	sxth	r3, r3
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000bbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bc2:	f107 0218 	add.w	r2, r7, #24
 8000bc6:	f107 011a 	add.w	r1, r7, #26
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f7ff fcd0 	bl	8000570 <SPI_SEND_RECV>

	//	Reg. 21
	reg_address = 0b10010101;
 8000bd0:	2395      	movs	r3, #149	@ 0x95
 8000bd2:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b11111111;
 8000bd4:	23ff      	movs	r3, #255	@ 0xff
 8000bd6:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000bd8:	7ffb      	ldrb	r3, [r7, #31]
 8000bda:	021b      	lsls	r3, r3, #8
 8000bdc:	b21a      	sxth	r2, r3
 8000bde:	7fbb      	ldrb	r3, [r7, #30]
 8000be0:	b21b      	sxth	r3, r3
 8000be2:	4313      	orrs	r3, r2
 8000be4:	b21b      	sxth	r3, r3
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000bea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000bee:	f107 0218 	add.w	r2, r7, #24
 8000bf2:	f107 011a 	add.w	r1, r7, #26
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f7ff fcba 	bl	8000570 <SPI_SEND_RECV>

	// Calibrate ADC
	HAL_Delay(100);
 8000bfc:	2064      	movs	r0, #100	@ 0x64
 8000bfe:	f001 f949 	bl	8001e94 <HAL_Delay>
	reg_address = 0b01010101;
 8000c02:	2355      	movs	r3, #85	@ 0x55
 8000c04:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000c06:	2300      	movs	r3, #0
 8000c08:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000c0a:	7ffb      	ldrb	r3, [r7, #31]
 8000c0c:	021b      	lsls	r3, r3, #8
 8000c0e:	b21a      	sxth	r2, r3
 8000c10:	7fbb      	ldrb	r3, [r7, #30]
 8000c12:	b21b      	sxth	r3, r3
 8000c14:	4313      	orrs	r3, r2
 8000c16:	b21b      	sxth	r3, r3
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000c1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c20:	f107 0218 	add.w	r2, r7, #24
 8000c24:	f107 011a 	add.w	r1, r7, #26
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f7ff fca1 	bl	8000570 <SPI_SEND_RECV>

	for (int i = 0; i<9 ; i++){
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c32:	e018      	b.n	8000c66 <INIT_RHD+0x572>
		// Register 63 for DUMMY READ on BOOT
		reg_address = 0b11111111;
 8000c34:	23ff      	movs	r3, #255	@ 0xff
 8000c36:	77fb      	strb	r3, [r7, #31]
		reg_value = 0b00000000;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	77bb      	strb	r3, [r7, #30]
		tx_vector = (reg_address << 8) | reg_value;
 8000c3c:	7ffb      	ldrb	r3, [r7, #31]
 8000c3e:	021b      	lsls	r3, r3, #8
 8000c40:	b21a      	sxth	r2, r3
 8000c42:	7fbb      	ldrb	r3, [r7, #30]
 8000c44:	b21b      	sxth	r3, r3
 8000c46:	4313      	orrs	r3, r2
 8000c48:	b21b      	sxth	r3, r3
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	837b      	strh	r3, [r7, #26]
		SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000c4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c52:	f107 0218 	add.w	r2, r7, #24
 8000c56:	f107 011a 	add.w	r1, r7, #26
 8000c5a:	6878      	ldr	r0, [r7, #4]
 8000c5c:	f7ff fc88 	bl	8000570 <SPI_SEND_RECV>
	for (int i = 0; i<9 ; i++){
 8000c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c62:	3301      	adds	r3, #1
 8000c64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c68:	2b08      	cmp	r3, #8
 8000c6a:	dde3      	ble.n	8000c34 <INIT_RHD+0x540>

	}

	//Read Register 59 MISO MARKER
	reg_address = 0b11111011;
 8000c6c:	23fb      	movs	r3, #251	@ 0xfb
 8000c6e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000c70:	2300      	movs	r3, #0
 8000c72:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000c74:	7ffb      	ldrb	r3, [r7, #31]
 8000c76:	021b      	lsls	r3, r3, #8
 8000c78:	b21a      	sxth	r2, r3
 8000c7a:	7fbb      	ldrb	r3, [r7, #30]
 8000c7c:	b21b      	sxth	r3, r3
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	b21b      	sxth	r3, r3
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000c86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000c8a:	f107 0218 	add.w	r2, r7, #24
 8000c8e:	f107 011a 	add.w	r1, r7, #26
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f7ff fc6c 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000c98:	8b3b      	ldrh	r3, [r7, #24]
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca4:	83bb      	strh	r3, [r7, #28]

	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000ca6:	23ff      	movs	r3, #255	@ 0xff
 8000ca8:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000caa:	2300      	movs	r3, #0
 8000cac:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000cae:	7ffb      	ldrb	r3, [r7, #31]
 8000cb0:	021b      	lsls	r3, r3, #8
 8000cb2:	b21a      	sxth	r2, r3
 8000cb4:	7fbb      	ldrb	r3, [r7, #30]
 8000cb6:	b21b      	sxth	r3, r3
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	b21b      	sxth	r3, r3
 8000cbc:	b29b      	uxth	r3, r3
 8000cbe:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000cc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cc4:	f107 0218 	add.w	r2, r7, #24
 8000cc8:	f107 011a 	add.w	r1, r7, #26
 8000ccc:	6878      	ldr	r0, [r7, #4]
 8000cce:	f7ff fc4f 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000cd2:	8b3b      	ldrh	r3, [r7, #24]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	83bb      	strh	r3, [r7, #28]

	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000ce0:	23ff      	movs	r3, #255	@ 0xff
 8000ce2:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000ce8:	7ffb      	ldrb	r3, [r7, #31]
 8000cea:	021b      	lsls	r3, r3, #8
 8000cec:	b21a      	sxth	r2, r3
 8000cee:	7fbb      	ldrb	r3, [r7, #30]
 8000cf0:	b21b      	sxth	r3, r3
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	b21b      	sxth	r3, r3
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000cfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000cfe:	f107 0218 	add.w	r2, r7, #24
 8000d02:	f107 011a 	add.w	r1, r7, #26
 8000d06:	6878      	ldr	r0, [r7, #4]
 8000d08:	f7ff fc32 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000d0c:	8b3b      	ldrh	r3, [r7, #24]
 8000d0e:	461a      	mov	r2, r3
 8000d10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d14:	fa02 f303 	lsl.w	r3, r2, r3
 8000d18:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - MISO MARKER :   %c - 0x%04X \r\n", (int)formated_value, formated_value);
 8000d1a:	8bbb      	ldrh	r3, [r7, #28]
 8000d1c:	8bba      	ldrh	r2, [r7, #28]
 8000d1e:	4619      	mov	r1, r3
 8000d20:	48b4      	ldr	r0, [pc, #720]	@ (8000ff4 <INIT_RHD+0x900>)
 8000d22:	f003 fd93 	bl	800484c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000d26:	48b4      	ldr	r0, [pc, #720]	@ (8000ff8 <INIT_RHD+0x904>)
 8000d28:	f003 fdf8 	bl	800491c <puts>

	if (formated_value == 0x00){
 8000d2c:	8bbb      	ldrh	r3, [r7, #28]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d108      	bne.n	8000d44 <INIT_RHD+0x650>
		bit_shifting = 0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		printf("Shifting Bit to 0 \r\n");
 8000d38:	48b0      	ldr	r0, [pc, #704]	@ (8000ffc <INIT_RHD+0x908>)
 8000d3a:	f003 fdef 	bl	800491c <puts>
		printf("------------------------------------------------  \r\n");
 8000d3e:	48ae      	ldr	r0, [pc, #696]	@ (8000ff8 <INIT_RHD+0x904>)
 8000d40:	f003 fdec 	bl	800491c <puts>
	}

	//Read Register 40
	reg_address = 0b11101000;
 8000d44:	23e8      	movs	r3, #232	@ 0xe8
 8000d46:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000d4c:	7ffb      	ldrb	r3, [r7, #31]
 8000d4e:	021b      	lsls	r3, r3, #8
 8000d50:	b21a      	sxth	r2, r3
 8000d52:	7fbb      	ldrb	r3, [r7, #30]
 8000d54:	b21b      	sxth	r3, r3
 8000d56:	4313      	orrs	r3, r2
 8000d58:	b21b      	sxth	r3, r3
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	837b      	strh	r3, [r7, #26]
 	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000d5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000d62:	f107 0218 	add.w	r2, r7, #24
 8000d66:	f107 011a 	add.w	r1, r7, #26
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff fc00 	bl	8000570 <SPI_SEND_RECV>

	//Read Register 41
	reg_address = 0b11101001;
 8000d70:	23e9      	movs	r3, #233	@ 0xe9
 8000d72:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000d74:	2300      	movs	r3, #0
 8000d76:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000d78:	7ffb      	ldrb	r3, [r7, #31]
 8000d7a:	021b      	lsls	r3, r3, #8
 8000d7c:	b21a      	sxth	r2, r3
 8000d7e:	7fbb      	ldrb	r3, [r7, #30]
 8000d80:	b21b      	sxth	r3, r3
 8000d82:	4313      	orrs	r3, r2
 8000d84:	b21b      	sxth	r3, r3
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);;
 8000d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000d8e:	f107 0218 	add.w	r2, r7, #24
 8000d92:	f107 011a 	add.w	r1, r7, #26
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f7ff fbea 	bl	8000570 <SPI_SEND_RECV>

	//Read Register 42
	reg_address = 0b11101010;
 8000d9c:	23ea      	movs	r3, #234	@ 0xea
 8000d9e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000da0:	2300      	movs	r3, #0
 8000da2:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000da4:	7ffb      	ldrb	r3, [r7, #31]
 8000da6:	021b      	lsls	r3, r3, #8
 8000da8:	b21a      	sxth	r2, r3
 8000daa:	7fbb      	ldrb	r3, [r7, #30]
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	4313      	orrs	r3, r2
 8000db0:	b21b      	sxth	r3, r3
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000db6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dba:	f107 0218 	add.w	r2, r7, #24
 8000dbe:	f107 011a 	add.w	r1, r7, #26
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f7ff fbd4 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000dc8:	8b3b      	ldrh	r3, [r7, #24]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd4:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be I :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000dd6:	8bbb      	ldrh	r3, [r7, #28]
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	4619      	mov	r1, r3
 8000ddc:	8bbb      	ldrh	r3, [r7, #28]
 8000dde:	461a      	mov	r2, r3
 8000de0:	4887      	ldr	r0, [pc, #540]	@ (8001000 <INIT_RHD+0x90c>)
 8000de2:	f003 fd33 	bl	800484c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000de6:	4884      	ldr	r0, [pc, #528]	@ (8000ff8 <INIT_RHD+0x904>)
 8000de8:	f003 fd98 	bl	800491c <puts>

	//Read Register 43
	reg_address = 0b11101011;
 8000dec:	23eb      	movs	r3, #235	@ 0xeb
 8000dee:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000df0:	2300      	movs	r3, #0
 8000df2:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000df4:	7ffb      	ldrb	r3, [r7, #31]
 8000df6:	021b      	lsls	r3, r3, #8
 8000df8:	b21a      	sxth	r2, r3
 8000dfa:	7fbb      	ldrb	r3, [r7, #30]
 8000dfc:	b21b      	sxth	r3, r3
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	b21b      	sxth	r3, r3
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000e06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e0a:	f107 0218 	add.w	r2, r7, #24
 8000e0e:	f107 011a 	add.w	r1, r7, #26
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff fbac 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000e18:	8b3b      	ldrh	r3, [r7, #24]
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000e20:	fa02 f303 	lsl.w	r3, r2, r3
 8000e24:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be N :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000e26:	8bbb      	ldrh	r3, [r7, #28]
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	8bbb      	ldrh	r3, [r7, #28]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	4874      	ldr	r0, [pc, #464]	@ (8001004 <INIT_RHD+0x910>)
 8000e32:	f003 fd0b 	bl	800484c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000e36:	4870      	ldr	r0, [pc, #448]	@ (8000ff8 <INIT_RHD+0x904>)
 8000e38:	f003 fd70 	bl	800491c <puts>

	//Read Register 44
	reg_address = 0b11101100;
 8000e3c:	23ec      	movs	r3, #236	@ 0xec
 8000e3e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000e40:	2300      	movs	r3, #0
 8000e42:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000e44:	7ffb      	ldrb	r3, [r7, #31]
 8000e46:	021b      	lsls	r3, r3, #8
 8000e48:	b21a      	sxth	r2, r3
 8000e4a:	7fbb      	ldrb	r3, [r7, #30]
 8000e4c:	b21b      	sxth	r3, r3
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	b21b      	sxth	r3, r3
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000e56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e5a:	f107 0218 	add.w	r2, r7, #24
 8000e5e:	f107 011a 	add.w	r1, r7, #26
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f7ff fb84 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000e68:	8b3b      	ldrh	r3, [r7, #24]
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be T :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000e76:	8bbb      	ldrh	r3, [r7, #28]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	8bbb      	ldrh	r3, [r7, #28]
 8000e7e:	461a      	mov	r2, r3
 8000e80:	4861      	ldr	r0, [pc, #388]	@ (8001008 <INIT_RHD+0x914>)
 8000e82:	f003 fce3 	bl	800484c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000e86:	485c      	ldr	r0, [pc, #368]	@ (8000ff8 <INIT_RHD+0x904>)
 8000e88:	f003 fd48 	bl	800491c <puts>


	//Read Register 63
	reg_address = 0b11111111;
 8000e8c:	23ff      	movs	r3, #255	@ 0xff
 8000e8e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000e90:	2300      	movs	r3, #0
 8000e92:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000e94:	7ffb      	ldrb	r3, [r7, #31]
 8000e96:	021b      	lsls	r3, r3, #8
 8000e98:	b21a      	sxth	r2, r3
 8000e9a:	7fbb      	ldrb	r3, [r7, #30]
 8000e9c:	b21b      	sxth	r3, r3
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	b21b      	sxth	r3, r3
 8000ea2:	b29b      	uxth	r3, r3
 8000ea4:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000ea6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000eaa:	f107 0218 	add.w	r2, r7, #24
 8000eae:	f107 011a 	add.w	r1, r7, #26
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f7ff fb5c 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000eb8:	8b3b      	ldrh	r3, [r7, #24]
 8000eba:	461a      	mov	r2, r3
 8000ebc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be A :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000ec6:	8bbb      	ldrh	r3, [r7, #28]
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	4619      	mov	r1, r3
 8000ecc:	8bbb      	ldrh	r3, [r7, #28]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	484e      	ldr	r0, [pc, #312]	@ (800100c <INIT_RHD+0x918>)
 8000ed2:	f003 fcbb 	bl	800484c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000ed6:	4848      	ldr	r0, [pc, #288]	@ (8000ff8 <INIT_RHD+0x904>)
 8000ed8:	f003 fd20 	bl	800491c <puts>

	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000edc:	23ff      	movs	r3, #255	@ 0xff
 8000ede:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000ee4:	7ffb      	ldrb	r3, [r7, #31]
 8000ee6:	021b      	lsls	r3, r3, #8
 8000ee8:	b21a      	sxth	r2, r3
 8000eea:	7fbb      	ldrb	r3, [r7, #30]
 8000eec:	b21b      	sxth	r3, r3
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	b21b      	sxth	r3, r3
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000ef6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000efa:	f107 0218 	add.w	r2, r7, #24
 8000efe:	f107 011a 	add.w	r1, r7, #26
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f7ff fb34 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000f08:	8b3b      	ldrh	r3, [r7, #24]
 8000f0a:	461a      	mov	r2, r3
 8000f0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	83bb      	strh	r3, [r7, #28]
	printf("Char Receiving Data - Should be N :   %c - 0x%04X \r\n", (char)formated_value, formated_value);
 8000f16:	8bbb      	ldrh	r3, [r7, #28]
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	8bbb      	ldrh	r3, [r7, #28]
 8000f1e:	461a      	mov	r2, r3
 8000f20:	4838      	ldr	r0, [pc, #224]	@ (8001004 <INIT_RHD+0x910>)
 8000f22:	f003 fc93 	bl	800484c <iprintf>
	printf("------------------------------------------------  \r\n");
 8000f26:	4834      	ldr	r0, [pc, #208]	@ (8000ff8 <INIT_RHD+0x904>)
 8000f28:	f003 fcf8 	bl	800491c <puts>

	//Read Register 63
	reg_address = 0b11111111;
 8000f2c:	23ff      	movs	r3, #255	@ 0xff
 8000f2e:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000f30:	2300      	movs	r3, #0
 8000f32:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000f34:	7ffb      	ldrb	r3, [r7, #31]
 8000f36:	021b      	lsls	r3, r3, #8
 8000f38:	b21a      	sxth	r2, r3
 8000f3a:	7fbb      	ldrb	r3, [r7, #30]
 8000f3c:	b21b      	sxth	r3, r3
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	b21b      	sxth	r3, r3
 8000f42:	b29b      	uxth	r3, r3
 8000f44:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000f46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f4a:	f107 0218 	add.w	r2, r7, #24
 8000f4e:	f107 011a 	add.w	r1, r7, #26
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff fb0c 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000f58:	8b3b      	ldrh	r3, [r7, #24]
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	83bb      	strh	r3, [r7, #28]


	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000f66:	23ff      	movs	r3, #255	@ 0xff
 8000f68:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000f6e:	7ffb      	ldrb	r3, [r7, #31]
 8000f70:	021b      	lsls	r3, r3, #8
 8000f72:	b21a      	sxth	r2, r3
 8000f74:	7fbb      	ldrb	r3, [r7, #30]
 8000f76:	b21b      	sxth	r3, r3
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000f80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f84:	f107 0218 	add.w	r2, r7, #24
 8000f88:	f107 011a 	add.w	r1, r7, #26
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	f7ff faef 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000f92:	8b3b      	ldrh	r3, [r7, #24]
 8000f94:	461a      	mov	r2, r3
 8000f96:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	83bb      	strh	r3, [r7, #28]


	//Send dummy CMD to RECV N-2 MISO
	reg_address = 0b11111111;
 8000fa0:	23ff      	movs	r3, #255	@ 0xff
 8000fa2:	77fb      	strb	r3, [r7, #31]
	reg_value = 0b00000000;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	77bb      	strb	r3, [r7, #30]
	tx_vector = (reg_address << 8) | reg_value;
 8000fa8:	7ffb      	ldrb	r3, [r7, #31]
 8000faa:	021b      	lsls	r3, r3, #8
 8000fac:	b21a      	sxth	r2, r3
 8000fae:	7fbb      	ldrb	r3, [r7, #30]
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	b29b      	uxth	r3, r3
 8000fb8:	837b      	strh	r3, [r7, #26]
	SPI_SEND_RECV(hspi, &tx_vector, rx_vector, data_size);
 8000fba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fbe:	f107 0218 	add.w	r2, r7, #24
 8000fc2:	f107 011a 	add.w	r1, r7, #26
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff fad2 	bl	8000570 <SPI_SEND_RECV>
	formated_value = rx_vector[0] << bit_shifting;
 8000fcc:	8b3b      	ldrh	r3, [r7, #24]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	83bb      	strh	r3, [r7, #28]

	if (formated_value == 0x01){
 8000fda:	8bbb      	ldrh	r3, [r7, #28]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d102      	bne.n	8000fe6 <INIT_RHD+0x8f2>
		rhd_detected = rhd_versions[0];
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fe4:	e01e      	b.n	8001024 <INIT_RHD+0x930>
	}
	else if (formated_value == 0x02){
 8000fe6:	8bbb      	ldrh	r3, [r7, #28]
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d111      	bne.n	8001010 <INIT_RHD+0x91c>
		rhd_detected = rhd_versions[1];
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	633b      	str	r3, [r7, #48]	@ 0x30
 8000ff0:	e018      	b.n	8001024 <INIT_RHD+0x930>
 8000ff2:	bf00      	nop
 8000ff4:	080055fc 	.word	0x080055fc
 8000ff8:	08005634 	.word	0x08005634
 8000ffc:	08005668 	.word	0x08005668
 8001000:	0800567c 	.word	0x0800567c
 8001004:	080056b4 	.word	0x080056b4
 8001008:	080056ec 	.word	0x080056ec
 800100c:	08005724 	.word	0x08005724
	}
	else if (formated_value == 0x04){
 8001010:	8bbb      	ldrh	r3, [r7, #28]
 8001012:	2b04      	cmp	r3, #4
 8001014:	d102      	bne.n	800101c <INIT_RHD+0x928>
		rhd_detected = rhd_versions[2];
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	633b      	str	r3, [r7, #48]	@ 0x30
 800101a:	e003      	b.n	8001024 <INIT_RHD+0x930>
	}
	else
	{
		intan_connected = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	623b      	str	r3, [r7, #32]
		return intan_connected;
 8001020:	6a3b      	ldr	r3, [r7, #32]
 8001022:	e009      	b.n	8001038 <INIT_RHD+0x944>
	}

	printf("Char Receiving Data - CHIP ID : %s - 0x%04X \r\n", rhd_detected, formated_value);
 8001024:	8bbb      	ldrh	r3, [r7, #28]
 8001026:	461a      	mov	r2, r3
 8001028:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800102a:	4805      	ldr	r0, [pc, #20]	@ (8001040 <INIT_RHD+0x94c>)
 800102c:	f003 fc0e 	bl	800484c <iprintf>
	printf("------------------------------------------------  \r\n");
 8001030:	4804      	ldr	r0, [pc, #16]	@ (8001044 <INIT_RHD+0x950>)
 8001032:	f003 fc73 	bl	800491c <puts>


	return intan_connected;
 8001036:	6a3b      	ldr	r3, [r7, #32]

 }
 8001038:	4618      	mov	r0, r3
 800103a:	3738      	adds	r7, #56	@ 0x38
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	0800575c 	.word	0x0800575c
 8001044:	08005634 	.word	0x08005634

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f000 feaf 	bl	8001db0 <HAL_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f8d9 	bl	8001208 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  for (int i=0; i<SPI_TX_BUFFER_SIZE; i++){
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
 800105a:	e007      	b.n	800106c <main+0x24>
	  spi_tx_buffer_zero[i] = 0x00;
 800105c:	4a57      	ldr	r2, [pc, #348]	@ (80011bc <main+0x174>)
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	4413      	add	r3, r2
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<SPI_TX_BUFFER_SIZE; i++){
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	3301      	adds	r3, #1
 800106a:	617b      	str	r3, [r7, #20]
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	2bff      	cmp	r3, #255	@ 0xff
 8001070:	ddf4      	ble.n	800105c <main+0x14>
  }

  for (int i=0; i<SPI_TX_BUFFER_SIZE; i++){
 8001072:	2300      	movs	r3, #0
 8001074:	613b      	str	r3, [r7, #16]
 8001076:	e007      	b.n	8001088 <main+0x40>
	  spi_tx_buffer_ones[i] = 0xFF;
 8001078:	4a51      	ldr	r2, [pc, #324]	@ (80011c0 <main+0x178>)
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	4413      	add	r3, r2
 800107e:	22ff      	movs	r2, #255	@ 0xff
 8001080:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<SPI_TX_BUFFER_SIZE; i++){
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	3301      	adds	r3, #1
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]
 800108a:	2bff      	cmp	r3, #255	@ 0xff
 800108c:	ddf4      	ble.n	8001078 <main+0x30>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800108e:	f000 fa5b 	bl	8001548 <MX_GPIO_Init>
  MX_DMA_Init();
 8001092:	f000 fa21 	bl	80014d8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001096:	f000 f9f5 	bl	8001484 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800109a:	f000 f91d 	bl	80012d8 <MX_SPI1_Init>


  // Start SPI4 as MASTER
  SPI4_Master_Init();
 800109e:	f000 f951 	bl	8001344 <SPI4_Master_Init>
  printf("Init SPI MASTER MODE\r\n");
 80010a2:	4848      	ldr	r0, [pc, #288]	@ (80011c4 <main+0x17c>)
 80010a4:	f003 fc3a 	bl	800491c <puts>
  HAL_Delay(1000);
 80010a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010ac:	f000 fef2 	bl	8001e94 <HAL_Delay>

  SPI_HandleTypeDef *hspi;
  int rhd_status;
  hspi = &hspi4;
 80010b0:	4b45      	ldr	r3, [pc, #276]	@ (80011c8 <main+0x180>)
 80010b2:	607b      	str	r3, [r7, #4]
  rhd_status = INIT_RHD(hspi);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff fb1d 	bl	80006f4 <INIT_RHD>
 80010ba:	60f8      	str	r0, [r7, #12]
  while (rhd_status == 0) {
 80010bc:	e00a      	b.n	80010d4 <main+0x8c>
	  printf("RHD NOT DETECTED !! \r\n");
 80010be:	4843      	ldr	r0, [pc, #268]	@ (80011cc <main+0x184>)
 80010c0:	f003 fc2c 	bl	800491c <puts>
	  rhd_status = INIT_RHD(hspi);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff fb15 	bl	80006f4 <INIT_RHD>
 80010ca:	60f8      	str	r0, [r7, #12]
	  HAL_Delay(1000);
 80010cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010d0:	f000 fee0 	bl	8001e94 <HAL_Delay>
  while (rhd_status == 0) {
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d0f1      	beq.n	80010be <main+0x76>
  }
  printf("RHD DETECTED THROUGH FPGA \r\n");
 80010da:	483d      	ldr	r0, [pc, #244]	@ (80011d0 <main+0x188>)
 80010dc:	f003 fc1e 	bl	800491c <puts>

  HAL_Delay(500);
 80010e0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010e4:	f000 fed6 	bl	8001e94 <HAL_Delay>
  printf("Init RHD in Passthrough Mode\r\n");
 80010e8:	483a      	ldr	r0, [pc, #232]	@ (80011d4 <main+0x18c>)
 80010ea:	f003 fc17 	bl	800491c <puts>


  // De-init SPI before changing mode
  HAL_SPI_DeInit(&hspi4);
 80010ee:	4836      	ldr	r0, [pc, #216]	@ (80011c8 <main+0x180>)
 80010f0:	f002 fb77 	bl	80037e2 <HAL_SPI_DeInit>
  printf("DeInit SPI\r\n");
 80010f4:	4838      	ldr	r0, [pc, #224]	@ (80011d8 <main+0x190>)
 80010f6:	f003 fc11 	bl	800491c <puts>
  HAL_Delay(1000);
 80010fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010fe:	f000 fec9 	bl	8001e94 <HAL_Delay>



  // Re-init as SLAVE
  SPI4_Slave_Init();
 8001102:	f000 f971 	bl	80013e8 <SPI4_Slave_Init>
  printf("Init SPI SLAVE MODE\r\n");
 8001106:	4835      	ldr	r0, [pc, #212]	@ (80011dc <main+0x194>)
 8001108:	f003 fc08 	bl	800491c <puts>

  HAL_Delay(500);
 800110c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001110:	f000 fec0 	bl	8001e94 <HAL_Delay>
  printf("Start SPI Reception with DMA\r\n");
 8001114:	4832      	ldr	r0, [pc, #200]	@ (80011e0 <main+0x198>)
 8001116:	f003 fc01 	bl	800491c <puts>
  if (HAL_SPI_TransmitReceive_DMA(&hspi4, spi_tx_buffer_ones, spi_rx_buffer, SPI_RX_BUFFER_SIZE) != HAL_OK)
 800111a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800111e:	4a31      	ldr	r2, [pc, #196]	@ (80011e4 <main+0x19c>)
 8001120:	4927      	ldr	r1, [pc, #156]	@ (80011c0 <main+0x178>)
 8001122:	4829      	ldr	r0, [pc, #164]	@ (80011c8 <main+0x180>)
 8001124:	f002 fb86 	bl	8003834 <HAL_SPI_TransmitReceive_DMA>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <main+0xea>
  {
	  Error_Handler();
 800112e:	f000 fac7 	bl	80016c0 <Error_Handler>
  }

  printf("Raise RDY_FPGA\r\n");
 8001132:	482d      	ldr	r0, [pc, #180]	@ (80011e8 <main+0x1a0>)
 8001134:	f003 fbf2 	bl	800491c <puts>
  HAL_Delay(500);
 8001138:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800113c:	f000 feaa 	bl	8001e94 <HAL_Delay>
  HAL_GPIO_WritePin(RDY_FPGA_GPIO_Port, RDY_FPGA_Pin, GPIO_PIN_RESET);
 8001140:	2200      	movs	r2, #0
 8001142:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001146:	4829      	ldr	r0, [pc, #164]	@ (80011ec <main+0x1a4>)
 8001148:	f001 fe10 	bl	8002d6c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

      if (spi_data_ready)
 800114c:	4b28      	ldr	r3, [pc, #160]	@ (80011f0 <main+0x1a8>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b00      	cmp	r3, #0
 8001154:	d0fa      	beq.n	800114c <main+0x104>
      {
//    	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
          spi_data_ready = 0; // clear flag
 8001156:	4b26      	ldr	r3, [pc, #152]	@ (80011f0 <main+0x1a8>)
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]

          if (spi_counter % 10000 == 0)
 800115c:	4b25      	ldr	r3, [pc, #148]	@ (80011f4 <main+0x1ac>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	4b25      	ldr	r3, [pc, #148]	@ (80011f8 <main+0x1b0>)
 8001162:	fba3 1302 	umull	r1, r3, r3, r2
 8001166:	0b5b      	lsrs	r3, r3, #13
 8001168:	f242 7110 	movw	r1, #10000	@ 0x2710
 800116c:	fb01 f303 	mul.w	r3, r1, r3
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b00      	cmp	r3, #0
 8001174:	d1ea      	bne.n	800114c <main+0x104>
          {
              printf("%lu: ", spi_counter);
 8001176:	4b1f      	ldr	r3, [pc, #124]	@ (80011f4 <main+0x1ac>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4619      	mov	r1, r3
 800117c:	481f      	ldr	r0, [pc, #124]	@ (80011fc <main+0x1b4>)
 800117e:	f003 fb65 	bl	800484c <iprintf>

              for (int i = 0; i < SPI_RX_BUFFER_SIZE; i+=2)
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	e00f      	b.n	80011a8 <main+0x160>
              {
                  printf("%02X%02X ", spi_rx_buffer[i], spi_rx_buffer[i+1]);
 8001188:	4a16      	ldr	r2, [pc, #88]	@ (80011e4 <main+0x19c>)
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	4413      	add	r3, r2
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	4619      	mov	r1, r3
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	3301      	adds	r3, #1
 8001196:	4a13      	ldr	r2, [pc, #76]	@ (80011e4 <main+0x19c>)
 8001198:	5cd3      	ldrb	r3, [r2, r3]
 800119a:	461a      	mov	r2, r3
 800119c:	4818      	ldr	r0, [pc, #96]	@ (8001200 <main+0x1b8>)
 800119e:	f003 fb55 	bl	800484c <iprintf>
              for (int i = 0; i < SPI_RX_BUFFER_SIZE; i+=2)
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	3302      	adds	r3, #2
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	2bff      	cmp	r3, #255	@ 0xff
 80011ac:	ddec      	ble.n	8001188 <main+0x140>
              }
              printf("\r\n");
 80011ae:	4815      	ldr	r0, [pc, #84]	@ (8001204 <main+0x1bc>)
 80011b0:	f003 fbb4 	bl	800491c <puts>
              printf("\r\n");
 80011b4:	4813      	ldr	r0, [pc, #76]	@ (8001204 <main+0x1bc>)
 80011b6:	f003 fbb1 	bl	800491c <puts>
      if (spi_data_ready)
 80011ba:	e7c7      	b.n	800114c <main+0x104>
 80011bc:	20000284 	.word	0x20000284
 80011c0:	20000384 	.word	0x20000384
 80011c4:	080057b0 	.word	0x080057b0
 80011c8:	200004dc 	.word	0x200004dc
 80011cc:	080057c8 	.word	0x080057c8
 80011d0:	080057e0 	.word	0x080057e0
 80011d4:	080057fc 	.word	0x080057fc
 80011d8:	0800581c 	.word	0x0800581c
 80011dc:	08005828 	.word	0x08005828
 80011e0:	08005840 	.word	0x08005840
 80011e4:	20000084 	.word	0x20000084
 80011e8:	08005860 	.word	0x08005860
 80011ec:	40020800 	.word	0x40020800
 80011f0:	200006fc 	.word	0x200006fc
 80011f4:	20000700 	.word	0x20000700
 80011f8:	d1b71759 	.word	0xd1b71759
 80011fc:	08005870 	.word	0x08005870
 8001200:	08005878 	.word	0x08005878
 8001204:	08005884 	.word	0x08005884

08001208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b094      	sub	sp, #80	@ 0x50
 800120c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800120e:	f107 0320 	add.w	r3, r7, #32
 8001212:	2230      	movs	r2, #48	@ 0x30
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f003 fc60 	bl	8004adc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800121c:	f107 030c 	add.w	r3, r7, #12
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800122c:	2300      	movs	r3, #0
 800122e:	60bb      	str	r3, [r7, #8]
 8001230:	4b27      	ldr	r3, [pc, #156]	@ (80012d0 <SystemClock_Config+0xc8>)
 8001232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001234:	4a26      	ldr	r2, [pc, #152]	@ (80012d0 <SystemClock_Config+0xc8>)
 8001236:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800123a:	6413      	str	r3, [r2, #64]	@ 0x40
 800123c:	4b24      	ldr	r3, [pc, #144]	@ (80012d0 <SystemClock_Config+0xc8>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001248:	2300      	movs	r3, #0
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	4b21      	ldr	r3, [pc, #132]	@ (80012d4 <SystemClock_Config+0xcc>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a20      	ldr	r2, [pc, #128]	@ (80012d4 <SystemClock_Config+0xcc>)
 8001252:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001256:	6013      	str	r3, [r2, #0]
 8001258:	4b1e      	ldr	r3, [pc, #120]	@ (80012d4 <SystemClock_Config+0xcc>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001264:	2302      	movs	r3, #2
 8001266:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001268:	2301      	movs	r3, #1
 800126a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800126c:	2310      	movs	r3, #16
 800126e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001270:	2302      	movs	r3, #2
 8001272:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001274:	2300      	movs	r3, #0
 8001276:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001278:	2308      	movs	r3, #8
 800127a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 800127c:	23c8      	movs	r3, #200	@ 0xc8
 800127e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001280:	2304      	movs	r3, #4
 8001282:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001284:	2304      	movs	r3, #4
 8001286:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001288:	f107 0320 	add.w	r3, r7, #32
 800128c:	4618      	mov	r0, r3
 800128e:	f001 fd87 	bl	8002da0 <HAL_RCC_OscConfig>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001298:	f000 fa12 	bl	80016c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800129c:	230f      	movs	r3, #15
 800129e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012a0:	2302      	movs	r3, #2
 80012a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a4:	2300      	movs	r3, #0
 80012a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012b2:	f107 030c 	add.w	r3, r7, #12
 80012b6:	2103      	movs	r1, #3
 80012b8:	4618      	mov	r0, r3
 80012ba:	f001 ffe9 	bl	8003290 <HAL_RCC_ClockConfig>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80012c4:	f000 f9fc 	bl	80016c0 <Error_Handler>
  }
}
 80012c8:	bf00      	nop
 80012ca:	3750      	adds	r7, #80	@ 0x50
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40007000 	.word	0x40007000

080012d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012dc:	4b17      	ldr	r3, [pc, #92]	@ (800133c <MX_SPI1_Init+0x64>)
 80012de:	4a18      	ldr	r2, [pc, #96]	@ (8001340 <MX_SPI1_Init+0x68>)
 80012e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012e2:	4b16      	ldr	r3, [pc, #88]	@ (800133c <MX_SPI1_Init+0x64>)
 80012e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012ea:	4b14      	ldr	r3, [pc, #80]	@ (800133c <MX_SPI1_Init+0x64>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012f0:	4b12      	ldr	r3, [pc, #72]	@ (800133c <MX_SPI1_Init+0x64>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012f6:	4b11      	ldr	r3, [pc, #68]	@ (800133c <MX_SPI1_Init+0x64>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012fc:	4b0f      	ldr	r3, [pc, #60]	@ (800133c <MX_SPI1_Init+0x64>)
 80012fe:	2200      	movs	r2, #0
 8001300:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001302:	4b0e      	ldr	r3, [pc, #56]	@ (800133c <MX_SPI1_Init+0x64>)
 8001304:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001308:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800130a:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <MX_SPI1_Init+0x64>)
 800130c:	2200      	movs	r2, #0
 800130e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <MX_SPI1_Init+0x64>)
 8001312:	2200      	movs	r2, #0
 8001314:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001316:	4b09      	ldr	r3, [pc, #36]	@ (800133c <MX_SPI1_Init+0x64>)
 8001318:	2200      	movs	r2, #0
 800131a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800131c:	4b07      	ldr	r3, [pc, #28]	@ (800133c <MX_SPI1_Init+0x64>)
 800131e:	2200      	movs	r2, #0
 8001320:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001322:	4b06      	ldr	r3, [pc, #24]	@ (800133c <MX_SPI1_Init+0x64>)
 8001324:	220a      	movs	r2, #10
 8001326:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001328:	4804      	ldr	r0, [pc, #16]	@ (800133c <MX_SPI1_Init+0x64>)
 800132a:	f002 f9d1 	bl	80036d0 <HAL_SPI_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001334:	f000 f9c4 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	20000484 	.word	0x20000484
 8001340:	40013000 	.word	0x40013000

08001344 <SPI4_Master_Init>:

static void SPI4_Master_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0

	  /* SPI4 parameter configuration */
	  hspi4.Instance = SPI4;
 800134a:	4b24      	ldr	r3, [pc, #144]	@ (80013dc <SPI4_Master_Init+0x98>)
 800134c:	4a24      	ldr	r2, [pc, #144]	@ (80013e0 <SPI4_Master_Init+0x9c>)
 800134e:	601a      	str	r2, [r3, #0]
	  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001350:	4b22      	ldr	r3, [pc, #136]	@ (80013dc <SPI4_Master_Init+0x98>)
 8001352:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001356:	605a      	str	r2, [r3, #4]
	  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001358:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <SPI4_Master_Init+0x98>)
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
	  hspi4.Init.DataSize = SPI_DATASIZE_16BIT;
 800135e:	4b1f      	ldr	r3, [pc, #124]	@ (80013dc <SPI4_Master_Init+0x98>)
 8001360:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001364:	60da      	str	r2, [r3, #12]
	  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;  // Set CPOL = 0
 8001366:	4b1d      	ldr	r3, [pc, #116]	@ (80013dc <SPI4_Master_Init+0x98>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
	  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;       // Set CPHA = 0
 800136c:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <SPI4_Master_Init+0x98>)
 800136e:	2200      	movs	r2, #0
 8001370:	615a      	str	r2, [r3, #20]
	  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001372:	4b1a      	ldr	r3, [pc, #104]	@ (80013dc <SPI4_Master_Init+0x98>)
 8001374:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001378:	619a      	str	r2, [r3, #24]
	  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800137a:	4b18      	ldr	r3, [pc, #96]	@ (80013dc <SPI4_Master_Init+0x98>)
 800137c:	2228      	movs	r2, #40	@ 0x28
 800137e:	61da      	str	r2, [r3, #28]
	  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001380:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <SPI4_Master_Init+0x98>)
 8001382:	2200      	movs	r2, #0
 8001384:	621a      	str	r2, [r3, #32]
	  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001386:	4b15      	ldr	r3, [pc, #84]	@ (80013dc <SPI4_Master_Init+0x98>)
 8001388:	2200      	movs	r2, #0
 800138a:	625a      	str	r2, [r3, #36]	@ 0x24
	  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800138c:	4b13      	ldr	r3, [pc, #76]	@ (80013dc <SPI4_Master_Init+0x98>)
 800138e:	2200      	movs	r2, #0
 8001390:	629a      	str	r2, [r3, #40]	@ 0x28
	  hspi4.Init.CRCPolynomial = 10;
 8001392:	4b12      	ldr	r3, [pc, #72]	@ (80013dc <SPI4_Master_Init+0x98>)
 8001394:	220a      	movs	r2, #10
 8001396:	62da      	str	r2, [r3, #44]	@ 0x2c

	  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001398:	4810      	ldr	r0, [pc, #64]	@ (80013dc <SPI4_Master_Init+0x98>)
 800139a:	f002 f999 	bl	80036d0 <HAL_SPI_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <SPI4_Master_Init+0x64>
	  {
	    Error_Handler();
 80013a4:	f000 f98c 	bl	80016c0 <Error_Handler>
	  }

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]
 80013b4:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin   = RHD_SPI_CS_Pin;
 80013b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ba:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80013bc:	2301      	movs	r3, #1
 80013be:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c4:	2303      	movs	r3, #3
 80013c6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(RHD_SPI_CS_Port, &GPIO_InitStruct);
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	4619      	mov	r1, r3
 80013cc:	4805      	ldr	r0, [pc, #20]	@ (80013e4 <SPI4_Master_Init+0xa0>)
 80013ce:	f001 fa65 	bl	800289c <HAL_GPIO_Init>
}
 80013d2:	bf00      	nop
 80013d4:	3718      	adds	r7, #24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	200004dc 	.word	0x200004dc
 80013e0:	40013400 	.word	0x40013400
 80013e4:	40020400 	.word	0x40020400

080013e8 <SPI4_Slave_Init>:



static void SPI4_Slave_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
    hspi4.Instance = SPI4;
 80013ee:	4b22      	ldr	r3, [pc, #136]	@ (8001478 <SPI4_Slave_Init+0x90>)
 80013f0:	4a22      	ldr	r2, [pc, #136]	@ (800147c <SPI4_Slave_Init+0x94>)
 80013f2:	601a      	str	r2, [r3, #0]
    hspi4.Init.Mode = SPI_MODE_SLAVE;
 80013f4:	4b20      	ldr	r3, [pc, #128]	@ (8001478 <SPI4_Slave_Init+0x90>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	605a      	str	r2, [r3, #4]
    hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80013fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001478 <SPI4_Slave_Init+0x90>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	609a      	str	r2, [r3, #8]
    hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001400:	4b1d      	ldr	r3, [pc, #116]	@ (8001478 <SPI4_Slave_Init+0x90>)
 8001402:	2200      	movs	r2, #0
 8001404:	60da      	str	r2, [r3, #12]
    hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001406:	4b1c      	ldr	r3, [pc, #112]	@ (8001478 <SPI4_Slave_Init+0x90>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
    hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800140c:	4b1a      	ldr	r3, [pc, #104]	@ (8001478 <SPI4_Slave_Init+0x90>)
 800140e:	2200      	movs	r2, #0
 8001410:	615a      	str	r2, [r3, #20]
    hspi4.Init.NSS = SPI_NSS_HARD_INPUT;  // SLAVE  external NSS
 8001412:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <SPI4_Slave_Init+0x90>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
    hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001418:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <SPI4_Slave_Init+0x90>)
 800141a:	2200      	movs	r2, #0
 800141c:	621a      	str	r2, [r3, #32]
    hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800141e:	4b16      	ldr	r3, [pc, #88]	@ (8001478 <SPI4_Slave_Init+0x90>)
 8001420:	2200      	movs	r2, #0
 8001422:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001424:	4b14      	ldr	r3, [pc, #80]	@ (8001478 <SPI4_Slave_Init+0x90>)
 8001426:	2200      	movs	r2, #0
 8001428:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi4.Init.CRCPolynomial = 10;
 800142a:	4b13      	ldr	r3, [pc, #76]	@ (8001478 <SPI4_Slave_Init+0x90>)
 800142c:	220a      	movs	r2, #10
 800142e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (HAL_SPI_Init(&hspi4) != HAL_OK){
 8001430:	4811      	ldr	r0, [pc, #68]	@ (8001478 <SPI4_Slave_Init+0x90>)
 8001432:	f002 f94d 	bl	80036d0 <HAL_SPI_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <SPI4_Slave_Init+0x58>
        Error_Handler();
 800143c:	f000 f940 	bl	80016c0 <Error_Handler>
    }
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	1d3b      	adds	r3, r7, #4
 8001442:	2200      	movs	r2, #0
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	605a      	str	r2, [r3, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	60da      	str	r2, [r3, #12]
 800144c:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = RHD_SPI_CS_Pin;
 800144e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001452:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001454:	2302      	movs	r3, #2
 8001456:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001458:	2300      	movs	r3, #0
 800145a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800145c:	2303      	movs	r3, #3
 800145e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF6_SPI4;
 8001460:	2306      	movs	r3, #6
 8001462:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(RHD_SPI_CS_Port, &GPIO_InitStruct);
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	4619      	mov	r1, r3
 8001468:	4805      	ldr	r0, [pc, #20]	@ (8001480 <SPI4_Slave_Init+0x98>)
 800146a:	f001 fa17 	bl	800289c <HAL_GPIO_Init>
}
 800146e:	bf00      	nop
 8001470:	3718      	adds	r7, #24
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	200004dc 	.word	0x200004dc
 800147c:	40013400 	.word	0x40013400
 8001480:	40020400 	.word	0x40020400

08001484 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001488:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 800148a:	4a12      	ldr	r2, [pc, #72]	@ (80014d4 <MX_USART2_UART_Init+0x50>)
 800148c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 800148e:	4b10      	ldr	r3, [pc, #64]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 8001490:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001494:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001496:	4b0e      	ldr	r3, [pc, #56]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800149c:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 800149e:	2200      	movs	r2, #0
 80014a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014a2:	4b0b      	ldr	r3, [pc, #44]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014a8:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 80014aa:	220c      	movs	r2, #12
 80014ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ae:	4b08      	ldr	r3, [pc, #32]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b4:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014ba:	4805      	ldr	r0, [pc, #20]	@ (80014d0 <MX_USART2_UART_Init+0x4c>)
 80014bc:	f002 fcf8 	bl	8003eb0 <HAL_UART_Init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014c6:	f000 f8fb 	bl	80016c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	200006b4 	.word	0x200006b4
 80014d4:	40004400 	.word	0x40004400

080014d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	607b      	str	r3, [r7, #4]
 80014e2:	4b18      	ldr	r3, [pc, #96]	@ (8001544 <MX_DMA_Init+0x6c>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a17      	ldr	r2, [pc, #92]	@ (8001544 <MX_DMA_Init+0x6c>)
 80014e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b15      	ldr	r3, [pc, #84]	@ (8001544 <MX_DMA_Init+0x6c>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014f6:	607b      	str	r3, [r7, #4]
 80014f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80014fa:	2200      	movs	r2, #0
 80014fc:	2100      	movs	r1, #0
 80014fe:	2038      	movs	r0, #56	@ 0x38
 8001500:	f000 fdc7 	bl	8002092 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001504:	2038      	movs	r0, #56	@ 0x38
 8001506:	f000 fde0 	bl	80020ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800150a:	2200      	movs	r2, #0
 800150c:	2100      	movs	r1, #0
 800150e:	2039      	movs	r0, #57	@ 0x39
 8001510:	f000 fdbf 	bl	8002092 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001514:	2039      	movs	r0, #57	@ 0x39
 8001516:	f000 fdd8 	bl	80020ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2100      	movs	r1, #0
 800151e:	203a      	movs	r0, #58	@ 0x3a
 8001520:	f000 fdb7 	bl	8002092 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001524:	203a      	movs	r0, #58	@ 0x3a
 8001526:	f000 fdd0 	bl	80020ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	2100      	movs	r1, #0
 800152e:	203b      	movs	r0, #59	@ 0x3b
 8001530:	f000 fdaf 	bl	8002092 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001534:	203b      	movs	r0, #59	@ 0x3b
 8001536:	f000 fdc8 	bl	80020ca <HAL_NVIC_EnableIRQ>

}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40023800 	.word	0x40023800

08001548 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	@ 0x28
 800154c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154e:	f107 0314 	add.w	r3, r7, #20
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	605a      	str	r2, [r3, #4]
 8001558:	609a      	str	r2, [r3, #8]
 800155a:	60da      	str	r2, [r3, #12]
 800155c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	613b      	str	r3, [r7, #16]
 8001562:	4b39      	ldr	r3, [pc, #228]	@ (8001648 <MX_GPIO_Init+0x100>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001566:	4a38      	ldr	r2, [pc, #224]	@ (8001648 <MX_GPIO_Init+0x100>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	6313      	str	r3, [r2, #48]	@ 0x30
 800156e:	4b36      	ldr	r3, [pc, #216]	@ (8001648 <MX_GPIO_Init+0x100>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	613b      	str	r3, [r7, #16]
 8001578:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	4b32      	ldr	r3, [pc, #200]	@ (8001648 <MX_GPIO_Init+0x100>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	4a31      	ldr	r2, [pc, #196]	@ (8001648 <MX_GPIO_Init+0x100>)
 8001584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001588:	6313      	str	r3, [r2, #48]	@ 0x30
 800158a:	4b2f      	ldr	r3, [pc, #188]	@ (8001648 <MX_GPIO_Init+0x100>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001592:	60fb      	str	r3, [r7, #12]
 8001594:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
 800159a:	4b2b      	ldr	r3, [pc, #172]	@ (8001648 <MX_GPIO_Init+0x100>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	4a2a      	ldr	r2, [pc, #168]	@ (8001648 <MX_GPIO_Init+0x100>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a6:	4b28      	ldr	r3, [pc, #160]	@ (8001648 <MX_GPIO_Init+0x100>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	4b24      	ldr	r3, [pc, #144]	@ (8001648 <MX_GPIO_Init+0x100>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a23      	ldr	r2, [pc, #140]	@ (8001648 <MX_GPIO_Init+0x100>)
 80015bc:	f043 0302 	orr.w	r3, r3, #2
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b21      	ldr	r3, [pc, #132]	@ (8001648 <MX_GPIO_Init+0x100>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RDY_nRF_GPIO_Port, RDY_nRF_Pin, GPIO_PIN_SET);
 80015ce:	2201      	movs	r2, #1
 80015d0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015d4:	481d      	ldr	r0, [pc, #116]	@ (800164c <MX_GPIO_Init+0x104>)
 80015d6:	f001 fbc9 	bl	8002d6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RDY_FPGA_GPIO_Port, RDY_FPGA_Pin, GPIO_PIN_SET);
 80015da:	2201      	movs	r2, #1
 80015dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015e0:	481a      	ldr	r0, [pc, #104]	@ (800164c <MX_GPIO_Init+0x104>)
 80015e2:	f001 fbc3 	bl	8002d6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015ec:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80015f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	4813      	ldr	r0, [pc, #76]	@ (800164c <MX_GPIO_Init+0x104>)
 80015fe:	f001 f94d 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = RDY_FPGA_Pin;
 8001602:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001608:	2301      	movs	r3, #1
 800160a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RDY_FPGA_GPIO_Port, &GPIO_InitStruct);
 8001614:	f107 0314 	add.w	r3, r7, #20
 8001618:	4619      	mov	r1, r3
 800161a:	480c      	ldr	r0, [pc, #48]	@ (800164c <MX_GPIO_Init+0x104>)
 800161c:	f001 f93e 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = RDY_nRF_Pin;
 8001620:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001626:	2301      	movs	r3, #1
 8001628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162a:	2300      	movs	r3, #0
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800162e:	2300      	movs	r3, #0
 8001630:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RDY_nRF_GPIO_Port, &GPIO_InitStruct);
 8001632:	f107 0314 	add.w	r3, r7, #20
 8001636:	4619      	mov	r1, r3
 8001638:	4804      	ldr	r0, [pc, #16]	@ (800164c <MX_GPIO_Init+0x104>)
 800163a:	f001 f92f 	bl	800289c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800163e:	bf00      	nop
 8001640:	3728      	adds	r7, #40	@ 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40023800 	.word	0x40023800
 800164c:	40020800 	.word	0x40020800

08001650 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI4)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a0a      	ldr	r2, [pc, #40]	@ (8001688 <HAL_SPI_TxRxCpltCallback+0x38>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d10e      	bne.n	8001680 <HAL_SPI_TxRxCpltCallback+0x30>
    {
        spi_counter++;
 8001662:	4b0a      	ldr	r3, [pc, #40]	@ (800168c <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	3301      	adds	r3, #1
 8001668:	4a08      	ldr	r2, [pc, #32]	@ (800168c <HAL_SPI_TxRxCpltCallback+0x3c>)
 800166a:	6013      	str	r3, [r2, #0]

        // Signal to main loop that new data is available
        spi_data_ready = 1;
 800166c:	4b08      	ldr	r3, [pc, #32]	@ (8001690 <HAL_SPI_TxRxCpltCallback+0x40>)
 800166e:	2201      	movs	r2, #1
 8001670:	701a      	strb	r2, [r3, #0]

        // Restart DMA immediately
        HAL_SPI_TransmitReceive_DMA(hspi, spi_tx_buffer, spi_rx_buffer, SPI_RX_BUFFER_SIZE);
 8001672:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001676:	4a07      	ldr	r2, [pc, #28]	@ (8001694 <HAL_SPI_TxRxCpltCallback+0x44>)
 8001678:	4907      	ldr	r1, [pc, #28]	@ (8001698 <HAL_SPI_TxRxCpltCallback+0x48>)
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f002 f8da 	bl	8003834 <HAL_SPI_TransmitReceive_DMA>
    }
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40013400 	.word	0x40013400
 800168c:	20000700 	.word	0x20000700
 8001690:	200006fc 	.word	0x200006fc
 8001694:	20000084 	.word	0x20000084
 8001698:	20000184 	.word	0x20000184

0800169c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80016a4:	1d39      	adds	r1, r7, #4
 80016a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016aa:	2201      	movs	r2, #1
 80016ac:	4803      	ldr	r0, [pc, #12]	@ (80016bc <__io_putchar+0x20>)
 80016ae:	f002 fc4f 	bl	8003f50 <HAL_UART_Transmit>

  return ch;
 80016b2:	687b      	ldr	r3, [r7, #4]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	200006b4 	.word	0x200006b4

080016c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c4:	b672      	cpsid	i
}
 80016c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <Error_Handler+0x8>

080016cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016d2:	2300      	movs	r3, #0
 80016d4:	607b      	str	r3, [r7, #4]
 80016d6:	4b10      	ldr	r3, [pc, #64]	@ (8001718 <HAL_MspInit+0x4c>)
 80016d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016da:	4a0f      	ldr	r2, [pc, #60]	@ (8001718 <HAL_MspInit+0x4c>)
 80016dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <HAL_MspInit+0x4c>)
 80016e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016ea:	607b      	str	r3, [r7, #4]
 80016ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	603b      	str	r3, [r7, #0]
 80016f2:	4b09      	ldr	r3, [pc, #36]	@ (8001718 <HAL_MspInit+0x4c>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f6:	4a08      	ldr	r2, [pc, #32]	@ (8001718 <HAL_MspInit+0x4c>)
 80016f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fe:	4b06      	ldr	r3, [pc, #24]	@ (8001718 <HAL_MspInit+0x4c>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001702:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800170a:	2007      	movs	r0, #7
 800170c:	f000 fcb6 	bl	800207c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001710:	bf00      	nop
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40023800 	.word	0x40023800

0800171c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08c      	sub	sp, #48	@ 0x30
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 031c 	add.w	r3, r7, #28
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a46      	ldr	r2, [pc, #280]	@ (8001854 <HAL_SPI_MspInit+0x138>)
 800173a:	4293      	cmp	r3, r2
 800173c:	f040 8098 	bne.w	8001870 <HAL_SPI_MspInit+0x154>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001740:	2300      	movs	r3, #0
 8001742:	61bb      	str	r3, [r7, #24]
 8001744:	4b44      	ldr	r3, [pc, #272]	@ (8001858 <HAL_SPI_MspInit+0x13c>)
 8001746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001748:	4a43      	ldr	r2, [pc, #268]	@ (8001858 <HAL_SPI_MspInit+0x13c>)
 800174a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800174e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001750:	4b41      	ldr	r3, [pc, #260]	@ (8001858 <HAL_SPI_MspInit+0x13c>)
 8001752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001754:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001758:	61bb      	str	r3, [r7, #24]
 800175a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	4b3d      	ldr	r3, [pc, #244]	@ (8001858 <HAL_SPI_MspInit+0x13c>)
 8001762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001764:	4a3c      	ldr	r2, [pc, #240]	@ (8001858 <HAL_SPI_MspInit+0x13c>)
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	6313      	str	r3, [r2, #48]	@ 0x30
 800176c:	4b3a      	ldr	r3, [pc, #232]	@ (8001858 <HAL_SPI_MspInit+0x13c>)
 800176e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001770:	f003 0301 	and.w	r3, r3, #1
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	697b      	ldr	r3, [r7, #20]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = nRF_SPI_CS_Pin|nRF_SPI_CLK_Pin|nRF_SPI_MISO_Pin|nRF_SPI_MOSI_Pin;
 8001778:	23f0      	movs	r3, #240	@ 0xf0
 800177a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177c:	2302      	movs	r3, #2
 800177e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001784:	2303      	movs	r3, #3
 8001786:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001788:	2305      	movs	r3, #5
 800178a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(nRF_SPI_MOSI_Port, &GPIO_InitStruct);
 800178c:	f107 031c 	add.w	r3, r7, #28
 8001790:	4619      	mov	r1, r3
 8001792:	4832      	ldr	r0, [pc, #200]	@ (800185c <HAL_SPI_MspInit+0x140>)
 8001794:	f001 f882 	bl	800289c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8001798:	4b31      	ldr	r3, [pc, #196]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 800179a:	4a32      	ldr	r2, [pc, #200]	@ (8001864 <HAL_SPI_MspInit+0x148>)
 800179c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800179e:	4b30      	ldr	r3, [pc, #192]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017a0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80017a4:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ac:	4b2c      	ldr	r3, [pc, #176]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017b8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017ba:	4b29      	ldr	r3, [pc, #164]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017bc:	2200      	movs	r2, #0
 80017be:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017c0:	4b27      	ldr	r3, [pc, #156]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80017c6:	4b26      	ldr	r3, [pc, #152]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017cc:	4b24      	ldr	r3, [pc, #144]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017d2:	4b23      	ldr	r3, [pc, #140]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80017d8:	4821      	ldr	r0, [pc, #132]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017da:	f000 fc91 	bl	8002100 <HAL_DMA_Init>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 80017e4:	f7ff ff6c 	bl	80016c0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017ec:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001860 <HAL_SPI_MspInit+0x144>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80017f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 80017f6:	4a1d      	ldr	r2, [pc, #116]	@ (800186c <HAL_SPI_MspInit+0x150>)
 80017f8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80017fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 80017fc:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001800:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001802:	4b19      	ldr	r3, [pc, #100]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 8001804:	2240      	movs	r2, #64	@ 0x40
 8001806:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001808:	4b17      	ldr	r3, [pc, #92]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800180e:	4b16      	ldr	r3, [pc, #88]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 8001810:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001814:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001816:	4b14      	ldr	r3, [pc, #80]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 8001818:	2200      	movs	r2, #0
 800181a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800181c:	4b12      	ldr	r3, [pc, #72]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 800181e:	2200      	movs	r2, #0
 8001820:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001822:	4b11      	ldr	r3, [pc, #68]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 8001824:	2200      	movs	r2, #0
 8001826:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001828:	4b0f      	ldr	r3, [pc, #60]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 800182a:	2200      	movs	r2, #0
 800182c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800182e:	4b0e      	ldr	r3, [pc, #56]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 8001830:	2200      	movs	r2, #0
 8001832:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001834:	480c      	ldr	r0, [pc, #48]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 8001836:	f000 fc63 	bl	8002100 <HAL_DMA_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001840:	f7ff ff3e 	bl	80016c0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a08      	ldr	r2, [pc, #32]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 8001848:	649a      	str	r2, [r3, #72]	@ 0x48
 800184a:	4a07      	ldr	r2, [pc, #28]	@ (8001868 <HAL_SPI_MspInit+0x14c>)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8001850:	e0ce      	b.n	80019f0 <HAL_SPI_MspInit+0x2d4>
 8001852:	bf00      	nop
 8001854:	40013000 	.word	0x40013000
 8001858:	40023800 	.word	0x40023800
 800185c:	40020000 	.word	0x40020000
 8001860:	20000534 	.word	0x20000534
 8001864:	40026440 	.word	0x40026440
 8001868:	20000594 	.word	0x20000594
 800186c:	40026458 	.word	0x40026458
  else if(hspi->Instance==SPI4)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a60      	ldr	r2, [pc, #384]	@ (80019f8 <HAL_SPI_MspInit+0x2dc>)
 8001876:	4293      	cmp	r3, r2
 8001878:	f040 80ba 	bne.w	80019f0 <HAL_SPI_MspInit+0x2d4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800187c:	2300      	movs	r3, #0
 800187e:	613b      	str	r3, [r7, #16]
 8001880:	4b5e      	ldr	r3, [pc, #376]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 8001882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001884:	4a5d      	ldr	r2, [pc, #372]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 8001886:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800188a:	6453      	str	r3, [r2, #68]	@ 0x44
 800188c:	4b5b      	ldr	r3, [pc, #364]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 800188e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001890:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001898:	2300      	movs	r3, #0
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	4b57      	ldr	r3, [pc, #348]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 800189e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a0:	4a56      	ldr	r2, [pc, #344]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 80018a2:	f043 0301 	orr.w	r3, r3, #1
 80018a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a8:	4b54      	ldr	r3, [pc, #336]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 80018aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ac:	f003 0301 	and.w	r3, r3, #1
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b4:	2300      	movs	r3, #0
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	4b50      	ldr	r3, [pc, #320]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 80018ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018bc:	4a4f      	ldr	r2, [pc, #316]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 80018be:	f043 0302 	orr.w	r3, r3, #2
 80018c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c4:	4b4d      	ldr	r3, [pc, #308]	@ (80019fc <HAL_SPI_MspInit+0x2e0>)
 80018c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RHD_SPI_MOSI_Pin;
 80018d0:	2302      	movs	r3, #2
 80018d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d4:	2302      	movs	r3, #2
 80018d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d8:	2300      	movs	r3, #0
 80018da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018dc:	2303      	movs	r3, #3
 80018de:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80018e0:	2305      	movs	r3, #5
 80018e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(RHD_SPI_MOSI_Port, &GPIO_InitStruct);
 80018e4:	f107 031c 	add.w	r3, r7, #28
 80018e8:	4619      	mov	r1, r3
 80018ea:	4845      	ldr	r0, [pc, #276]	@ (8001a00 <HAL_SPI_MspInit+0x2e4>)
 80018ec:	f000 ffd6 	bl	800289c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RHD_SPI_MISO_Pin;
 80018f0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80018f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f6:	2302      	movs	r3, #2
 80018f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018fe:	2303      	movs	r3, #3
 8001900:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI4;
 8001902:	2306      	movs	r3, #6
 8001904:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(RHD_SPI_MISO_Port, &GPIO_InitStruct);
 8001906:	f107 031c 	add.w	r3, r7, #28
 800190a:	4619      	mov	r1, r3
 800190c:	483c      	ldr	r0, [pc, #240]	@ (8001a00 <HAL_SPI_MspInit+0x2e4>)
 800190e:	f000 ffc5 	bl	800289c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin   = RHD_SPI_CLK_Pin;
 8001912:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode  = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI4;
 8001924:	2306      	movs	r3, #6
 8001926:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(RHD_SPI_CLK_Port, &GPIO_InitStruct);
 8001928:	f107 031c 	add.w	r3, r7, #28
 800192c:	4619      	mov	r1, r3
 800192e:	4835      	ldr	r0, [pc, #212]	@ (8001a04 <HAL_SPI_MspInit+0x2e8>)
 8001930:	f000 ffb4 	bl	800289c <HAL_GPIO_Init>
    hdma_spi4_rx.Instance = DMA2_Stream0;
 8001934:	4b34      	ldr	r3, [pc, #208]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 8001936:	4a35      	ldr	r2, [pc, #212]	@ (8001a0c <HAL_SPI_MspInit+0x2f0>)
 8001938:	601a      	str	r2, [r3, #0]
    hdma_spi4_rx.Init.Channel = DMA_CHANNEL_4;
 800193a:	4b33      	ldr	r3, [pc, #204]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 800193c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001940:	605a      	str	r2, [r3, #4]
    hdma_spi4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001942:	4b31      	ldr	r3, [pc, #196]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
    hdma_spi4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001948:	4b2f      	ldr	r3, [pc, #188]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
    hdma_spi4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800194e:	4b2e      	ldr	r3, [pc, #184]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 8001950:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001954:	611a      	str	r2, [r3, #16]
    hdma_spi4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001956:	4b2c      	ldr	r3, [pc, #176]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 8001958:	2200      	movs	r2, #0
 800195a:	615a      	str	r2, [r3, #20]
    hdma_spi4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800195c:	4b2a      	ldr	r3, [pc, #168]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 800195e:	2200      	movs	r2, #0
 8001960:	619a      	str	r2, [r3, #24]
    hdma_spi4_rx.Init.Mode = DMA_CIRCULAR;
 8001962:	4b29      	ldr	r3, [pc, #164]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 8001964:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001968:	61da      	str	r2, [r3, #28]
    hdma_spi4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800196a:	4b27      	ldr	r3, [pc, #156]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 800196c:	2200      	movs	r2, #0
 800196e:	621a      	str	r2, [r3, #32]
    hdma_spi4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001970:	4b25      	ldr	r3, [pc, #148]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 8001972:	2200      	movs	r2, #0
 8001974:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_rx) != HAL_OK)
 8001976:	4824      	ldr	r0, [pc, #144]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 8001978:	f000 fbc2 	bl	8002100 <HAL_DMA_Init>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <HAL_SPI_MspInit+0x26a>
      Error_Handler();
 8001982:	f7ff fe9d 	bl	80016c0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi4_rx);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a1f      	ldr	r2, [pc, #124]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 800198a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800198c:	4a1e      	ldr	r2, [pc, #120]	@ (8001a08 <HAL_SPI_MspInit+0x2ec>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi4_tx.Instance = DMA2_Stream1;
 8001992:	4b1f      	ldr	r3, [pc, #124]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 8001994:	4a1f      	ldr	r2, [pc, #124]	@ (8001a14 <HAL_SPI_MspInit+0x2f8>)
 8001996:	601a      	str	r2, [r3, #0]
    hdma_spi4_tx.Init.Channel = DMA_CHANNEL_4;
 8001998:	4b1d      	ldr	r3, [pc, #116]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 800199a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800199e:	605a      	str	r2, [r3, #4]
    hdma_spi4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019a2:	2240      	movs	r2, #64	@ 0x40
 80019a4:	609a      	str	r2, [r3, #8]
    hdma_spi4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	60da      	str	r2, [r3, #12]
    hdma_spi4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019ac:	4b18      	ldr	r3, [pc, #96]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019b2:	611a      	str	r2, [r3, #16]
    hdma_spi4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019b4:	4b16      	ldr	r3, [pc, #88]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	615a      	str	r2, [r3, #20]
    hdma_spi4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019ba:	4b15      	ldr	r3, [pc, #84]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019bc:	2200      	movs	r2, #0
 80019be:	619a      	str	r2, [r3, #24]
    hdma_spi4_tx.Init.Mode = DMA_CIRCULAR;
 80019c0:	4b13      	ldr	r3, [pc, #76]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019c6:	61da      	str	r2, [r3, #28]
    hdma_spi4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019c8:	4b11      	ldr	r3, [pc, #68]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	621a      	str	r2, [r3, #32]
    hdma_spi4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019ce:	4b10      	ldr	r3, [pc, #64]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi4_tx) != HAL_OK)
 80019d4:	480e      	ldr	r0, [pc, #56]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019d6:	f000 fb93 	bl	8002100 <HAL_DMA_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <HAL_SPI_MspInit+0x2c8>
      Error_Handler();
 80019e0:	f7ff fe6e 	bl	80016c0 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi4_tx);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019e8:	649a      	str	r2, [r3, #72]	@ 0x48
 80019ea:	4a09      	ldr	r2, [pc, #36]	@ (8001a10 <HAL_SPI_MspInit+0x2f4>)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80019f0:	bf00      	nop
 80019f2:	3730      	adds	r7, #48	@ 0x30
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40013400 	.word	0x40013400
 80019fc:	40023800 	.word	0x40023800
 8001a00:	40020000 	.word	0x40020000
 8001a04:	40020400 	.word	0x40020400
 8001a08:	200005f4 	.word	0x200005f4
 8001a0c:	40026410 	.word	0x40026410
 8001a10:	20000654 	.word	0x20000654
 8001a14:	40026428 	.word	0x40026428

08001a18 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a1d      	ldr	r2, [pc, #116]	@ (8001a9c <HAL_SPI_MspDeInit+0x84>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d114      	bne.n	8001a54 <HAL_SPI_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001a2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa0 <HAL_SPI_MspDeInit+0x88>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001aa0 <HAL_SPI_MspDeInit+0x88>)
 8001a30:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a34:	6453      	str	r3, [r2, #68]	@ 0x44
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(nRF_SPI_MOSI_Port, nRF_SPI_CS_Pin|nRF_SPI_CLK_Pin|nRF_SPI_MISO_Pin|nRF_SPI_MOSI_Pin);
 8001a36:	21f0      	movs	r1, #240	@ 0xf0
 8001a38:	481a      	ldr	r0, [pc, #104]	@ (8001aa4 <HAL_SPI_MspDeInit+0x8c>)
 8001a3a:	f001 f8b3 	bl	8002ba4 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a42:	4618      	mov	r0, r3
 8001a44:	f000 fc0a 	bl	800225c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f000 fc05 	bl	800225c <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI4_MspDeInit 1 */

  /* USER CODE END SPI4_MspDeInit 1 */
  }

}
 8001a52:	e01e      	b.n	8001a92 <HAL_SPI_MspDeInit+0x7a>
  else if(hspi->Instance==SPI4)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4a13      	ldr	r2, [pc, #76]	@ (8001aa8 <HAL_SPI_MspDeInit+0x90>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d119      	bne.n	8001a92 <HAL_SPI_MspDeInit+0x7a>
    __HAL_RCC_SPI4_CLK_DISABLE();
 8001a5e:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <HAL_SPI_MspDeInit+0x88>)
 8001a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a62:	4a0f      	ldr	r2, [pc, #60]	@ (8001aa0 <HAL_SPI_MspDeInit+0x88>)
 8001a64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001a68:	6453      	str	r3, [r2, #68]	@ 0x44
    HAL_GPIO_DeInit(RHD_SPI_MOSI_Port, RHD_SPI_MOSI_Pin|RHD_SPI_MISO_Pin);
 8001a6a:	f640 0102 	movw	r1, #2050	@ 0x802
 8001a6e:	480d      	ldr	r0, [pc, #52]	@ (8001aa4 <HAL_SPI_MspDeInit+0x8c>)
 8001a70:	f001 f898 	bl	8002ba4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(RHD_SPI_CLK_Port, RHD_SPI_CS_Pin|RHD_SPI_CLK_Pin);
 8001a74:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001a78:	480c      	ldr	r0, [pc, #48]	@ (8001aac <HAL_SPI_MspDeInit+0x94>)
 8001a7a:	f001 f893 	bl	8002ba4 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	4618      	mov	r0, r3
 8001a84:	f000 fbea 	bl	800225c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f000 fbe5 	bl	800225c <HAL_DMA_DeInit>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40013000 	.word	0x40013000
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40020000 	.word	0x40020000
 8001aa8:	40013400 	.word	0x40013400
 8001aac:	40020400 	.word	0x40020400

08001ab0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	@ 0x28
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	605a      	str	r2, [r3, #4]
 8001ac2:	609a      	str	r2, [r3, #8]
 8001ac4:	60da      	str	r2, [r3, #12]
 8001ac6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a19      	ldr	r2, [pc, #100]	@ (8001b34 <HAL_UART_MspInit+0x84>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d12b      	bne.n	8001b2a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	4b18      	ldr	r3, [pc, #96]	@ (8001b38 <HAL_UART_MspInit+0x88>)
 8001ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ada:	4a17      	ldr	r2, [pc, #92]	@ (8001b38 <HAL_UART_MspInit+0x88>)
 8001adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ae2:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <HAL_UART_MspInit+0x88>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aee:	2300      	movs	r3, #0
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	4b11      	ldr	r3, [pc, #68]	@ (8001b38 <HAL_UART_MspInit+0x88>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	4a10      	ldr	r2, [pc, #64]	@ (8001b38 <HAL_UART_MspInit+0x88>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001afe:	4b0e      	ldr	r3, [pc, #56]	@ (8001b38 <HAL_UART_MspInit+0x88>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b0a:	230c      	movs	r3, #12
 8001b0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b12:	2300      	movs	r3, #0
 8001b14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b16:	2303      	movs	r3, #3
 8001b18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b1a:	2307      	movs	r3, #7
 8001b1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1e:	f107 0314 	add.w	r3, r7, #20
 8001b22:	4619      	mov	r1, r3
 8001b24:	4805      	ldr	r0, [pc, #20]	@ (8001b3c <HAL_UART_MspInit+0x8c>)
 8001b26:	f000 feb9 	bl	800289c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b2a:	bf00      	nop
 8001b2c:	3728      	adds	r7, #40	@ 0x28
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	40004400 	.word	0x40004400
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	40020000 	.word	0x40020000

08001b40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <NMI_Handler+0x4>

08001b48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b4c:	bf00      	nop
 8001b4e:	e7fd      	b.n	8001b4c <HardFault_Handler+0x4>

08001b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b54:	bf00      	nop
 8001b56:	e7fd      	b.n	8001b54 <MemManage_Handler+0x4>

08001b58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <BusFault_Handler+0x4>

08001b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b64:	bf00      	nop
 8001b66:	e7fd      	b.n	8001b64 <UsageFault_Handler+0x4>

08001b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b6c:	bf00      	nop
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b76:	b480      	push	{r7}
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b96:	f000 f95d 	bl	8001e54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_rx);
 8001ba4:	4802      	ldr	r0, [pc, #8]	@ (8001bb0 <DMA2_Stream0_IRQHandler+0x10>)
 8001ba6:	f000 fc0f 	bl	80023c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200005f4 	.word	0x200005f4

08001bb4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi4_tx);
 8001bb8:	4802      	ldr	r0, [pc, #8]	@ (8001bc4 <DMA2_Stream1_IRQHandler+0x10>)
 8001bba:	f000 fc05 	bl	80023c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001bbe:	bf00      	nop
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000654 	.word	0x20000654

08001bc8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001bcc:	4802      	ldr	r0, [pc, #8]	@ (8001bd8 <DMA2_Stream2_IRQHandler+0x10>)
 8001bce:	f000 fbfb 	bl	80023c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000534 	.word	0x20000534

08001bdc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001be0:	4802      	ldr	r0, [pc, #8]	@ (8001bec <DMA2_Stream3_IRQHandler+0x10>)
 8001be2:	f000 fbf1 	bl	80023c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000594 	.word	0x20000594

08001bf0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
 8001c00:	e00a      	b.n	8001c18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c02:	f3af 8000 	nop.w
 8001c06:	4601      	mov	r1, r0
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	1c5a      	adds	r2, r3, #1
 8001c0c:	60ba      	str	r2, [r7, #8]
 8001c0e:	b2ca      	uxtb	r2, r1
 8001c10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	3301      	adds	r3, #1
 8001c16:	617b      	str	r3, [r7, #20]
 8001c18:	697a      	ldr	r2, [r7, #20]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	dbf0      	blt.n	8001c02 <_read+0x12>
  }

  return len;
 8001c20:	687b      	ldr	r3, [r7, #4]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b086      	sub	sp, #24
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	60f8      	str	r0, [r7, #12]
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
 8001c3a:	e009      	b.n	8001c50 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	1c5a      	adds	r2, r3, #1
 8001c40:	60ba      	str	r2, [r7, #8]
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fd29 	bl	800169c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	617b      	str	r3, [r7, #20]
 8001c50:	697a      	ldr	r2, [r7, #20]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	dbf1      	blt.n	8001c3c <_write+0x12>
  }
  return len;
 8001c58:	687b      	ldr	r3, [r7, #4]
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <_close>:

int _close(int file)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b083      	sub	sp, #12
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b083      	sub	sp, #12
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c8a:	605a      	str	r2, [r3, #4]
  return 0;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <_isatty>:

int _isatty(int file)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b083      	sub	sp, #12
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ca2:	2301      	movs	r3, #1
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3714      	adds	r7, #20
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
	...

08001ccc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd4:	4a14      	ldr	r2, [pc, #80]	@ (8001d28 <_sbrk+0x5c>)
 8001cd6:	4b15      	ldr	r3, [pc, #84]	@ (8001d2c <_sbrk+0x60>)
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce0:	4b13      	ldr	r3, [pc, #76]	@ (8001d30 <_sbrk+0x64>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d102      	bne.n	8001cee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce8:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <_sbrk+0x64>)
 8001cea:	4a12      	ldr	r2, [pc, #72]	@ (8001d34 <_sbrk+0x68>)
 8001cec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cee:	4b10      	ldr	r3, [pc, #64]	@ (8001d30 <_sbrk+0x64>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d207      	bcs.n	8001d0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cfc:	f002 ff3c 	bl	8004b78 <__errno>
 8001d00:	4603      	mov	r3, r0
 8001d02:	220c      	movs	r2, #12
 8001d04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0a:	e009      	b.n	8001d20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d0c:	4b08      	ldr	r3, [pc, #32]	@ (8001d30 <_sbrk+0x64>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d12:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <_sbrk+0x64>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	4a05      	ldr	r2, [pc, #20]	@ (8001d30 <_sbrk+0x64>)
 8001d1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3718      	adds	r7, #24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20020000 	.word	0x20020000
 8001d2c:	00000400 	.word	0x00000400
 8001d30:	20000704 	.word	0x20000704
 8001d34:	20000858 	.word	0x20000858

08001d38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d3c:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <SystemInit+0x20>)
 8001d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d42:	4a05      	ldr	r2, [pc, #20]	@ (8001d58 <SystemInit+0x20>)
 8001d44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d94 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d60:	f7ff ffea 	bl	8001d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d64:	480c      	ldr	r0, [pc, #48]	@ (8001d98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d66:	490d      	ldr	r1, [pc, #52]	@ (8001d9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d68:	4a0d      	ldr	r2, [pc, #52]	@ (8001da0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d6c:	e002      	b.n	8001d74 <LoopCopyDataInit>

08001d6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d72:	3304      	adds	r3, #4

08001d74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d78:	d3f9      	bcc.n	8001d6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001da4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d7c:	4c0a      	ldr	r4, [pc, #40]	@ (8001da8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d80:	e001      	b.n	8001d86 <LoopFillZerobss>

08001d82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d84:	3204      	adds	r2, #4

08001d86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d88:	d3fb      	bcc.n	8001d82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d8a:	f002 fefb 	bl	8004b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d8e:	f7ff f95b 	bl	8001048 <main>
  bx  lr    
 8001d92:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d9c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001da0:	080058ec 	.word	0x080058ec
  ldr r2, =_sbss
 8001da4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001da8:	20000858 	.word	0x20000858

08001dac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dac:	e7fe      	b.n	8001dac <ADC_IRQHandler>
	...

08001db0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001db4:	4b0e      	ldr	r3, [pc, #56]	@ (8001df0 <HAL_Init+0x40>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a0d      	ldr	r2, [pc, #52]	@ (8001df0 <HAL_Init+0x40>)
 8001dba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dbe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <HAL_Init+0x40>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <HAL_Init+0x40>)
 8001dc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dcc:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <HAL_Init+0x40>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a07      	ldr	r2, [pc, #28]	@ (8001df0 <HAL_Init+0x40>)
 8001dd2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd8:	2003      	movs	r0, #3
 8001dda:	f000 f94f 	bl	800207c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f000 f808 	bl	8001df4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001de4:	f7ff fc72 	bl	80016cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40023c00 	.word	0x40023c00

08001df4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dfc:	4b12      	ldr	r3, [pc, #72]	@ (8001e48 <HAL_InitTick+0x54>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <HAL_InitTick+0x58>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	4619      	mov	r1, r3
 8001e06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 f967 	bl	80020e6 <HAL_SYSTICK_Config>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e00e      	b.n	8001e40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2b0f      	cmp	r3, #15
 8001e26:	d80a      	bhi.n	8001e3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e28:	2200      	movs	r2, #0
 8001e2a:	6879      	ldr	r1, [r7, #4]
 8001e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e30:	f000 f92f 	bl	8002092 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e34:	4a06      	ldr	r2, [pc, #24]	@ (8001e50 <HAL_InitTick+0x5c>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	e000      	b.n	8001e40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3708      	adds	r7, #8
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20000000 	.word	0x20000000
 8001e4c:	20000008 	.word	0x20000008
 8001e50:	20000004 	.word	0x20000004

08001e54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e58:	4b06      	ldr	r3, [pc, #24]	@ (8001e74 <HAL_IncTick+0x20>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <HAL_IncTick+0x24>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4413      	add	r3, r2
 8001e64:	4a04      	ldr	r2, [pc, #16]	@ (8001e78 <HAL_IncTick+0x24>)
 8001e66:	6013      	str	r3, [r2, #0]
}
 8001e68:	bf00      	nop
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	20000008 	.word	0x20000008
 8001e78:	20000708 	.word	0x20000708

08001e7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e80:	4b03      	ldr	r3, [pc, #12]	@ (8001e90 <HAL_GetTick+0x14>)
 8001e82:	681b      	ldr	r3, [r3, #0]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	20000708 	.word	0x20000708

08001e94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e9c:	f7ff ffee 	bl	8001e7c <HAL_GetTick>
 8001ea0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eac:	d005      	beq.n	8001eba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eae:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed8 <HAL_Delay+0x44>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eba:	bf00      	nop
 8001ebc:	f7ff ffde 	bl	8001e7c <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	68fa      	ldr	r2, [r7, #12]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d8f7      	bhi.n	8001ebc <HAL_Delay+0x28>
  {
  }
}
 8001ecc:	bf00      	nop
 8001ece:	bf00      	nop
 8001ed0:	3710      	adds	r7, #16
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000008 	.word	0x20000008

08001edc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eec:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <__NVIC_SetPriorityGrouping+0x44>)
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ef2:	68ba      	ldr	r2, [r7, #8]
 8001ef4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ef8:	4013      	ands	r3, r2
 8001efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f04:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f0e:	4a04      	ldr	r2, [pc, #16]	@ (8001f20 <__NVIC_SetPriorityGrouping+0x44>)
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	60d3      	str	r3, [r2, #12]
}
 8001f14:	bf00      	nop
 8001f16:	3714      	adds	r7, #20
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f28:	4b04      	ldr	r3, [pc, #16]	@ (8001f3c <__NVIC_GetPriorityGrouping+0x18>)
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	0a1b      	lsrs	r3, r3, #8
 8001f2e:	f003 0307 	and.w	r3, r3, #7
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b083      	sub	sp, #12
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	db0b      	blt.n	8001f6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	f003 021f 	and.w	r2, r3, #31
 8001f58:	4907      	ldr	r1, [pc, #28]	@ (8001f78 <__NVIC_EnableIRQ+0x38>)
 8001f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5e:	095b      	lsrs	r3, r3, #5
 8001f60:	2001      	movs	r0, #1
 8001f62:	fa00 f202 	lsl.w	r2, r0, r2
 8001f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f6a:	bf00      	nop
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	e000e100 	.word	0xe000e100

08001f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	6039      	str	r1, [r7, #0]
 8001f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	db0a      	blt.n	8001fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	490c      	ldr	r1, [pc, #48]	@ (8001fc8 <__NVIC_SetPriority+0x4c>)
 8001f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9a:	0112      	lsls	r2, r2, #4
 8001f9c:	b2d2      	uxtb	r2, r2
 8001f9e:	440b      	add	r3, r1
 8001fa0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fa4:	e00a      	b.n	8001fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	4908      	ldr	r1, [pc, #32]	@ (8001fcc <__NVIC_SetPriority+0x50>)
 8001fac:	79fb      	ldrb	r3, [r7, #7]
 8001fae:	f003 030f 	and.w	r3, r3, #15
 8001fb2:	3b04      	subs	r3, #4
 8001fb4:	0112      	lsls	r2, r2, #4
 8001fb6:	b2d2      	uxtb	r2, r2
 8001fb8:	440b      	add	r3, r1
 8001fba:	761a      	strb	r2, [r3, #24]
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	e000e100 	.word	0xe000e100
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b089      	sub	sp, #36	@ 0x24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f003 0307 	and.w	r3, r3, #7
 8001fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	f1c3 0307 	rsb	r3, r3, #7
 8001fea:	2b04      	cmp	r3, #4
 8001fec:	bf28      	it	cs
 8001fee:	2304      	movcs	r3, #4
 8001ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	3304      	adds	r3, #4
 8001ff6:	2b06      	cmp	r3, #6
 8001ff8:	d902      	bls.n	8002000 <NVIC_EncodePriority+0x30>
 8001ffa:	69fb      	ldr	r3, [r7, #28]
 8001ffc:	3b03      	subs	r3, #3
 8001ffe:	e000      	b.n	8002002 <NVIC_EncodePriority+0x32>
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002004:	f04f 32ff 	mov.w	r2, #4294967295
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	fa02 f303 	lsl.w	r3, r2, r3
 800200e:	43da      	mvns	r2, r3
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	401a      	ands	r2, r3
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002018:	f04f 31ff 	mov.w	r1, #4294967295
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	fa01 f303 	lsl.w	r3, r1, r3
 8002022:	43d9      	mvns	r1, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002028:	4313      	orrs	r3, r2
         );
}
 800202a:	4618      	mov	r0, r3
 800202c:	3724      	adds	r7, #36	@ 0x24
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
	...

08002038 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3b01      	subs	r3, #1
 8002044:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002048:	d301      	bcc.n	800204e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800204a:	2301      	movs	r3, #1
 800204c:	e00f      	b.n	800206e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800204e:	4a0a      	ldr	r2, [pc, #40]	@ (8002078 <SysTick_Config+0x40>)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	3b01      	subs	r3, #1
 8002054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002056:	210f      	movs	r1, #15
 8002058:	f04f 30ff 	mov.w	r0, #4294967295
 800205c:	f7ff ff8e 	bl	8001f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002060:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <SysTick_Config+0x40>)
 8002062:	2200      	movs	r2, #0
 8002064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002066:	4b04      	ldr	r3, [pc, #16]	@ (8002078 <SysTick_Config+0x40>)
 8002068:	2207      	movs	r2, #7
 800206a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	e000e010 	.word	0xe000e010

0800207c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ff29 	bl	8001edc <__NVIC_SetPriorityGrouping>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002092:	b580      	push	{r7, lr}
 8002094:	b086      	sub	sp, #24
 8002096:	af00      	add	r7, sp, #0
 8002098:	4603      	mov	r3, r0
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	607a      	str	r2, [r7, #4]
 800209e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020a4:	f7ff ff3e 	bl	8001f24 <__NVIC_GetPriorityGrouping>
 80020a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	68b9      	ldr	r1, [r7, #8]
 80020ae:	6978      	ldr	r0, [r7, #20]
 80020b0:	f7ff ff8e 	bl	8001fd0 <NVIC_EncodePriority>
 80020b4:	4602      	mov	r2, r0
 80020b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ba:	4611      	mov	r1, r2
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff ff5d 	bl	8001f7c <__NVIC_SetPriority>
}
 80020c2:	bf00      	nop
 80020c4:	3718      	adds	r7, #24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b082      	sub	sp, #8
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	4603      	mov	r3, r0
 80020d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff ff31 	bl	8001f40 <__NVIC_EnableIRQ>
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f7ff ffa2 	bl	8002038 <SysTick_Config>
 80020f4:	4603      	mov	r3, r0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b086      	sub	sp, #24
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002108:	2300      	movs	r3, #0
 800210a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800210c:	f7ff feb6 	bl	8001e7c <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d101      	bne.n	800211c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e099      	b.n	8002250 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2202      	movs	r2, #2
 8002120:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f022 0201 	bic.w	r2, r2, #1
 800213a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800213c:	e00f      	b.n	800215e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800213e:	f7ff fe9d 	bl	8001e7c <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b05      	cmp	r3, #5
 800214a:	d908      	bls.n	800215e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2220      	movs	r2, #32
 8002150:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2203      	movs	r2, #3
 8002156:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e078      	b.n	8002250 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0301 	and.w	r3, r3, #1
 8002168:	2b00      	cmp	r3, #0
 800216a:	d1e8      	bne.n	800213e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	4b38      	ldr	r3, [pc, #224]	@ (8002258 <HAL_DMA_Init+0x158>)
 8002178:	4013      	ands	r3, r2
 800217a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800218a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	691b      	ldr	r3, [r3, #16]
 8002190:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002196:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b4:	2b04      	cmp	r3, #4
 80021b6:	d107      	bne.n	80021c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c0:	4313      	orrs	r3, r2
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	f023 0307 	bic.w	r3, r3, #7
 80021de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ee:	2b04      	cmp	r3, #4
 80021f0:	d117      	bne.n	8002222 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00e      	beq.n	8002222 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f000 facd 	bl	80027a4 <DMA_CheckFifoParam>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d008      	beq.n	8002222 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2240      	movs	r2, #64	@ 0x40
 8002214:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2201      	movs	r2, #1
 800221a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800221e:	2301      	movs	r3, #1
 8002220:	e016      	b.n	8002250 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 fa84 	bl	8002738 <DMA_CalcBaseAndBitshift>
 8002230:	4603      	mov	r3, r0
 8002232:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002238:	223f      	movs	r2, #63	@ 0x3f
 800223a:	409a      	lsls	r2, r3
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2201      	movs	r2, #1
 800224a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	f010803f 	.word	0xf010803f

0800225c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e050      	b.n	8002310 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d101      	bne.n	800227e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800227a:	2302      	movs	r3, #2
 800227c:	e048      	b.n	8002310 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0201 	bic.w	r2, r2, #1
 800228c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2200      	movs	r2, #0
 800229c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2200      	movs	r2, #0
 80022a4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2200      	movs	r2, #0
 80022b4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2221      	movs	r2, #33	@ 0x21
 80022bc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 fa3a 	bl	8002738 <DMA_CalcBaseAndBitshift>
 80022c4:	4603      	mov	r3, r0
 80022c6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	223f      	movs	r2, #63	@ 0x3f
 80022f2:	409a      	lsls	r2, r3
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3710      	adds	r7, #16
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
 8002324:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002326:	2300      	movs	r3, #0
 8002328:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800232e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002336:	2b01      	cmp	r3, #1
 8002338:	d101      	bne.n	800233e <HAL_DMA_Start_IT+0x26>
 800233a:	2302      	movs	r3, #2
 800233c:	e040      	b.n	80023c0 <HAL_DMA_Start_IT+0xa8>
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b01      	cmp	r3, #1
 8002350:	d12f      	bne.n	80023b2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2202      	movs	r2, #2
 8002356:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	2200      	movs	r2, #0
 800235e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	68b9      	ldr	r1, [r7, #8]
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 f9b8 	bl	80026dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002370:	223f      	movs	r2, #63	@ 0x3f
 8002372:	409a      	lsls	r2, r3
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 0216 	orr.w	r2, r2, #22
 8002386:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	2b00      	cmp	r3, #0
 800238e:	d007      	beq.n	80023a0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f042 0208 	orr.w	r2, r2, #8
 800239e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0201 	orr.w	r2, r2, #1
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	e005      	b.n	80023be <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80023ba:	2302      	movs	r3, #2
 80023bc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80023be:	7dfb      	ldrb	r3, [r7, #23]
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3718      	adds	r7, #24
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80023d4:	4b8e      	ldr	r3, [pc, #568]	@ (8002610 <HAL_DMA_IRQHandler+0x248>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a8e      	ldr	r2, [pc, #568]	@ (8002614 <HAL_DMA_IRQHandler+0x24c>)
 80023da:	fba2 2303 	umull	r2, r3, r2, r3
 80023de:	0a9b      	lsrs	r3, r3, #10
 80023e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023f2:	2208      	movs	r2, #8
 80023f4:	409a      	lsls	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	4013      	ands	r3, r2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d01a      	beq.n	8002434 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0304 	and.w	r3, r3, #4
 8002408:	2b00      	cmp	r3, #0
 800240a:	d013      	beq.n	8002434 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 0204 	bic.w	r2, r2, #4
 800241a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002420:	2208      	movs	r2, #8
 8002422:	409a      	lsls	r2, r3
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242c:	f043 0201 	orr.w	r2, r3, #1
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002438:	2201      	movs	r2, #1
 800243a:	409a      	lsls	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	4013      	ands	r3, r2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d012      	beq.n	800246a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00b      	beq.n	800246a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002456:	2201      	movs	r2, #1
 8002458:	409a      	lsls	r2, r3
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002462:	f043 0202 	orr.w	r2, r3, #2
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800246e:	2204      	movs	r2, #4
 8002470:	409a      	lsls	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	4013      	ands	r3, r2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d012      	beq.n	80024a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0302 	and.w	r3, r3, #2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00b      	beq.n	80024a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248c:	2204      	movs	r2, #4
 800248e:	409a      	lsls	r2, r3
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002498:	f043 0204 	orr.w	r2, r3, #4
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a4:	2210      	movs	r2, #16
 80024a6:	409a      	lsls	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4013      	ands	r3, r2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d043      	beq.n	8002538 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d03c      	beq.n	8002538 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c2:	2210      	movs	r2, #16
 80024c4:	409a      	lsls	r2, r3
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d018      	beq.n	800250a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d108      	bne.n	80024f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d024      	beq.n	8002538 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	4798      	blx	r3
 80024f6:	e01f      	b.n	8002538 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d01b      	beq.n	8002538 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	4798      	blx	r3
 8002508:	e016      	b.n	8002538 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002514:	2b00      	cmp	r3, #0
 8002516:	d107      	bne.n	8002528 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f022 0208 	bic.w	r2, r2, #8
 8002526:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252c:	2b00      	cmp	r3, #0
 800252e:	d003      	beq.n	8002538 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800253c:	2220      	movs	r2, #32
 800253e:	409a      	lsls	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4013      	ands	r3, r2
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 808f 	beq.w	8002668 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0310 	and.w	r3, r3, #16
 8002554:	2b00      	cmp	r3, #0
 8002556:	f000 8087 	beq.w	8002668 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800255e:	2220      	movs	r2, #32
 8002560:	409a      	lsls	r2, r3
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b05      	cmp	r3, #5
 8002570:	d136      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0216 	bic.w	r2, r2, #22
 8002580:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	695a      	ldr	r2, [r3, #20]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002590:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002596:	2b00      	cmp	r3, #0
 8002598:	d103      	bne.n	80025a2 <HAL_DMA_IRQHandler+0x1da>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d007      	beq.n	80025b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 0208 	bic.w	r2, r2, #8
 80025b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b6:	223f      	movs	r2, #63	@ 0x3f
 80025b8:	409a      	lsls	r2, r3
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2201      	movs	r2, #1
 80025c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d07e      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	4798      	blx	r3
        }
        return;
 80025de:	e079      	b.n	80026d4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d01d      	beq.n	800262a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10d      	bne.n	8002618 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002600:	2b00      	cmp	r3, #0
 8002602:	d031      	beq.n	8002668 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	4798      	blx	r3
 800260c:	e02c      	b.n	8002668 <HAL_DMA_IRQHandler+0x2a0>
 800260e:	bf00      	nop
 8002610:	20000000 	.word	0x20000000
 8002614:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800261c:	2b00      	cmp	r3, #0
 800261e:	d023      	beq.n	8002668 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	4798      	blx	r3
 8002628:	e01e      	b.n	8002668 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002634:	2b00      	cmp	r3, #0
 8002636:	d10f      	bne.n	8002658 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f022 0210 	bic.w	r2, r2, #16
 8002646:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2201      	movs	r2, #1
 800264c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800266c:	2b00      	cmp	r3, #0
 800266e:	d032      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d022      	beq.n	80026c2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2205      	movs	r2, #5
 8002680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f022 0201 	bic.w	r2, r2, #1
 8002692:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	3301      	adds	r3, #1
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	697a      	ldr	r2, [r7, #20]
 800269c:	429a      	cmp	r2, r3
 800269e:	d307      	bcc.n	80026b0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f2      	bne.n	8002694 <HAL_DMA_IRQHandler+0x2cc>
 80026ae:	e000      	b.n	80026b2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80026b0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2201      	movs	r2, #1
 80026b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	4798      	blx	r3
 80026d2:	e000      	b.n	80026d6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80026d4:	bf00      	nop
    }
  }
}
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
 80026e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80026f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b40      	cmp	r3, #64	@ 0x40
 8002708:	d108      	bne.n	800271c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	68ba      	ldr	r2, [r7, #8]
 8002718:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800271a:	e007      	b.n	800272c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	687a      	ldr	r2, [r7, #4]
 800272a:	60da      	str	r2, [r3, #12]
}
 800272c:	bf00      	nop
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	b2db      	uxtb	r3, r3
 8002746:	3b10      	subs	r3, #16
 8002748:	4a14      	ldr	r2, [pc, #80]	@ (800279c <DMA_CalcBaseAndBitshift+0x64>)
 800274a:	fba2 2303 	umull	r2, r3, r2, r3
 800274e:	091b      	lsrs	r3, r3, #4
 8002750:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002752:	4a13      	ldr	r2, [pc, #76]	@ (80027a0 <DMA_CalcBaseAndBitshift+0x68>)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	4413      	add	r3, r2
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	461a      	mov	r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2b03      	cmp	r3, #3
 8002764:	d909      	bls.n	800277a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800276e:	f023 0303 	bic.w	r3, r3, #3
 8002772:	1d1a      	adds	r2, r3, #4
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	659a      	str	r2, [r3, #88]	@ 0x58
 8002778:	e007      	b.n	800278a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002782:	f023 0303 	bic.w	r3, r3, #3
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800278e:	4618      	mov	r0, r3
 8002790:	3714      	adds	r7, #20
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	aaaaaaab 	.word	0xaaaaaaab
 80027a0:	080058a0 	.word	0x080058a0

080027a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027ac:	2300      	movs	r3, #0
 80027ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d11f      	bne.n	80027fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d856      	bhi.n	8002872 <DMA_CheckFifoParam+0xce>
 80027c4:	a201      	add	r2, pc, #4	@ (adr r2, 80027cc <DMA_CheckFifoParam+0x28>)
 80027c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ca:	bf00      	nop
 80027cc:	080027dd 	.word	0x080027dd
 80027d0:	080027ef 	.word	0x080027ef
 80027d4:	080027dd 	.word	0x080027dd
 80027d8:	08002873 	.word	0x08002873
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d046      	beq.n	8002876 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027ec:	e043      	b.n	8002876 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027f6:	d140      	bne.n	800287a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027fc:	e03d      	b.n	800287a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002806:	d121      	bne.n	800284c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	2b03      	cmp	r3, #3
 800280c:	d837      	bhi.n	800287e <DMA_CheckFifoParam+0xda>
 800280e:	a201      	add	r2, pc, #4	@ (adr r2, 8002814 <DMA_CheckFifoParam+0x70>)
 8002810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002814:	08002825 	.word	0x08002825
 8002818:	0800282b 	.word	0x0800282b
 800281c:	08002825 	.word	0x08002825
 8002820:	0800283d 	.word	0x0800283d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	73fb      	strb	r3, [r7, #15]
      break;
 8002828:	e030      	b.n	800288c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d025      	beq.n	8002882 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800283a:	e022      	b.n	8002882 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002840:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002844:	d11f      	bne.n	8002886 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800284a:	e01c      	b.n	8002886 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	2b02      	cmp	r3, #2
 8002850:	d903      	bls.n	800285a <DMA_CheckFifoParam+0xb6>
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	2b03      	cmp	r3, #3
 8002856:	d003      	beq.n	8002860 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002858:	e018      	b.n	800288c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	73fb      	strb	r3, [r7, #15]
      break;
 800285e:	e015      	b.n	800288c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002864:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d00e      	beq.n	800288a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	73fb      	strb	r3, [r7, #15]
      break;
 8002870:	e00b      	b.n	800288a <DMA_CheckFifoParam+0xe6>
      break;
 8002872:	bf00      	nop
 8002874:	e00a      	b.n	800288c <DMA_CheckFifoParam+0xe8>
      break;
 8002876:	bf00      	nop
 8002878:	e008      	b.n	800288c <DMA_CheckFifoParam+0xe8>
      break;
 800287a:	bf00      	nop
 800287c:	e006      	b.n	800288c <DMA_CheckFifoParam+0xe8>
      break;
 800287e:	bf00      	nop
 8002880:	e004      	b.n	800288c <DMA_CheckFifoParam+0xe8>
      break;
 8002882:	bf00      	nop
 8002884:	e002      	b.n	800288c <DMA_CheckFifoParam+0xe8>
      break;   
 8002886:	bf00      	nop
 8002888:	e000      	b.n	800288c <DMA_CheckFifoParam+0xe8>
      break;
 800288a:	bf00      	nop
    }
  } 
  
  return status; 
 800288c:	7bfb      	ldrb	r3, [r7, #15]
}
 800288e:	4618      	mov	r0, r3
 8002890:	3714      	adds	r7, #20
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop

0800289c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	@ 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028b2:	2300      	movs	r3, #0
 80028b4:	61fb      	str	r3, [r7, #28]
 80028b6:	e159      	b.n	8002b6c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028b8:	2201      	movs	r2, #1
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	4013      	ands	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	f040 8148 	bne.w	8002b66 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d005      	beq.n	80028ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d130      	bne.n	8002950 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	2203      	movs	r2, #3
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002924:	2201      	movs	r2, #1
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	091b      	lsrs	r3, r3, #4
 800293a:	f003 0201 	and.w	r2, r3, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	2b03      	cmp	r3, #3
 800295a:	d017      	beq.n	800298c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	2203      	movs	r2, #3
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d123      	bne.n	80029e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	08da      	lsrs	r2, r3, #3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3208      	adds	r2, #8
 80029a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	220f      	movs	r2, #15
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4013      	ands	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	691a      	ldr	r2, [r3, #16]
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	08da      	lsrs	r2, r3, #3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3208      	adds	r2, #8
 80029da:	69b9      	ldr	r1, [r7, #24]
 80029dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	2203      	movs	r2, #3
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 0203 	and.w	r2, r3, #3
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	f000 80a2 	beq.w	8002b66 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	4b57      	ldr	r3, [pc, #348]	@ (8002b84 <HAL_GPIO_Init+0x2e8>)
 8002a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2a:	4a56      	ldr	r2, [pc, #344]	@ (8002b84 <HAL_GPIO_Init+0x2e8>)
 8002a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a32:	4b54      	ldr	r3, [pc, #336]	@ (8002b84 <HAL_GPIO_Init+0x2e8>)
 8002a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a3e:	4a52      	ldr	r2, [pc, #328]	@ (8002b88 <HAL_GPIO_Init+0x2ec>)
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	089b      	lsrs	r3, r3, #2
 8002a44:	3302      	adds	r3, #2
 8002a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	220f      	movs	r2, #15
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a49      	ldr	r2, [pc, #292]	@ (8002b8c <HAL_GPIO_Init+0x2f0>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d019      	beq.n	8002a9e <HAL_GPIO_Init+0x202>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a48      	ldr	r2, [pc, #288]	@ (8002b90 <HAL_GPIO_Init+0x2f4>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d013      	beq.n	8002a9a <HAL_GPIO_Init+0x1fe>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a47      	ldr	r2, [pc, #284]	@ (8002b94 <HAL_GPIO_Init+0x2f8>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d00d      	beq.n	8002a96 <HAL_GPIO_Init+0x1fa>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a46      	ldr	r2, [pc, #280]	@ (8002b98 <HAL_GPIO_Init+0x2fc>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d007      	beq.n	8002a92 <HAL_GPIO_Init+0x1f6>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a45      	ldr	r2, [pc, #276]	@ (8002b9c <HAL_GPIO_Init+0x300>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d101      	bne.n	8002a8e <HAL_GPIO_Init+0x1f2>
 8002a8a:	2304      	movs	r3, #4
 8002a8c:	e008      	b.n	8002aa0 <HAL_GPIO_Init+0x204>
 8002a8e:	2307      	movs	r3, #7
 8002a90:	e006      	b.n	8002aa0 <HAL_GPIO_Init+0x204>
 8002a92:	2303      	movs	r3, #3
 8002a94:	e004      	b.n	8002aa0 <HAL_GPIO_Init+0x204>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e002      	b.n	8002aa0 <HAL_GPIO_Init+0x204>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <HAL_GPIO_Init+0x204>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	69fa      	ldr	r2, [r7, #28]
 8002aa2:	f002 0203 	and.w	r2, r2, #3
 8002aa6:	0092      	lsls	r2, r2, #2
 8002aa8:	4093      	lsls	r3, r2
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ab0:	4935      	ldr	r1, [pc, #212]	@ (8002b88 <HAL_GPIO_Init+0x2ec>)
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	089b      	lsrs	r3, r3, #2
 8002ab6:	3302      	adds	r3, #2
 8002ab8:	69ba      	ldr	r2, [r7, #24]
 8002aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002abe:	4b38      	ldr	r3, [pc, #224]	@ (8002ba0 <HAL_GPIO_Init+0x304>)
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	43db      	mvns	r3, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4013      	ands	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ae2:	4a2f      	ldr	r2, [pc, #188]	@ (8002ba0 <HAL_GPIO_Init+0x304>)
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8002ba0 <HAL_GPIO_Init+0x304>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	43db      	mvns	r3, r3
 8002af2:	69ba      	ldr	r2, [r7, #24]
 8002af4:	4013      	ands	r3, r2
 8002af6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b0c:	4a24      	ldr	r2, [pc, #144]	@ (8002ba0 <HAL_GPIO_Init+0x304>)
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b12:	4b23      	ldr	r3, [pc, #140]	@ (8002ba0 <HAL_GPIO_Init+0x304>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d003      	beq.n	8002b36 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b2e:	69ba      	ldr	r2, [r7, #24]
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b36:	4a1a      	ldr	r2, [pc, #104]	@ (8002ba0 <HAL_GPIO_Init+0x304>)
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b3c:	4b18      	ldr	r3, [pc, #96]	@ (8002ba0 <HAL_GPIO_Init+0x304>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	43db      	mvns	r3, r3
 8002b46:	69ba      	ldr	r2, [r7, #24]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d003      	beq.n	8002b60 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b60:	4a0f      	ldr	r2, [pc, #60]	@ (8002ba0 <HAL_GPIO_Init+0x304>)
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	61fb      	str	r3, [r7, #28]
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	2b0f      	cmp	r3, #15
 8002b70:	f67f aea2 	bls.w	80028b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b74:	bf00      	nop
 8002b76:	bf00      	nop
 8002b78:	3724      	adds	r7, #36	@ 0x24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	40023800 	.word	0x40023800
 8002b88:	40013800 	.word	0x40013800
 8002b8c:	40020000 	.word	0x40020000
 8002b90:	40020400 	.word	0x40020400
 8002b94:	40020800 	.word	0x40020800
 8002b98:	40020c00 	.word	0x40020c00
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	40013c00 	.word	0x40013c00

08002ba4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b087      	sub	sp, #28
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
 8002bac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	617b      	str	r3, [r7, #20]
 8002bbe:	e0bb      	b.n	8002d38 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	f040 80ab 	bne.w	8002d32 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002bdc:	4a5c      	ldr	r2, [pc, #368]	@ (8002d50 <HAL_GPIO_DeInit+0x1ac>)
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	089b      	lsrs	r3, r3, #2
 8002be2:	3302      	adds	r3, #2
 8002be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f003 0303 	and.w	r3, r3, #3
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	220f      	movs	r2, #15
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a54      	ldr	r2, [pc, #336]	@ (8002d54 <HAL_GPIO_DeInit+0x1b0>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d019      	beq.n	8002c3a <HAL_GPIO_DeInit+0x96>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a53      	ldr	r2, [pc, #332]	@ (8002d58 <HAL_GPIO_DeInit+0x1b4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d013      	beq.n	8002c36 <HAL_GPIO_DeInit+0x92>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a52      	ldr	r2, [pc, #328]	@ (8002d5c <HAL_GPIO_DeInit+0x1b8>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d00d      	beq.n	8002c32 <HAL_GPIO_DeInit+0x8e>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a51      	ldr	r2, [pc, #324]	@ (8002d60 <HAL_GPIO_DeInit+0x1bc>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d007      	beq.n	8002c2e <HAL_GPIO_DeInit+0x8a>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a50      	ldr	r2, [pc, #320]	@ (8002d64 <HAL_GPIO_DeInit+0x1c0>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d101      	bne.n	8002c2a <HAL_GPIO_DeInit+0x86>
 8002c26:	2304      	movs	r3, #4
 8002c28:	e008      	b.n	8002c3c <HAL_GPIO_DeInit+0x98>
 8002c2a:	2307      	movs	r3, #7
 8002c2c:	e006      	b.n	8002c3c <HAL_GPIO_DeInit+0x98>
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e004      	b.n	8002c3c <HAL_GPIO_DeInit+0x98>
 8002c32:	2302      	movs	r3, #2
 8002c34:	e002      	b.n	8002c3c <HAL_GPIO_DeInit+0x98>
 8002c36:	2301      	movs	r3, #1
 8002c38:	e000      	b.n	8002c3c <HAL_GPIO_DeInit+0x98>
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	697a      	ldr	r2, [r7, #20]
 8002c3e:	f002 0203 	and.w	r2, r2, #3
 8002c42:	0092      	lsls	r2, r2, #2
 8002c44:	4093      	lsls	r3, r2
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d132      	bne.n	8002cb2 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002c4c:	4b46      	ldr	r3, [pc, #280]	@ (8002d68 <HAL_GPIO_DeInit+0x1c4>)
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	43db      	mvns	r3, r3
 8002c54:	4944      	ldr	r1, [pc, #272]	@ (8002d68 <HAL_GPIO_DeInit+0x1c4>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002c5a:	4b43      	ldr	r3, [pc, #268]	@ (8002d68 <HAL_GPIO_DeInit+0x1c4>)
 8002c5c:	685a      	ldr	r2, [r3, #4]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	43db      	mvns	r3, r3
 8002c62:	4941      	ldr	r1, [pc, #260]	@ (8002d68 <HAL_GPIO_DeInit+0x1c4>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002c68:	4b3f      	ldr	r3, [pc, #252]	@ (8002d68 <HAL_GPIO_DeInit+0x1c4>)
 8002c6a:	68da      	ldr	r2, [r3, #12]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	493d      	ldr	r1, [pc, #244]	@ (8002d68 <HAL_GPIO_DeInit+0x1c4>)
 8002c72:	4013      	ands	r3, r2
 8002c74:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002c76:	4b3c      	ldr	r3, [pc, #240]	@ (8002d68 <HAL_GPIO_DeInit+0x1c4>)
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	43db      	mvns	r3, r3
 8002c7e:	493a      	ldr	r1, [pc, #232]	@ (8002d68 <HAL_GPIO_DeInit+0x1c4>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f003 0303 	and.w	r3, r3, #3
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	220f      	movs	r2, #15
 8002c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c92:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002c94:	4a2e      	ldr	r2, [pc, #184]	@ (8002d50 <HAL_GPIO_DeInit+0x1ac>)
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	089b      	lsrs	r3, r3, #2
 8002c9a:	3302      	adds	r3, #2
 8002c9c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	43da      	mvns	r2, r3
 8002ca4:	482a      	ldr	r0, [pc, #168]	@ (8002d50 <HAL_GPIO_DeInit+0x1ac>)
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	089b      	lsrs	r3, r3, #2
 8002caa:	400a      	ands	r2, r1
 8002cac:	3302      	adds	r3, #2
 8002cae:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	2103      	movs	r1, #3
 8002cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	401a      	ands	r2, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	08da      	lsrs	r2, r3, #3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	3208      	adds	r2, #8
 8002cd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	220f      	movs	r2, #15
 8002cde:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	08d2      	lsrs	r2, r2, #3
 8002ce8:	4019      	ands	r1, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	3208      	adds	r2, #8
 8002cee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	2103      	movs	r1, #3
 8002cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8002d00:	43db      	mvns	r3, r3
 8002d02:	401a      	ands	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685a      	ldr	r2, [r3, #4]
 8002d0c:	2101      	movs	r1, #1
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	fa01 f303 	lsl.w	r3, r1, r3
 8002d14:	43db      	mvns	r3, r3
 8002d16:	401a      	ands	r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	2103      	movs	r1, #3
 8002d26:	fa01 f303 	lsl.w	r3, r1, r3
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	401a      	ands	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	3301      	adds	r3, #1
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	2b0f      	cmp	r3, #15
 8002d3c:	f67f af40 	bls.w	8002bc0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002d40:	bf00      	nop
 8002d42:	bf00      	nop
 8002d44:	371c      	adds	r7, #28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	40013800 	.word	0x40013800
 8002d54:	40020000 	.word	0x40020000
 8002d58:	40020400 	.word	0x40020400
 8002d5c:	40020800 	.word	0x40020800
 8002d60:	40020c00 	.word	0x40020c00
 8002d64:	40021000 	.word	0x40021000
 8002d68:	40013c00 	.word	0x40013c00

08002d6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	460b      	mov	r3, r1
 8002d76:	807b      	strh	r3, [r7, #2]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d7c:	787b      	ldrb	r3, [r7, #1]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d003      	beq.n	8002d8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d82:	887a      	ldrh	r2, [r7, #2]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d88:	e003      	b.n	8002d92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d8a:	887b      	ldrh	r3, [r7, #2]
 8002d8c:	041a      	lsls	r2, r3, #16
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	619a      	str	r2, [r3, #24]
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
	...

08002da0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e267      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d075      	beq.n	8002eaa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002dbe:	4b88      	ldr	r3, [pc, #544]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f003 030c 	and.w	r3, r3, #12
 8002dc6:	2b04      	cmp	r3, #4
 8002dc8:	d00c      	beq.n	8002de4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dca:	4b85      	ldr	r3, [pc, #532]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002dd2:	2b08      	cmp	r3, #8
 8002dd4:	d112      	bne.n	8002dfc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002dd6:	4b82      	ldr	r3, [pc, #520]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dde:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002de2:	d10b      	bne.n	8002dfc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002de4:	4b7e      	ldr	r3, [pc, #504]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d05b      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x108>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d157      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e242      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e04:	d106      	bne.n	8002e14 <HAL_RCC_OscConfig+0x74>
 8002e06:	4b76      	ldr	r3, [pc, #472]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a75      	ldr	r2, [pc, #468]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e10:	6013      	str	r3, [r2, #0]
 8002e12:	e01d      	b.n	8002e50 <HAL_RCC_OscConfig+0xb0>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e1c:	d10c      	bne.n	8002e38 <HAL_RCC_OscConfig+0x98>
 8002e1e:	4b70      	ldr	r3, [pc, #448]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a6f      	ldr	r2, [pc, #444]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e28:	6013      	str	r3, [r2, #0]
 8002e2a:	4b6d      	ldr	r3, [pc, #436]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a6c      	ldr	r2, [pc, #432]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e34:	6013      	str	r3, [r2, #0]
 8002e36:	e00b      	b.n	8002e50 <HAL_RCC_OscConfig+0xb0>
 8002e38:	4b69      	ldr	r3, [pc, #420]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a68      	ldr	r2, [pc, #416]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e42:	6013      	str	r3, [r2, #0]
 8002e44:	4b66      	ldr	r3, [pc, #408]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a65      	ldr	r2, [pc, #404]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d013      	beq.n	8002e80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e58:	f7ff f810 	bl	8001e7c <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e60:	f7ff f80c 	bl	8001e7c <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b64      	cmp	r3, #100	@ 0x64
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e207      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e72:	4b5b      	ldr	r3, [pc, #364]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0f0      	beq.n	8002e60 <HAL_RCC_OscConfig+0xc0>
 8002e7e:	e014      	b.n	8002eaa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e80:	f7fe fffc 	bl	8001e7c <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e88:	f7fe fff8 	bl	8001e7c <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b64      	cmp	r3, #100	@ 0x64
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e1f3      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e9a:	4b51      	ldr	r3, [pc, #324]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1f0      	bne.n	8002e88 <HAL_RCC_OscConfig+0xe8>
 8002ea6:	e000      	b.n	8002eaa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ea8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d063      	beq.n	8002f7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002eb6:	4b4a      	ldr	r3, [pc, #296]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f003 030c 	and.w	r3, r3, #12
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d00b      	beq.n	8002eda <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ec2:	4b47      	ldr	r3, [pc, #284]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002eca:	2b08      	cmp	r3, #8
 8002ecc:	d11c      	bne.n	8002f08 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ece:	4b44      	ldr	r3, [pc, #272]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d116      	bne.n	8002f08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eda:	4b41      	ldr	r3, [pc, #260]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d005      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x152>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d001      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e1c7      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691b      	ldr	r3, [r3, #16]
 8002efe:	00db      	lsls	r3, r3, #3
 8002f00:	4937      	ldr	r1, [pc, #220]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f06:	e03a      	b.n	8002f7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d020      	beq.n	8002f52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f10:	4b34      	ldr	r3, [pc, #208]	@ (8002fe4 <HAL_RCC_OscConfig+0x244>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f16:	f7fe ffb1 	bl	8001e7c <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f1e:	f7fe ffad 	bl	8001e7c <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e1a8      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f30:	4b2b      	ldr	r3, [pc, #172]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f3c:	4b28      	ldr	r3, [pc, #160]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	691b      	ldr	r3, [r3, #16]
 8002f48:	00db      	lsls	r3, r3, #3
 8002f4a:	4925      	ldr	r1, [pc, #148]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	600b      	str	r3, [r1, #0]
 8002f50:	e015      	b.n	8002f7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f52:	4b24      	ldr	r3, [pc, #144]	@ (8002fe4 <HAL_RCC_OscConfig+0x244>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f58:	f7fe ff90 	bl	8001e7c <HAL_GetTick>
 8002f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f5e:	e008      	b.n	8002f72 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f60:	f7fe ff8c 	bl	8001e7c <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	1ad3      	subs	r3, r2, r3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d901      	bls.n	8002f72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	e187      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f72:	4b1b      	ldr	r3, [pc, #108]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0302 	and.w	r3, r3, #2
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1f0      	bne.n	8002f60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0308 	and.w	r3, r3, #8
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d036      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d016      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f92:	4b15      	ldr	r3, [pc, #84]	@ (8002fe8 <HAL_RCC_OscConfig+0x248>)
 8002f94:	2201      	movs	r2, #1
 8002f96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f98:	f7fe ff70 	bl	8001e7c <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fa0:	f7fe ff6c 	bl	8001e7c <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e167      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <HAL_RCC_OscConfig+0x240>)
 8002fb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0f0      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x200>
 8002fbe:	e01b      	b.n	8002ff8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fc0:	4b09      	ldr	r3, [pc, #36]	@ (8002fe8 <HAL_RCC_OscConfig+0x248>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fc6:	f7fe ff59 	bl	8001e7c <HAL_GetTick>
 8002fca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fcc:	e00e      	b.n	8002fec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fce:	f7fe ff55 	bl	8001e7c <HAL_GetTick>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d907      	bls.n	8002fec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e150      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	42470000 	.word	0x42470000
 8002fe8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fec:	4b88      	ldr	r3, [pc, #544]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8002fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1ea      	bne.n	8002fce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	f000 8097 	beq.w	8003134 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003006:	2300      	movs	r3, #0
 8003008:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800300a:	4b81      	ldr	r3, [pc, #516]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d10f      	bne.n	8003036 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	60bb      	str	r3, [r7, #8]
 800301a:	4b7d      	ldr	r3, [pc, #500]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301e:	4a7c      	ldr	r2, [pc, #496]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8003020:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003024:	6413      	str	r3, [r2, #64]	@ 0x40
 8003026:	4b7a      	ldr	r3, [pc, #488]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003032:	2301      	movs	r3, #1
 8003034:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003036:	4b77      	ldr	r3, [pc, #476]	@ (8003214 <HAL_RCC_OscConfig+0x474>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800303e:	2b00      	cmp	r3, #0
 8003040:	d118      	bne.n	8003074 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003042:	4b74      	ldr	r3, [pc, #464]	@ (8003214 <HAL_RCC_OscConfig+0x474>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a73      	ldr	r2, [pc, #460]	@ (8003214 <HAL_RCC_OscConfig+0x474>)
 8003048:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800304c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800304e:	f7fe ff15 	bl	8001e7c <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003056:	f7fe ff11 	bl	8001e7c <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e10c      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003068:	4b6a      	ldr	r3, [pc, #424]	@ (8003214 <HAL_RCC_OscConfig+0x474>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003070:	2b00      	cmp	r3, #0
 8003072:	d0f0      	beq.n	8003056 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d106      	bne.n	800308a <HAL_RCC_OscConfig+0x2ea>
 800307c:	4b64      	ldr	r3, [pc, #400]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 800307e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003080:	4a63      	ldr	r2, [pc, #396]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8003082:	f043 0301 	orr.w	r3, r3, #1
 8003086:	6713      	str	r3, [r2, #112]	@ 0x70
 8003088:	e01c      	b.n	80030c4 <HAL_RCC_OscConfig+0x324>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	2b05      	cmp	r3, #5
 8003090:	d10c      	bne.n	80030ac <HAL_RCC_OscConfig+0x30c>
 8003092:	4b5f      	ldr	r3, [pc, #380]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8003094:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003096:	4a5e      	ldr	r2, [pc, #376]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8003098:	f043 0304 	orr.w	r3, r3, #4
 800309c:	6713      	str	r3, [r2, #112]	@ 0x70
 800309e:	4b5c      	ldr	r3, [pc, #368]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80030a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a2:	4a5b      	ldr	r2, [pc, #364]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80030aa:	e00b      	b.n	80030c4 <HAL_RCC_OscConfig+0x324>
 80030ac:	4b58      	ldr	r3, [pc, #352]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80030ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030b0:	4a57      	ldr	r2, [pc, #348]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80030b2:	f023 0301 	bic.w	r3, r3, #1
 80030b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80030b8:	4b55      	ldr	r3, [pc, #340]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80030ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030bc:	4a54      	ldr	r2, [pc, #336]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80030be:	f023 0304 	bic.w	r3, r3, #4
 80030c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d015      	beq.n	80030f8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030cc:	f7fe fed6 	bl	8001e7c <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d2:	e00a      	b.n	80030ea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030d4:	f7fe fed2 	bl	8001e7c <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e0cb      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ea:	4b49      	ldr	r3, [pc, #292]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80030ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0ee      	beq.n	80030d4 <HAL_RCC_OscConfig+0x334>
 80030f6:	e014      	b.n	8003122 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f8:	f7fe fec0 	bl	8001e7c <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030fe:	e00a      	b.n	8003116 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003100:	f7fe febc 	bl	8001e7c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800310e:	4293      	cmp	r3, r2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e0b5      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003116:	4b3e      	ldr	r3, [pc, #248]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8003118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1ee      	bne.n	8003100 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003122:	7dfb      	ldrb	r3, [r7, #23]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d105      	bne.n	8003134 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003128:	4b39      	ldr	r3, [pc, #228]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 800312a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312c:	4a38      	ldr	r2, [pc, #224]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 800312e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003132:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	2b00      	cmp	r3, #0
 800313a:	f000 80a1 	beq.w	8003280 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800313e:	4b34      	ldr	r3, [pc, #208]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 030c 	and.w	r3, r3, #12
 8003146:	2b08      	cmp	r3, #8
 8003148:	d05c      	beq.n	8003204 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	699b      	ldr	r3, [r3, #24]
 800314e:	2b02      	cmp	r3, #2
 8003150:	d141      	bne.n	80031d6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003152:	4b31      	ldr	r3, [pc, #196]	@ (8003218 <HAL_RCC_OscConfig+0x478>)
 8003154:	2200      	movs	r2, #0
 8003156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003158:	f7fe fe90 	bl	8001e7c <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800315e:	e008      	b.n	8003172 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003160:	f7fe fe8c 	bl	8001e7c <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b02      	cmp	r3, #2
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e087      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003172:	4b27      	ldr	r3, [pc, #156]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d1f0      	bne.n	8003160 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	69da      	ldr	r2, [r3, #28]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a1b      	ldr	r3, [r3, #32]
 8003186:	431a      	orrs	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800318c:	019b      	lsls	r3, r3, #6
 800318e:	431a      	orrs	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003194:	085b      	lsrs	r3, r3, #1
 8003196:	3b01      	subs	r3, #1
 8003198:	041b      	lsls	r3, r3, #16
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	061b      	lsls	r3, r3, #24
 80031a2:	491b      	ldr	r1, [pc, #108]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003218 <HAL_RCC_OscConfig+0x478>)
 80031aa:	2201      	movs	r2, #1
 80031ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ae:	f7fe fe65 	bl	8001e7c <HAL_GetTick>
 80031b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031b4:	e008      	b.n	80031c8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b6:	f7fe fe61 	bl	8001e7c <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d901      	bls.n	80031c8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e05c      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031c8:	4b11      	ldr	r3, [pc, #68]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0f0      	beq.n	80031b6 <HAL_RCC_OscConfig+0x416>
 80031d4:	e054      	b.n	8003280 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031d6:	4b10      	ldr	r3, [pc, #64]	@ (8003218 <HAL_RCC_OscConfig+0x478>)
 80031d8:	2200      	movs	r2, #0
 80031da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031dc:	f7fe fe4e 	bl	8001e7c <HAL_GetTick>
 80031e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031e2:	e008      	b.n	80031f6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031e4:	f7fe fe4a 	bl	8001e7c <HAL_GetTick>
 80031e8:	4602      	mov	r2, r0
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	1ad3      	subs	r3, r2, r3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d901      	bls.n	80031f6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e045      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031f6:	4b06      	ldr	r3, [pc, #24]	@ (8003210 <HAL_RCC_OscConfig+0x470>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f0      	bne.n	80031e4 <HAL_RCC_OscConfig+0x444>
 8003202:	e03d      	b.n	8003280 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d107      	bne.n	800321c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e038      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
 8003210:	40023800 	.word	0x40023800
 8003214:	40007000 	.word	0x40007000
 8003218:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800321c:	4b1b      	ldr	r3, [pc, #108]	@ (800328c <HAL_RCC_OscConfig+0x4ec>)
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	2b01      	cmp	r3, #1
 8003228:	d028      	beq.n	800327c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003234:	429a      	cmp	r2, r3
 8003236:	d121      	bne.n	800327c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003242:	429a      	cmp	r2, r3
 8003244:	d11a      	bne.n	800327c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800324c:	4013      	ands	r3, r2
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003252:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003254:	4293      	cmp	r3, r2
 8003256:	d111      	bne.n	800327c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003262:	085b      	lsrs	r3, r3, #1
 8003264:	3b01      	subs	r3, #1
 8003266:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003268:	429a      	cmp	r2, r3
 800326a:	d107      	bne.n	800327c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003276:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003278:	429a      	cmp	r2, r3
 800327a:	d001      	beq.n	8003280 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e000      	b.n	8003282 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003280:	2300      	movs	r3, #0
}
 8003282:	4618      	mov	r0, r3
 8003284:	3718      	adds	r7, #24
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	40023800 	.word	0x40023800

08003290 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	e0cc      	b.n	800343e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032a4:	4b68      	ldr	r3, [pc, #416]	@ (8003448 <HAL_RCC_ClockConfig+0x1b8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0307 	and.w	r3, r3, #7
 80032ac:	683a      	ldr	r2, [r7, #0]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d90c      	bls.n	80032cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032b2:	4b65      	ldr	r3, [pc, #404]	@ (8003448 <HAL_RCC_ClockConfig+0x1b8>)
 80032b4:	683a      	ldr	r2, [r7, #0]
 80032b6:	b2d2      	uxtb	r2, r2
 80032b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ba:	4b63      	ldr	r3, [pc, #396]	@ (8003448 <HAL_RCC_ClockConfig+0x1b8>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 0307 	and.w	r3, r3, #7
 80032c2:	683a      	ldr	r2, [r7, #0]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d001      	beq.n	80032cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e0b8      	b.n	800343e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0302 	and.w	r3, r3, #2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d020      	beq.n	800331a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d005      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032e4:	4b59      	ldr	r3, [pc, #356]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	4a58      	ldr	r2, [pc, #352]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 80032ea:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80032ee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0308 	and.w	r3, r3, #8
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d005      	beq.n	8003308 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032fc:	4b53      	ldr	r3, [pc, #332]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	4a52      	ldr	r2, [pc, #328]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 8003302:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003306:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003308:	4b50      	ldr	r3, [pc, #320]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	494d      	ldr	r1, [pc, #308]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 8003316:	4313      	orrs	r3, r2
 8003318:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d044      	beq.n	80033b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d107      	bne.n	800333e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800332e:	4b47      	ldr	r3, [pc, #284]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d119      	bne.n	800336e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e07f      	b.n	800343e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b02      	cmp	r3, #2
 8003344:	d003      	beq.n	800334e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800334a:	2b03      	cmp	r3, #3
 800334c:	d107      	bne.n	800335e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800334e:	4b3f      	ldr	r3, [pc, #252]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d109      	bne.n	800336e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e06f      	b.n	800343e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800335e:	4b3b      	ldr	r3, [pc, #236]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e067      	b.n	800343e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800336e:	4b37      	ldr	r3, [pc, #220]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f023 0203 	bic.w	r2, r3, #3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	4934      	ldr	r1, [pc, #208]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 800337c:	4313      	orrs	r3, r2
 800337e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003380:	f7fe fd7c 	bl	8001e7c <HAL_GetTick>
 8003384:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003386:	e00a      	b.n	800339e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003388:	f7fe fd78 	bl	8001e7c <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003396:	4293      	cmp	r3, r2
 8003398:	d901      	bls.n	800339e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e04f      	b.n	800343e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800339e:	4b2b      	ldr	r3, [pc, #172]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	f003 020c 	and.w	r2, r3, #12
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d1eb      	bne.n	8003388 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033b0:	4b25      	ldr	r3, [pc, #148]	@ (8003448 <HAL_RCC_ClockConfig+0x1b8>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d20c      	bcs.n	80033d8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033be:	4b22      	ldr	r3, [pc, #136]	@ (8003448 <HAL_RCC_ClockConfig+0x1b8>)
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	b2d2      	uxtb	r2, r2
 80033c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033c6:	4b20      	ldr	r3, [pc, #128]	@ (8003448 <HAL_RCC_ClockConfig+0x1b8>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d001      	beq.n	80033d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e032      	b.n	800343e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0304 	and.w	r3, r3, #4
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d008      	beq.n	80033f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033e4:	4b19      	ldr	r3, [pc, #100]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	4916      	ldr	r1, [pc, #88]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0308 	and.w	r3, r3, #8
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d009      	beq.n	8003416 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003402:	4b12      	ldr	r3, [pc, #72]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	00db      	lsls	r3, r3, #3
 8003410:	490e      	ldr	r1, [pc, #56]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 8003412:	4313      	orrs	r3, r2
 8003414:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003416:	f000 f821 	bl	800345c <HAL_RCC_GetSysClockFreq>
 800341a:	4602      	mov	r2, r0
 800341c:	4b0b      	ldr	r3, [pc, #44]	@ (800344c <HAL_RCC_ClockConfig+0x1bc>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	091b      	lsrs	r3, r3, #4
 8003422:	f003 030f 	and.w	r3, r3, #15
 8003426:	490a      	ldr	r1, [pc, #40]	@ (8003450 <HAL_RCC_ClockConfig+0x1c0>)
 8003428:	5ccb      	ldrb	r3, [r1, r3]
 800342a:	fa22 f303 	lsr.w	r3, r2, r3
 800342e:	4a09      	ldr	r2, [pc, #36]	@ (8003454 <HAL_RCC_ClockConfig+0x1c4>)
 8003430:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003432:	4b09      	ldr	r3, [pc, #36]	@ (8003458 <HAL_RCC_ClockConfig+0x1c8>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4618      	mov	r0, r3
 8003438:	f7fe fcdc 	bl	8001df4 <HAL_InitTick>

  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40023c00 	.word	0x40023c00
 800344c:	40023800 	.word	0x40023800
 8003450:	08005888 	.word	0x08005888
 8003454:	20000000 	.word	0x20000000
 8003458:	20000004 	.word	0x20000004

0800345c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800345c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003460:	b094      	sub	sp, #80	@ 0x50
 8003462:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003464:	2300      	movs	r3, #0
 8003466:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003468:	2300      	movs	r3, #0
 800346a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003470:	2300      	movs	r3, #0
 8003472:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003474:	4b79      	ldr	r3, [pc, #484]	@ (800365c <HAL_RCC_GetSysClockFreq+0x200>)
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f003 030c 	and.w	r3, r3, #12
 800347c:	2b08      	cmp	r3, #8
 800347e:	d00d      	beq.n	800349c <HAL_RCC_GetSysClockFreq+0x40>
 8003480:	2b08      	cmp	r3, #8
 8003482:	f200 80e1 	bhi.w	8003648 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003486:	2b00      	cmp	r3, #0
 8003488:	d002      	beq.n	8003490 <HAL_RCC_GetSysClockFreq+0x34>
 800348a:	2b04      	cmp	r3, #4
 800348c:	d003      	beq.n	8003496 <HAL_RCC_GetSysClockFreq+0x3a>
 800348e:	e0db      	b.n	8003648 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003490:	4b73      	ldr	r3, [pc, #460]	@ (8003660 <HAL_RCC_GetSysClockFreq+0x204>)
 8003492:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003494:	e0db      	b.n	800364e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003496:	4b73      	ldr	r3, [pc, #460]	@ (8003664 <HAL_RCC_GetSysClockFreq+0x208>)
 8003498:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800349a:	e0d8      	b.n	800364e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800349c:	4b6f      	ldr	r3, [pc, #444]	@ (800365c <HAL_RCC_GetSysClockFreq+0x200>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034a4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034a6:	4b6d      	ldr	r3, [pc, #436]	@ (800365c <HAL_RCC_GetSysClockFreq+0x200>)
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d063      	beq.n	800357a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034b2:	4b6a      	ldr	r3, [pc, #424]	@ (800365c <HAL_RCC_GetSysClockFreq+0x200>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	099b      	lsrs	r3, r3, #6
 80034b8:	2200      	movs	r2, #0
 80034ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80034bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80034be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80034c6:	2300      	movs	r3, #0
 80034c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80034ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80034ce:	4622      	mov	r2, r4
 80034d0:	462b      	mov	r3, r5
 80034d2:	f04f 0000 	mov.w	r0, #0
 80034d6:	f04f 0100 	mov.w	r1, #0
 80034da:	0159      	lsls	r1, r3, #5
 80034dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034e0:	0150      	lsls	r0, r2, #5
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4621      	mov	r1, r4
 80034e8:	1a51      	subs	r1, r2, r1
 80034ea:	6139      	str	r1, [r7, #16]
 80034ec:	4629      	mov	r1, r5
 80034ee:	eb63 0301 	sbc.w	r3, r3, r1
 80034f2:	617b      	str	r3, [r7, #20]
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003500:	4659      	mov	r1, fp
 8003502:	018b      	lsls	r3, r1, #6
 8003504:	4651      	mov	r1, sl
 8003506:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800350a:	4651      	mov	r1, sl
 800350c:	018a      	lsls	r2, r1, #6
 800350e:	4651      	mov	r1, sl
 8003510:	ebb2 0801 	subs.w	r8, r2, r1
 8003514:	4659      	mov	r1, fp
 8003516:	eb63 0901 	sbc.w	r9, r3, r1
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	f04f 0300 	mov.w	r3, #0
 8003522:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003526:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800352a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800352e:	4690      	mov	r8, r2
 8003530:	4699      	mov	r9, r3
 8003532:	4623      	mov	r3, r4
 8003534:	eb18 0303 	adds.w	r3, r8, r3
 8003538:	60bb      	str	r3, [r7, #8]
 800353a:	462b      	mov	r3, r5
 800353c:	eb49 0303 	adc.w	r3, r9, r3
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	f04f 0200 	mov.w	r2, #0
 8003546:	f04f 0300 	mov.w	r3, #0
 800354a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800354e:	4629      	mov	r1, r5
 8003550:	024b      	lsls	r3, r1, #9
 8003552:	4621      	mov	r1, r4
 8003554:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003558:	4621      	mov	r1, r4
 800355a:	024a      	lsls	r2, r1, #9
 800355c:	4610      	mov	r0, r2
 800355e:	4619      	mov	r1, r3
 8003560:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003562:	2200      	movs	r2, #0
 8003564:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003566:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003568:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800356c:	f7fc fe88 	bl	8000280 <__aeabi_uldivmod>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	4613      	mov	r3, r2
 8003576:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003578:	e058      	b.n	800362c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800357a:	4b38      	ldr	r3, [pc, #224]	@ (800365c <HAL_RCC_GetSysClockFreq+0x200>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	099b      	lsrs	r3, r3, #6
 8003580:	2200      	movs	r2, #0
 8003582:	4618      	mov	r0, r3
 8003584:	4611      	mov	r1, r2
 8003586:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800358a:	623b      	str	r3, [r7, #32]
 800358c:	2300      	movs	r3, #0
 800358e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003590:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003594:	4642      	mov	r2, r8
 8003596:	464b      	mov	r3, r9
 8003598:	f04f 0000 	mov.w	r0, #0
 800359c:	f04f 0100 	mov.w	r1, #0
 80035a0:	0159      	lsls	r1, r3, #5
 80035a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035a6:	0150      	lsls	r0, r2, #5
 80035a8:	4602      	mov	r2, r0
 80035aa:	460b      	mov	r3, r1
 80035ac:	4641      	mov	r1, r8
 80035ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80035b2:	4649      	mov	r1, r9
 80035b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80035c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80035c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80035cc:	ebb2 040a 	subs.w	r4, r2, sl
 80035d0:	eb63 050b 	sbc.w	r5, r3, fp
 80035d4:	f04f 0200 	mov.w	r2, #0
 80035d8:	f04f 0300 	mov.w	r3, #0
 80035dc:	00eb      	lsls	r3, r5, #3
 80035de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035e2:	00e2      	lsls	r2, r4, #3
 80035e4:	4614      	mov	r4, r2
 80035e6:	461d      	mov	r5, r3
 80035e8:	4643      	mov	r3, r8
 80035ea:	18e3      	adds	r3, r4, r3
 80035ec:	603b      	str	r3, [r7, #0]
 80035ee:	464b      	mov	r3, r9
 80035f0:	eb45 0303 	adc.w	r3, r5, r3
 80035f4:	607b      	str	r3, [r7, #4]
 80035f6:	f04f 0200 	mov.w	r2, #0
 80035fa:	f04f 0300 	mov.w	r3, #0
 80035fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003602:	4629      	mov	r1, r5
 8003604:	028b      	lsls	r3, r1, #10
 8003606:	4621      	mov	r1, r4
 8003608:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800360c:	4621      	mov	r1, r4
 800360e:	028a      	lsls	r2, r1, #10
 8003610:	4610      	mov	r0, r2
 8003612:	4619      	mov	r1, r3
 8003614:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003616:	2200      	movs	r2, #0
 8003618:	61bb      	str	r3, [r7, #24]
 800361a:	61fa      	str	r2, [r7, #28]
 800361c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003620:	f7fc fe2e 	bl	8000280 <__aeabi_uldivmod>
 8003624:	4602      	mov	r2, r0
 8003626:	460b      	mov	r3, r1
 8003628:	4613      	mov	r3, r2
 800362a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800362c:	4b0b      	ldr	r3, [pc, #44]	@ (800365c <HAL_RCC_GetSysClockFreq+0x200>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	0c1b      	lsrs	r3, r3, #16
 8003632:	f003 0303 	and.w	r3, r3, #3
 8003636:	3301      	adds	r3, #1
 8003638:	005b      	lsls	r3, r3, #1
 800363a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800363c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800363e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003640:	fbb2 f3f3 	udiv	r3, r2, r3
 8003644:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003646:	e002      	b.n	800364e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003648:	4b05      	ldr	r3, [pc, #20]	@ (8003660 <HAL_RCC_GetSysClockFreq+0x204>)
 800364a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800364c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800364e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003650:	4618      	mov	r0, r3
 8003652:	3750      	adds	r7, #80	@ 0x50
 8003654:	46bd      	mov	sp, r7
 8003656:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800365a:	bf00      	nop
 800365c:	40023800 	.word	0x40023800
 8003660:	00f42400 	.word	0x00f42400
 8003664:	007a1200 	.word	0x007a1200

08003668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800366c:	4b03      	ldr	r3, [pc, #12]	@ (800367c <HAL_RCC_GetHCLKFreq+0x14>)
 800366e:	681b      	ldr	r3, [r3, #0]
}
 8003670:	4618      	mov	r0, r3
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	20000000 	.word	0x20000000

08003680 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003684:	f7ff fff0 	bl	8003668 <HAL_RCC_GetHCLKFreq>
 8003688:	4602      	mov	r2, r0
 800368a:	4b05      	ldr	r3, [pc, #20]	@ (80036a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	0a9b      	lsrs	r3, r3, #10
 8003690:	f003 0307 	and.w	r3, r3, #7
 8003694:	4903      	ldr	r1, [pc, #12]	@ (80036a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003696:	5ccb      	ldrb	r3, [r1, r3]
 8003698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800369c:	4618      	mov	r0, r3
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40023800 	.word	0x40023800
 80036a4:	08005898 	.word	0x08005898

080036a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036ac:	f7ff ffdc 	bl	8003668 <HAL_RCC_GetHCLKFreq>
 80036b0:	4602      	mov	r2, r0
 80036b2:	4b05      	ldr	r3, [pc, #20]	@ (80036c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	0b5b      	lsrs	r3, r3, #13
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	4903      	ldr	r1, [pc, #12]	@ (80036cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036be:	5ccb      	ldrb	r3, [r1, r3]
 80036c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	40023800 	.word	0x40023800
 80036cc:	08005898 	.word	0x08005898

080036d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e07b      	b.n	80037da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d108      	bne.n	80036fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036f2:	d009      	beq.n	8003708 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	61da      	str	r2, [r3, #28]
 80036fa:	e005      	b.n	8003708 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d106      	bne.n	8003728 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f7fd fffa 	bl	800171c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800373e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003750:	431a      	orrs	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800375a:	431a      	orrs	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	f003 0302 	and.w	r3, r3, #2
 8003764:	431a      	orrs	r2, r3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	431a      	orrs	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003778:	431a      	orrs	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800378c:	ea42 0103 	orr.w	r1, r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003794:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	0c1b      	lsrs	r3, r3, #16
 80037a6:	f003 0104 	and.w	r1, r3, #4
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ae:	f003 0210 	and.w	r2, r3, #16
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	69da      	ldr	r2, [r3, #28]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3708      	adds	r7, #8
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}

080037e2 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b082      	sub	sp, #8
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e01a      	b.n	800382a <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800380a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f7fe f903 	bl	8001a18 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003828:	2300      	movs	r3, #0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
 8003840:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003848:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003850:	7dfb      	ldrb	r3, [r7, #23]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d00c      	beq.n	8003870 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800385c:	d106      	bne.n	800386c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d102      	bne.n	800386c <HAL_SPI_TransmitReceive_DMA+0x38>
 8003866:	7dfb      	ldrb	r3, [r7, #23]
 8003868:	2b04      	cmp	r3, #4
 800386a:	d001      	beq.n	8003870 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 800386c:	2302      	movs	r3, #2
 800386e:	e0cf      	b.n	8003a10 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d005      	beq.n	8003882 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d002      	beq.n	8003882 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800387c:	887b      	ldrh	r3, [r7, #2]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e0c4      	b.n	8003a10 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800388c:	2b01      	cmp	r3, #1
 800388e:	d101      	bne.n	8003894 <HAL_SPI_TransmitReceive_DMA+0x60>
 8003890:	2302      	movs	r3, #2
 8003892:	e0bd      	b.n	8003a10 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	2b04      	cmp	r3, #4
 80038a6:	d003      	beq.n	80038b0 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2205      	movs	r2, #5
 80038ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2200      	movs	r2, #0
 80038b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	68ba      	ldr	r2, [r7, #8]
 80038ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	887a      	ldrh	r2, [r7, #2]
 80038c0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	887a      	ldrh	r2, [r7, #2]
 80038c6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	887a      	ldrh	r2, [r7, #2]
 80038d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	887a      	ldrh	r2, [r7, #2]
 80038d8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	d108      	bne.n	8003904 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038f6:	4a48      	ldr	r2, [pc, #288]	@ (8003a18 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80038f8:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038fe:	4a47      	ldr	r2, [pc, #284]	@ (8003a1c <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8003900:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003902:	e007      	b.n	8003914 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003908:	4a45      	ldr	r2, [pc, #276]	@ (8003a20 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800390a:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003910:	4a44      	ldr	r2, [pc, #272]	@ (8003a24 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8003912:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003918:	4a43      	ldr	r2, [pc, #268]	@ (8003a28 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800391a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003920:	2200      	movs	r2, #0
 8003922:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	330c      	adds	r3, #12
 800392e:	4619      	mov	r1, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003934:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800393a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800393c:	f7fe fcec 	bl	8002318 <HAL_DMA_Start_IT>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00b      	beq.n	800395e <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394a:	f043 0210 	orr.w	r2, r3, #16
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e058      	b.n	8003a10 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685a      	ldr	r2, [r3, #4]
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f042 0201 	orr.w	r2, r2, #1
 800396c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003972:	2200      	movs	r2, #0
 8003974:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800397a:	2200      	movs	r2, #0
 800397c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003982:	2200      	movs	r2, #0
 8003984:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800398a:	2200      	movs	r2, #0
 800398c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003996:	4619      	mov	r1, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	330c      	adds	r3, #12
 800399e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039a4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80039a6:	f7fe fcb7 	bl	8002318 <HAL_DMA_Start_IT>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00b      	beq.n	80039c8 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b4:	f043 0210 	orr.w	r2, r3, #16
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e023      	b.n	8003a10 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d2:	2b40      	cmp	r3, #64	@ 0x40
 80039d4:	d007      	beq.n	80039e6 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039e4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f042 0220 	orr.w	r2, r2, #32
 80039fc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	685a      	ldr	r2, [r3, #4]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f042 0202 	orr.w	r2, r2, #2
 8003a0c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3718      	adds	r7, #24
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	08003bb5 	.word	0x08003bb5
 8003a1c:	08003a7d 	.word	0x08003a7d
 8003a20:	08003bd1 	.word	0x08003bd1
 8003a24:	08003b25 	.word	0x08003b25
 8003a28:	08003bed 	.word	0x08003bed

08003a2c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a88:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a8a:	f7fe f9f7 	bl	8001e7c <HAL_GetTick>
 8003a8e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a9e:	d03b      	beq.n	8003b18 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	685a      	ldr	r2, [r3, #4]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0220 	bic.w	r2, r2, #32
 8003aae:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d10d      	bne.n	8003ad4 <SPI_DMAReceiveCplt+0x58>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ac0:	d108      	bne.n	8003ad4 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0203 	bic.w	r2, r2, #3
 8003ad0:	605a      	str	r2, [r3, #4]
 8003ad2:	e007      	b.n	8003ae4 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0201 	bic.w	r2, r2, #1
 8003ae2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003ae4:	68ba      	ldr	r2, [r7, #8]
 8003ae6:	2164      	movs	r1, #100	@ 0x64
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 f927 	bl	8003d3c <SPI_EndRxTransaction>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d002      	beq.n	8003afa <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2220      	movs	r2, #32
 8003af8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2200      	movs	r2, #0
 8003afe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f7ff ffa9 	bl	8003a68 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003b16:	e002      	b.n	8003b1e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003b18:	68f8      	ldr	r0, [r7, #12]
 8003b1a:	f7ff ff87 	bl	8003a2c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003b1e:	3710      	adds	r7, #16
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b30:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b32:	f7fe f9a3 	bl	8001e7c <HAL_GetTick>
 8003b36:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b46:	d02f      	beq.n	8003ba8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f022 0220 	bic.w	r2, r2, #32
 8003b56:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	2164      	movs	r1, #100	@ 0x64
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f953 	bl	8003e08 <SPI_EndRxTxTransaction>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d005      	beq.n	8003b74 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6c:	f043 0220 	orr.w	r2, r3, #32
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	685a      	ldr	r2, [r3, #4]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f022 0203 	bic.w	r2, r2, #3
 8003b82:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f7ff ff61 	bl	8003a68 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003ba6:	e002      	b.n	8003bae <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f7fd fd51 	bl	8001650 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc0:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f7ff ff3c 	bl	8003a40 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003bc8:	bf00      	nop
 8003bca:	3710      	adds	r7, #16
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	bd80      	pop	{r7, pc}

08003bd0 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f7ff ff38 	bl	8003a54 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003be4:	bf00      	nop
 8003be6:	3710      	adds	r7, #16
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bf8:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	685a      	ldr	r2, [r3, #4]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 0203 	bic.w	r2, r2, #3
 8003c08:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c0e:	f043 0210 	orr.w	r2, r3, #16
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003c1e:	68f8      	ldr	r0, [r7, #12]
 8003c20:	f7ff ff22 	bl	8003a68 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003c24:	bf00      	nop
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	60b9      	str	r1, [r7, #8]
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003c3c:	f7fe f91e 	bl	8001e7c <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c44:	1a9b      	subs	r3, r3, r2
 8003c46:	683a      	ldr	r2, [r7, #0]
 8003c48:	4413      	add	r3, r2
 8003c4a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003c4c:	f7fe f916 	bl	8001e7c <HAL_GetTick>
 8003c50:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003c52:	4b39      	ldr	r3, [pc, #228]	@ (8003d38 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	015b      	lsls	r3, r3, #5
 8003c58:	0d1b      	lsrs	r3, r3, #20
 8003c5a:	69fa      	ldr	r2, [r7, #28]
 8003c5c:	fb02 f303 	mul.w	r3, r2, r3
 8003c60:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c62:	e054      	b.n	8003d0e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6a:	d050      	beq.n	8003d0e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003c6c:	f7fe f906 	bl	8001e7c <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	69fa      	ldr	r2, [r7, #28]
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d902      	bls.n	8003c82 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d13d      	bne.n	8003cfe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	685a      	ldr	r2, [r3, #4]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003c90:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c9a:	d111      	bne.n	8003cc0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ca4:	d004      	beq.n	8003cb0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cae:	d107      	bne.n	8003cc0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cbe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cc8:	d10f      	bne.n	8003cea <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ce8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2201      	movs	r2, #1
 8003cee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e017      	b.n	8003d2e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d04:	2300      	movs	r3, #0
 8003d06:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	4013      	ands	r3, r2
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	bf0c      	ite	eq
 8003d1e:	2301      	moveq	r3, #1
 8003d20:	2300      	movne	r3, #0
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	461a      	mov	r2, r3
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d19b      	bne.n	8003c64 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3720      	adds	r7, #32
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	20000000 	.word	0x20000000

08003d3c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af02      	add	r7, sp, #8
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d50:	d111      	bne.n	8003d76 <SPI_EndRxTransaction+0x3a>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d5a:	d004      	beq.n	8003d66 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d64:	d107      	bne.n	8003d76 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681a      	ldr	r2, [r3, #0]
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d74:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003d7e:	d12a      	bne.n	8003dd6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	689b      	ldr	r3, [r3, #8]
 8003d84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d88:	d012      	beq.n	8003db0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2200      	movs	r2, #0
 8003d92:	2180      	movs	r1, #128	@ 0x80
 8003d94:	68f8      	ldr	r0, [r7, #12]
 8003d96:	f7ff ff49 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d02d      	beq.n	8003dfc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003da4:	f043 0220 	orr.w	r2, r3, #32
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003dac:	2303      	movs	r3, #3
 8003dae:	e026      	b.n	8003dfe <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	9300      	str	r3, [sp, #0]
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	2200      	movs	r2, #0
 8003db8:	2101      	movs	r1, #1
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f7ff ff36 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d01a      	beq.n	8003dfc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dca:	f043 0220 	orr.w	r2, r3, #32
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	e013      	b.n	8003dfe <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	9300      	str	r3, [sp, #0]
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	2101      	movs	r1, #1
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f7ff ff23 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d007      	beq.n	8003dfc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df0:	f043 0220 	orr.w	r2, r3, #32
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e000      	b.n	8003dfe <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af02      	add	r7, sp, #8
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	2102      	movs	r1, #2
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f7ff ff04 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d007      	beq.n	8003e3a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2e:	f043 0220 	orr.w	r2, r3, #32
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e032      	b.n	8003ea0 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea8 <SPI_EndRxTxTransaction+0xa0>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003eac <SPI_EndRxTxTransaction+0xa4>)
 8003e40:	fba2 2303 	umull	r2, r3, r2, r3
 8003e44:	0d5b      	lsrs	r3, r3, #21
 8003e46:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003e4a:	fb02 f303 	mul.w	r3, r2, r3
 8003e4e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e58:	d112      	bne.n	8003e80 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	9300      	str	r3, [sp, #0]
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	2200      	movs	r2, #0
 8003e62:	2180      	movs	r1, #128	@ 0x80
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f7ff fee1 	bl	8003c2c <SPI_WaitFlagStateUntilTimeout>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d016      	beq.n	8003e9e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e74:	f043 0220 	orr.w	r2, r3, #32
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e00f      	b.n	8003ea0 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00a      	beq.n	8003e9c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e96:	2b80      	cmp	r3, #128	@ 0x80
 8003e98:	d0f2      	beq.n	8003e80 <SPI_EndRxTxTransaction+0x78>
 8003e9a:	e000      	b.n	8003e9e <SPI_EndRxTxTransaction+0x96>
        break;
 8003e9c:	bf00      	nop
  }

  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3718      	adds	r7, #24
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	20000000 	.word	0x20000000
 8003eac:	165e9f81 	.word	0x165e9f81

08003eb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e042      	b.n	8003f48 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d106      	bne.n	8003edc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7fd fdea 	bl	8001ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2224      	movs	r2, #36	@ 0x24
 8003ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68da      	ldr	r2, [r3, #12]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ef2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f973 	bl	80041e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	691a      	ldr	r2, [r3, #16]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	695a      	ldr	r2, [r3, #20]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68da      	ldr	r2, [r3, #12]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2220      	movs	r2, #32
 8003f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2220      	movs	r2, #32
 8003f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3708      	adds	r7, #8
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b08a      	sub	sp, #40	@ 0x28
 8003f54:	af02      	add	r7, sp, #8
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	603b      	str	r3, [r7, #0]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f6a:	b2db      	uxtb	r3, r3
 8003f6c:	2b20      	cmp	r3, #32
 8003f6e:	d175      	bne.n	800405c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d002      	beq.n	8003f7c <HAL_UART_Transmit+0x2c>
 8003f76:	88fb      	ldrh	r3, [r7, #6]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d101      	bne.n	8003f80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e06e      	b.n	800405e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2221      	movs	r2, #33	@ 0x21
 8003f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f8e:	f7fd ff75 	bl	8001e7c <HAL_GetTick>
 8003f92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	88fa      	ldrh	r2, [r7, #6]
 8003f98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	88fa      	ldrh	r2, [r7, #6]
 8003f9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fa8:	d108      	bne.n	8003fbc <HAL_UART_Transmit+0x6c>
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d104      	bne.n	8003fbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	61bb      	str	r3, [r7, #24]
 8003fba:	e003      	b.n	8003fc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fc4:	e02e      	b.n	8004024 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	9300      	str	r3, [sp, #0]
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	2180      	movs	r1, #128	@ 0x80
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f000 f848 	bl	8004066 <UART_WaitOnFlagUntilTimeout>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e03a      	b.n	800405e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10b      	bne.n	8004006 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ffc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	3302      	adds	r3, #2
 8004002:	61bb      	str	r3, [r7, #24]
 8004004:	e007      	b.n	8004016 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	781a      	ldrb	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	3301      	adds	r3, #1
 8004014:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800401a:	b29b      	uxth	r3, r3
 800401c:	3b01      	subs	r3, #1
 800401e:	b29a      	uxth	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004028:	b29b      	uxth	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1cb      	bne.n	8003fc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	2200      	movs	r2, #0
 8004036:	2140      	movs	r1, #64	@ 0x40
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f000 f814 	bl	8004066 <UART_WaitOnFlagUntilTimeout>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d005      	beq.n	8004050 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2220      	movs	r2, #32
 8004048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e006      	b.n	800405e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2220      	movs	r2, #32
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004058:	2300      	movs	r3, #0
 800405a:	e000      	b.n	800405e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800405c:	2302      	movs	r3, #2
  }
}
 800405e:	4618      	mov	r0, r3
 8004060:	3720      	adds	r7, #32
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b086      	sub	sp, #24
 800406a:	af00      	add	r7, sp, #0
 800406c:	60f8      	str	r0, [r7, #12]
 800406e:	60b9      	str	r1, [r7, #8]
 8004070:	603b      	str	r3, [r7, #0]
 8004072:	4613      	mov	r3, r2
 8004074:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004076:	e03b      	b.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004078:	6a3b      	ldr	r3, [r7, #32]
 800407a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407e:	d037      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004080:	f7fd fefc 	bl	8001e7c <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	6a3a      	ldr	r2, [r7, #32]
 800408c:	429a      	cmp	r2, r3
 800408e:	d302      	bcc.n	8004096 <UART_WaitOnFlagUntilTimeout+0x30>
 8004090:	6a3b      	ldr	r3, [r7, #32]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d101      	bne.n	800409a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e03a      	b.n	8004110 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d023      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	2b80      	cmp	r3, #128	@ 0x80
 80040ac:	d020      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	2b40      	cmp	r3, #64	@ 0x40
 80040b2:	d01d      	beq.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0308 	and.w	r3, r3, #8
 80040be:	2b08      	cmp	r3, #8
 80040c0:	d116      	bne.n	80040f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80040c2:	2300      	movs	r3, #0
 80040c4:	617b      	str	r3, [r7, #20]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	617b      	str	r3, [r7, #20]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 f81d 	bl	8004118 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2208      	movs	r2, #8
 80040e2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e00f      	b.n	8004110 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	4013      	ands	r3, r2
 80040fa:	68ba      	ldr	r2, [r7, #8]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	bf0c      	ite	eq
 8004100:	2301      	moveq	r3, #1
 8004102:	2300      	movne	r3, #0
 8004104:	b2db      	uxtb	r3, r3
 8004106:	461a      	mov	r2, r3
 8004108:	79fb      	ldrb	r3, [r7, #7]
 800410a:	429a      	cmp	r2, r3
 800410c:	d0b4      	beq.n	8004078 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800410e:	2300      	movs	r3, #0
}
 8004110:	4618      	mov	r0, r3
 8004112:	3718      	adds	r7, #24
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004118:	b480      	push	{r7}
 800411a:	b095      	sub	sp, #84	@ 0x54
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	330c      	adds	r3, #12
 8004126:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800412a:	e853 3f00 	ldrex	r3, [r3]
 800412e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004132:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004136:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	330c      	adds	r3, #12
 800413e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004140:	643a      	str	r2, [r7, #64]	@ 0x40
 8004142:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004144:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004146:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004148:	e841 2300 	strex	r3, r2, [r1]
 800414c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800414e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1e5      	bne.n	8004120 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3314      	adds	r3, #20
 800415a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	e853 3f00 	ldrex	r3, [r3]
 8004162:	61fb      	str	r3, [r7, #28]
   return(result);
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	f023 0301 	bic.w	r3, r3, #1
 800416a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	3314      	adds	r3, #20
 8004172:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004174:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004176:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004178:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800417a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800417c:	e841 2300 	strex	r3, r2, [r1]
 8004180:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	2b00      	cmp	r3, #0
 8004186:	d1e5      	bne.n	8004154 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418c:	2b01      	cmp	r3, #1
 800418e:	d119      	bne.n	80041c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	330c      	adds	r3, #12
 8004196:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	e853 3f00 	ldrex	r3, [r3]
 800419e:	60bb      	str	r3, [r7, #8]
   return(result);
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	f023 0310 	bic.w	r3, r3, #16
 80041a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	330c      	adds	r3, #12
 80041ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041b0:	61ba      	str	r2, [r7, #24]
 80041b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b4:	6979      	ldr	r1, [r7, #20]
 80041b6:	69ba      	ldr	r2, [r7, #24]
 80041b8:	e841 2300 	strex	r3, r2, [r1]
 80041bc:	613b      	str	r3, [r7, #16]
   return(result);
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1e5      	bne.n	8004190 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2220      	movs	r2, #32
 80041c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80041d2:	bf00      	nop
 80041d4:	3754      	adds	r7, #84	@ 0x54
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
	...

080041e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041e4:	b0c0      	sub	sp, #256	@ 0x100
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80041ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80041f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041fc:	68d9      	ldr	r1, [r3, #12]
 80041fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	ea40 0301 	orr.w	r3, r0, r1
 8004208:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800420a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	431a      	orrs	r2, r3
 8004218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	431a      	orrs	r2, r3
 8004220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004224:	69db      	ldr	r3, [r3, #28]
 8004226:	4313      	orrs	r3, r2
 8004228:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800422c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004238:	f021 010c 	bic.w	r1, r1, #12
 800423c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004246:	430b      	orrs	r3, r1
 8004248:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800424a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	695b      	ldr	r3, [r3, #20]
 8004252:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800425a:	6999      	ldr	r1, [r3, #24]
 800425c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	ea40 0301 	orr.w	r3, r0, r1
 8004266:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	4b8f      	ldr	r3, [pc, #572]	@ (80044ac <UART_SetConfig+0x2cc>)
 8004270:	429a      	cmp	r2, r3
 8004272:	d005      	beq.n	8004280 <UART_SetConfig+0xa0>
 8004274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	4b8d      	ldr	r3, [pc, #564]	@ (80044b0 <UART_SetConfig+0x2d0>)
 800427c:	429a      	cmp	r2, r3
 800427e:	d104      	bne.n	800428a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004280:	f7ff fa12 	bl	80036a8 <HAL_RCC_GetPCLK2Freq>
 8004284:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004288:	e003      	b.n	8004292 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800428a:	f7ff f9f9 	bl	8003680 <HAL_RCC_GetPCLK1Freq>
 800428e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004296:	69db      	ldr	r3, [r3, #28]
 8004298:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800429c:	f040 810c 	bne.w	80044b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80042a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042a4:	2200      	movs	r2, #0
 80042a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80042aa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80042ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80042b2:	4622      	mov	r2, r4
 80042b4:	462b      	mov	r3, r5
 80042b6:	1891      	adds	r1, r2, r2
 80042b8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80042ba:	415b      	adcs	r3, r3
 80042bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80042c2:	4621      	mov	r1, r4
 80042c4:	eb12 0801 	adds.w	r8, r2, r1
 80042c8:	4629      	mov	r1, r5
 80042ca:	eb43 0901 	adc.w	r9, r3, r1
 80042ce:	f04f 0200 	mov.w	r2, #0
 80042d2:	f04f 0300 	mov.w	r3, #0
 80042d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042e2:	4690      	mov	r8, r2
 80042e4:	4699      	mov	r9, r3
 80042e6:	4623      	mov	r3, r4
 80042e8:	eb18 0303 	adds.w	r3, r8, r3
 80042ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80042f0:	462b      	mov	r3, r5
 80042f2:	eb49 0303 	adc.w	r3, r9, r3
 80042f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80042fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004306:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800430a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800430e:	460b      	mov	r3, r1
 8004310:	18db      	adds	r3, r3, r3
 8004312:	653b      	str	r3, [r7, #80]	@ 0x50
 8004314:	4613      	mov	r3, r2
 8004316:	eb42 0303 	adc.w	r3, r2, r3
 800431a:	657b      	str	r3, [r7, #84]	@ 0x54
 800431c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004320:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004324:	f7fb ffac 	bl	8000280 <__aeabi_uldivmod>
 8004328:	4602      	mov	r2, r0
 800432a:	460b      	mov	r3, r1
 800432c:	4b61      	ldr	r3, [pc, #388]	@ (80044b4 <UART_SetConfig+0x2d4>)
 800432e:	fba3 2302 	umull	r2, r3, r3, r2
 8004332:	095b      	lsrs	r3, r3, #5
 8004334:	011c      	lsls	r4, r3, #4
 8004336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800433a:	2200      	movs	r2, #0
 800433c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004340:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004344:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004348:	4642      	mov	r2, r8
 800434a:	464b      	mov	r3, r9
 800434c:	1891      	adds	r1, r2, r2
 800434e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004350:	415b      	adcs	r3, r3
 8004352:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004354:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004358:	4641      	mov	r1, r8
 800435a:	eb12 0a01 	adds.w	sl, r2, r1
 800435e:	4649      	mov	r1, r9
 8004360:	eb43 0b01 	adc.w	fp, r3, r1
 8004364:	f04f 0200 	mov.w	r2, #0
 8004368:	f04f 0300 	mov.w	r3, #0
 800436c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004370:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004374:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004378:	4692      	mov	sl, r2
 800437a:	469b      	mov	fp, r3
 800437c:	4643      	mov	r3, r8
 800437e:	eb1a 0303 	adds.w	r3, sl, r3
 8004382:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004386:	464b      	mov	r3, r9
 8004388:	eb4b 0303 	adc.w	r3, fp, r3
 800438c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800439c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80043a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80043a4:	460b      	mov	r3, r1
 80043a6:	18db      	adds	r3, r3, r3
 80043a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80043aa:	4613      	mov	r3, r2
 80043ac:	eb42 0303 	adc.w	r3, r2, r3
 80043b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80043b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80043b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80043ba:	f7fb ff61 	bl	8000280 <__aeabi_uldivmod>
 80043be:	4602      	mov	r2, r0
 80043c0:	460b      	mov	r3, r1
 80043c2:	4611      	mov	r1, r2
 80043c4:	4b3b      	ldr	r3, [pc, #236]	@ (80044b4 <UART_SetConfig+0x2d4>)
 80043c6:	fba3 2301 	umull	r2, r3, r3, r1
 80043ca:	095b      	lsrs	r3, r3, #5
 80043cc:	2264      	movs	r2, #100	@ 0x64
 80043ce:	fb02 f303 	mul.w	r3, r2, r3
 80043d2:	1acb      	subs	r3, r1, r3
 80043d4:	00db      	lsls	r3, r3, #3
 80043d6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80043da:	4b36      	ldr	r3, [pc, #216]	@ (80044b4 <UART_SetConfig+0x2d4>)
 80043dc:	fba3 2302 	umull	r2, r3, r3, r2
 80043e0:	095b      	lsrs	r3, r3, #5
 80043e2:	005b      	lsls	r3, r3, #1
 80043e4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80043e8:	441c      	add	r4, r3
 80043ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043ee:	2200      	movs	r2, #0
 80043f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80043f4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80043f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80043fc:	4642      	mov	r2, r8
 80043fe:	464b      	mov	r3, r9
 8004400:	1891      	adds	r1, r2, r2
 8004402:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004404:	415b      	adcs	r3, r3
 8004406:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004408:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800440c:	4641      	mov	r1, r8
 800440e:	1851      	adds	r1, r2, r1
 8004410:	6339      	str	r1, [r7, #48]	@ 0x30
 8004412:	4649      	mov	r1, r9
 8004414:	414b      	adcs	r3, r1
 8004416:	637b      	str	r3, [r7, #52]	@ 0x34
 8004418:	f04f 0200 	mov.w	r2, #0
 800441c:	f04f 0300 	mov.w	r3, #0
 8004420:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004424:	4659      	mov	r1, fp
 8004426:	00cb      	lsls	r3, r1, #3
 8004428:	4651      	mov	r1, sl
 800442a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800442e:	4651      	mov	r1, sl
 8004430:	00ca      	lsls	r2, r1, #3
 8004432:	4610      	mov	r0, r2
 8004434:	4619      	mov	r1, r3
 8004436:	4603      	mov	r3, r0
 8004438:	4642      	mov	r2, r8
 800443a:	189b      	adds	r3, r3, r2
 800443c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004440:	464b      	mov	r3, r9
 8004442:	460a      	mov	r2, r1
 8004444:	eb42 0303 	adc.w	r3, r2, r3
 8004448:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800444c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004458:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800445c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004460:	460b      	mov	r3, r1
 8004462:	18db      	adds	r3, r3, r3
 8004464:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004466:	4613      	mov	r3, r2
 8004468:	eb42 0303 	adc.w	r3, r2, r3
 800446c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800446e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004472:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004476:	f7fb ff03 	bl	8000280 <__aeabi_uldivmod>
 800447a:	4602      	mov	r2, r0
 800447c:	460b      	mov	r3, r1
 800447e:	4b0d      	ldr	r3, [pc, #52]	@ (80044b4 <UART_SetConfig+0x2d4>)
 8004480:	fba3 1302 	umull	r1, r3, r3, r2
 8004484:	095b      	lsrs	r3, r3, #5
 8004486:	2164      	movs	r1, #100	@ 0x64
 8004488:	fb01 f303 	mul.w	r3, r1, r3
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	3332      	adds	r3, #50	@ 0x32
 8004492:	4a08      	ldr	r2, [pc, #32]	@ (80044b4 <UART_SetConfig+0x2d4>)
 8004494:	fba2 2303 	umull	r2, r3, r2, r3
 8004498:	095b      	lsrs	r3, r3, #5
 800449a:	f003 0207 	and.w	r2, r3, #7
 800449e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4422      	add	r2, r4
 80044a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80044a8:	e106      	b.n	80046b8 <UART_SetConfig+0x4d8>
 80044aa:	bf00      	nop
 80044ac:	40011000 	.word	0x40011000
 80044b0:	40011400 	.word	0x40011400
 80044b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80044b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044bc:	2200      	movs	r2, #0
 80044be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80044c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80044c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80044ca:	4642      	mov	r2, r8
 80044cc:	464b      	mov	r3, r9
 80044ce:	1891      	adds	r1, r2, r2
 80044d0:	6239      	str	r1, [r7, #32]
 80044d2:	415b      	adcs	r3, r3
 80044d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80044da:	4641      	mov	r1, r8
 80044dc:	1854      	adds	r4, r2, r1
 80044de:	4649      	mov	r1, r9
 80044e0:	eb43 0501 	adc.w	r5, r3, r1
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	f04f 0300 	mov.w	r3, #0
 80044ec:	00eb      	lsls	r3, r5, #3
 80044ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044f2:	00e2      	lsls	r2, r4, #3
 80044f4:	4614      	mov	r4, r2
 80044f6:	461d      	mov	r5, r3
 80044f8:	4643      	mov	r3, r8
 80044fa:	18e3      	adds	r3, r4, r3
 80044fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004500:	464b      	mov	r3, r9
 8004502:	eb45 0303 	adc.w	r3, r5, r3
 8004506:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800450a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004516:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800451a:	f04f 0200 	mov.w	r2, #0
 800451e:	f04f 0300 	mov.w	r3, #0
 8004522:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004526:	4629      	mov	r1, r5
 8004528:	008b      	lsls	r3, r1, #2
 800452a:	4621      	mov	r1, r4
 800452c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004530:	4621      	mov	r1, r4
 8004532:	008a      	lsls	r2, r1, #2
 8004534:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004538:	f7fb fea2 	bl	8000280 <__aeabi_uldivmod>
 800453c:	4602      	mov	r2, r0
 800453e:	460b      	mov	r3, r1
 8004540:	4b60      	ldr	r3, [pc, #384]	@ (80046c4 <UART_SetConfig+0x4e4>)
 8004542:	fba3 2302 	umull	r2, r3, r3, r2
 8004546:	095b      	lsrs	r3, r3, #5
 8004548:	011c      	lsls	r4, r3, #4
 800454a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800454e:	2200      	movs	r2, #0
 8004550:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004554:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004558:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800455c:	4642      	mov	r2, r8
 800455e:	464b      	mov	r3, r9
 8004560:	1891      	adds	r1, r2, r2
 8004562:	61b9      	str	r1, [r7, #24]
 8004564:	415b      	adcs	r3, r3
 8004566:	61fb      	str	r3, [r7, #28]
 8004568:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800456c:	4641      	mov	r1, r8
 800456e:	1851      	adds	r1, r2, r1
 8004570:	6139      	str	r1, [r7, #16]
 8004572:	4649      	mov	r1, r9
 8004574:	414b      	adcs	r3, r1
 8004576:	617b      	str	r3, [r7, #20]
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004584:	4659      	mov	r1, fp
 8004586:	00cb      	lsls	r3, r1, #3
 8004588:	4651      	mov	r1, sl
 800458a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800458e:	4651      	mov	r1, sl
 8004590:	00ca      	lsls	r2, r1, #3
 8004592:	4610      	mov	r0, r2
 8004594:	4619      	mov	r1, r3
 8004596:	4603      	mov	r3, r0
 8004598:	4642      	mov	r2, r8
 800459a:	189b      	adds	r3, r3, r2
 800459c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80045a0:	464b      	mov	r3, r9
 80045a2:	460a      	mov	r2, r1
 80045a4:	eb42 0303 	adc.w	r3, r2, r3
 80045a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80045b8:	f04f 0200 	mov.w	r2, #0
 80045bc:	f04f 0300 	mov.w	r3, #0
 80045c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80045c4:	4649      	mov	r1, r9
 80045c6:	008b      	lsls	r3, r1, #2
 80045c8:	4641      	mov	r1, r8
 80045ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045ce:	4641      	mov	r1, r8
 80045d0:	008a      	lsls	r2, r1, #2
 80045d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80045d6:	f7fb fe53 	bl	8000280 <__aeabi_uldivmod>
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	4611      	mov	r1, r2
 80045e0:	4b38      	ldr	r3, [pc, #224]	@ (80046c4 <UART_SetConfig+0x4e4>)
 80045e2:	fba3 2301 	umull	r2, r3, r3, r1
 80045e6:	095b      	lsrs	r3, r3, #5
 80045e8:	2264      	movs	r2, #100	@ 0x64
 80045ea:	fb02 f303 	mul.w	r3, r2, r3
 80045ee:	1acb      	subs	r3, r1, r3
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	3332      	adds	r3, #50	@ 0x32
 80045f4:	4a33      	ldr	r2, [pc, #204]	@ (80046c4 <UART_SetConfig+0x4e4>)
 80045f6:	fba2 2303 	umull	r2, r3, r2, r3
 80045fa:	095b      	lsrs	r3, r3, #5
 80045fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004600:	441c      	add	r4, r3
 8004602:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004606:	2200      	movs	r2, #0
 8004608:	673b      	str	r3, [r7, #112]	@ 0x70
 800460a:	677a      	str	r2, [r7, #116]	@ 0x74
 800460c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004610:	4642      	mov	r2, r8
 8004612:	464b      	mov	r3, r9
 8004614:	1891      	adds	r1, r2, r2
 8004616:	60b9      	str	r1, [r7, #8]
 8004618:	415b      	adcs	r3, r3
 800461a:	60fb      	str	r3, [r7, #12]
 800461c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004620:	4641      	mov	r1, r8
 8004622:	1851      	adds	r1, r2, r1
 8004624:	6039      	str	r1, [r7, #0]
 8004626:	4649      	mov	r1, r9
 8004628:	414b      	adcs	r3, r1
 800462a:	607b      	str	r3, [r7, #4]
 800462c:	f04f 0200 	mov.w	r2, #0
 8004630:	f04f 0300 	mov.w	r3, #0
 8004634:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004638:	4659      	mov	r1, fp
 800463a:	00cb      	lsls	r3, r1, #3
 800463c:	4651      	mov	r1, sl
 800463e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004642:	4651      	mov	r1, sl
 8004644:	00ca      	lsls	r2, r1, #3
 8004646:	4610      	mov	r0, r2
 8004648:	4619      	mov	r1, r3
 800464a:	4603      	mov	r3, r0
 800464c:	4642      	mov	r2, r8
 800464e:	189b      	adds	r3, r3, r2
 8004650:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004652:	464b      	mov	r3, r9
 8004654:	460a      	mov	r2, r1
 8004656:	eb42 0303 	adc.w	r3, r2, r3
 800465a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800465c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	663b      	str	r3, [r7, #96]	@ 0x60
 8004666:	667a      	str	r2, [r7, #100]	@ 0x64
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004674:	4649      	mov	r1, r9
 8004676:	008b      	lsls	r3, r1, #2
 8004678:	4641      	mov	r1, r8
 800467a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800467e:	4641      	mov	r1, r8
 8004680:	008a      	lsls	r2, r1, #2
 8004682:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004686:	f7fb fdfb 	bl	8000280 <__aeabi_uldivmod>
 800468a:	4602      	mov	r2, r0
 800468c:	460b      	mov	r3, r1
 800468e:	4b0d      	ldr	r3, [pc, #52]	@ (80046c4 <UART_SetConfig+0x4e4>)
 8004690:	fba3 1302 	umull	r1, r3, r3, r2
 8004694:	095b      	lsrs	r3, r3, #5
 8004696:	2164      	movs	r1, #100	@ 0x64
 8004698:	fb01 f303 	mul.w	r3, r1, r3
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	011b      	lsls	r3, r3, #4
 80046a0:	3332      	adds	r3, #50	@ 0x32
 80046a2:	4a08      	ldr	r2, [pc, #32]	@ (80046c4 <UART_SetConfig+0x4e4>)
 80046a4:	fba2 2303 	umull	r2, r3, r2, r3
 80046a8:	095b      	lsrs	r3, r3, #5
 80046aa:	f003 020f 	and.w	r2, r3, #15
 80046ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4422      	add	r2, r4
 80046b6:	609a      	str	r2, [r3, #8]
}
 80046b8:	bf00      	nop
 80046ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80046be:	46bd      	mov	sp, r7
 80046c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046c4:	51eb851f 	.word	0x51eb851f

080046c8 <std>:
 80046c8:	2300      	movs	r3, #0
 80046ca:	b510      	push	{r4, lr}
 80046cc:	4604      	mov	r4, r0
 80046ce:	e9c0 3300 	strd	r3, r3, [r0]
 80046d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046d6:	6083      	str	r3, [r0, #8]
 80046d8:	8181      	strh	r1, [r0, #12]
 80046da:	6643      	str	r3, [r0, #100]	@ 0x64
 80046dc:	81c2      	strh	r2, [r0, #14]
 80046de:	6183      	str	r3, [r0, #24]
 80046e0:	4619      	mov	r1, r3
 80046e2:	2208      	movs	r2, #8
 80046e4:	305c      	adds	r0, #92	@ 0x5c
 80046e6:	f000 f9f9 	bl	8004adc <memset>
 80046ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004720 <std+0x58>)
 80046ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80046ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004724 <std+0x5c>)
 80046f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80046f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004728 <std+0x60>)
 80046f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80046f6:	4b0d      	ldr	r3, [pc, #52]	@ (800472c <std+0x64>)
 80046f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80046fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004730 <std+0x68>)
 80046fc:	6224      	str	r4, [r4, #32]
 80046fe:	429c      	cmp	r4, r3
 8004700:	d006      	beq.n	8004710 <std+0x48>
 8004702:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004706:	4294      	cmp	r4, r2
 8004708:	d002      	beq.n	8004710 <std+0x48>
 800470a:	33d0      	adds	r3, #208	@ 0xd0
 800470c:	429c      	cmp	r4, r3
 800470e:	d105      	bne.n	800471c <std+0x54>
 8004710:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004718:	f000 ba58 	b.w	8004bcc <__retarget_lock_init_recursive>
 800471c:	bd10      	pop	{r4, pc}
 800471e:	bf00      	nop
 8004720:	0800492d 	.word	0x0800492d
 8004724:	0800494f 	.word	0x0800494f
 8004728:	08004987 	.word	0x08004987
 800472c:	080049ab 	.word	0x080049ab
 8004730:	2000070c 	.word	0x2000070c

08004734 <stdio_exit_handler>:
 8004734:	4a02      	ldr	r2, [pc, #8]	@ (8004740 <stdio_exit_handler+0xc>)
 8004736:	4903      	ldr	r1, [pc, #12]	@ (8004744 <stdio_exit_handler+0x10>)
 8004738:	4803      	ldr	r0, [pc, #12]	@ (8004748 <stdio_exit_handler+0x14>)
 800473a:	f000 b869 	b.w	8004810 <_fwalk_sglue>
 800473e:	bf00      	nop
 8004740:	2000000c 	.word	0x2000000c
 8004744:	0800546d 	.word	0x0800546d
 8004748:	2000001c 	.word	0x2000001c

0800474c <cleanup_stdio>:
 800474c:	6841      	ldr	r1, [r0, #4]
 800474e:	4b0c      	ldr	r3, [pc, #48]	@ (8004780 <cleanup_stdio+0x34>)
 8004750:	4299      	cmp	r1, r3
 8004752:	b510      	push	{r4, lr}
 8004754:	4604      	mov	r4, r0
 8004756:	d001      	beq.n	800475c <cleanup_stdio+0x10>
 8004758:	f000 fe88 	bl	800546c <_fflush_r>
 800475c:	68a1      	ldr	r1, [r4, #8]
 800475e:	4b09      	ldr	r3, [pc, #36]	@ (8004784 <cleanup_stdio+0x38>)
 8004760:	4299      	cmp	r1, r3
 8004762:	d002      	beq.n	800476a <cleanup_stdio+0x1e>
 8004764:	4620      	mov	r0, r4
 8004766:	f000 fe81 	bl	800546c <_fflush_r>
 800476a:	68e1      	ldr	r1, [r4, #12]
 800476c:	4b06      	ldr	r3, [pc, #24]	@ (8004788 <cleanup_stdio+0x3c>)
 800476e:	4299      	cmp	r1, r3
 8004770:	d004      	beq.n	800477c <cleanup_stdio+0x30>
 8004772:	4620      	mov	r0, r4
 8004774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004778:	f000 be78 	b.w	800546c <_fflush_r>
 800477c:	bd10      	pop	{r4, pc}
 800477e:	bf00      	nop
 8004780:	2000070c 	.word	0x2000070c
 8004784:	20000774 	.word	0x20000774
 8004788:	200007dc 	.word	0x200007dc

0800478c <global_stdio_init.part.0>:
 800478c:	b510      	push	{r4, lr}
 800478e:	4b0b      	ldr	r3, [pc, #44]	@ (80047bc <global_stdio_init.part.0+0x30>)
 8004790:	4c0b      	ldr	r4, [pc, #44]	@ (80047c0 <global_stdio_init.part.0+0x34>)
 8004792:	4a0c      	ldr	r2, [pc, #48]	@ (80047c4 <global_stdio_init.part.0+0x38>)
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	4620      	mov	r0, r4
 8004798:	2200      	movs	r2, #0
 800479a:	2104      	movs	r1, #4
 800479c:	f7ff ff94 	bl	80046c8 <std>
 80047a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80047a4:	2201      	movs	r2, #1
 80047a6:	2109      	movs	r1, #9
 80047a8:	f7ff ff8e 	bl	80046c8 <std>
 80047ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80047b0:	2202      	movs	r2, #2
 80047b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047b6:	2112      	movs	r1, #18
 80047b8:	f7ff bf86 	b.w	80046c8 <std>
 80047bc:	20000844 	.word	0x20000844
 80047c0:	2000070c 	.word	0x2000070c
 80047c4:	08004735 	.word	0x08004735

080047c8 <__sfp_lock_acquire>:
 80047c8:	4801      	ldr	r0, [pc, #4]	@ (80047d0 <__sfp_lock_acquire+0x8>)
 80047ca:	f000 ba00 	b.w	8004bce <__retarget_lock_acquire_recursive>
 80047ce:	bf00      	nop
 80047d0:	2000084d 	.word	0x2000084d

080047d4 <__sfp_lock_release>:
 80047d4:	4801      	ldr	r0, [pc, #4]	@ (80047dc <__sfp_lock_release+0x8>)
 80047d6:	f000 b9fb 	b.w	8004bd0 <__retarget_lock_release_recursive>
 80047da:	bf00      	nop
 80047dc:	2000084d 	.word	0x2000084d

080047e0 <__sinit>:
 80047e0:	b510      	push	{r4, lr}
 80047e2:	4604      	mov	r4, r0
 80047e4:	f7ff fff0 	bl	80047c8 <__sfp_lock_acquire>
 80047e8:	6a23      	ldr	r3, [r4, #32]
 80047ea:	b11b      	cbz	r3, 80047f4 <__sinit+0x14>
 80047ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047f0:	f7ff bff0 	b.w	80047d4 <__sfp_lock_release>
 80047f4:	4b04      	ldr	r3, [pc, #16]	@ (8004808 <__sinit+0x28>)
 80047f6:	6223      	str	r3, [r4, #32]
 80047f8:	4b04      	ldr	r3, [pc, #16]	@ (800480c <__sinit+0x2c>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1f5      	bne.n	80047ec <__sinit+0xc>
 8004800:	f7ff ffc4 	bl	800478c <global_stdio_init.part.0>
 8004804:	e7f2      	b.n	80047ec <__sinit+0xc>
 8004806:	bf00      	nop
 8004808:	0800474d 	.word	0x0800474d
 800480c:	20000844 	.word	0x20000844

08004810 <_fwalk_sglue>:
 8004810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004814:	4607      	mov	r7, r0
 8004816:	4688      	mov	r8, r1
 8004818:	4614      	mov	r4, r2
 800481a:	2600      	movs	r6, #0
 800481c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004820:	f1b9 0901 	subs.w	r9, r9, #1
 8004824:	d505      	bpl.n	8004832 <_fwalk_sglue+0x22>
 8004826:	6824      	ldr	r4, [r4, #0]
 8004828:	2c00      	cmp	r4, #0
 800482a:	d1f7      	bne.n	800481c <_fwalk_sglue+0xc>
 800482c:	4630      	mov	r0, r6
 800482e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004832:	89ab      	ldrh	r3, [r5, #12]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d907      	bls.n	8004848 <_fwalk_sglue+0x38>
 8004838:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800483c:	3301      	adds	r3, #1
 800483e:	d003      	beq.n	8004848 <_fwalk_sglue+0x38>
 8004840:	4629      	mov	r1, r5
 8004842:	4638      	mov	r0, r7
 8004844:	47c0      	blx	r8
 8004846:	4306      	orrs	r6, r0
 8004848:	3568      	adds	r5, #104	@ 0x68
 800484a:	e7e9      	b.n	8004820 <_fwalk_sglue+0x10>

0800484c <iprintf>:
 800484c:	b40f      	push	{r0, r1, r2, r3}
 800484e:	b507      	push	{r0, r1, r2, lr}
 8004850:	4906      	ldr	r1, [pc, #24]	@ (800486c <iprintf+0x20>)
 8004852:	ab04      	add	r3, sp, #16
 8004854:	6808      	ldr	r0, [r1, #0]
 8004856:	f853 2b04 	ldr.w	r2, [r3], #4
 800485a:	6881      	ldr	r1, [r0, #8]
 800485c:	9301      	str	r3, [sp, #4]
 800485e:	f000 fadb 	bl	8004e18 <_vfiprintf_r>
 8004862:	b003      	add	sp, #12
 8004864:	f85d eb04 	ldr.w	lr, [sp], #4
 8004868:	b004      	add	sp, #16
 800486a:	4770      	bx	lr
 800486c:	20000018 	.word	0x20000018

08004870 <_puts_r>:
 8004870:	6a03      	ldr	r3, [r0, #32]
 8004872:	b570      	push	{r4, r5, r6, lr}
 8004874:	6884      	ldr	r4, [r0, #8]
 8004876:	4605      	mov	r5, r0
 8004878:	460e      	mov	r6, r1
 800487a:	b90b      	cbnz	r3, 8004880 <_puts_r+0x10>
 800487c:	f7ff ffb0 	bl	80047e0 <__sinit>
 8004880:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004882:	07db      	lsls	r3, r3, #31
 8004884:	d405      	bmi.n	8004892 <_puts_r+0x22>
 8004886:	89a3      	ldrh	r3, [r4, #12]
 8004888:	0598      	lsls	r0, r3, #22
 800488a:	d402      	bmi.n	8004892 <_puts_r+0x22>
 800488c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800488e:	f000 f99e 	bl	8004bce <__retarget_lock_acquire_recursive>
 8004892:	89a3      	ldrh	r3, [r4, #12]
 8004894:	0719      	lsls	r1, r3, #28
 8004896:	d502      	bpl.n	800489e <_puts_r+0x2e>
 8004898:	6923      	ldr	r3, [r4, #16]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d135      	bne.n	800490a <_puts_r+0x9a>
 800489e:	4621      	mov	r1, r4
 80048a0:	4628      	mov	r0, r5
 80048a2:	f000 f8c5 	bl	8004a30 <__swsetup_r>
 80048a6:	b380      	cbz	r0, 800490a <_puts_r+0x9a>
 80048a8:	f04f 35ff 	mov.w	r5, #4294967295
 80048ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80048ae:	07da      	lsls	r2, r3, #31
 80048b0:	d405      	bmi.n	80048be <_puts_r+0x4e>
 80048b2:	89a3      	ldrh	r3, [r4, #12]
 80048b4:	059b      	lsls	r3, r3, #22
 80048b6:	d402      	bmi.n	80048be <_puts_r+0x4e>
 80048b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048ba:	f000 f989 	bl	8004bd0 <__retarget_lock_release_recursive>
 80048be:	4628      	mov	r0, r5
 80048c0:	bd70      	pop	{r4, r5, r6, pc}
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	da04      	bge.n	80048d0 <_puts_r+0x60>
 80048c6:	69a2      	ldr	r2, [r4, #24]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	dc17      	bgt.n	80048fc <_puts_r+0x8c>
 80048cc:	290a      	cmp	r1, #10
 80048ce:	d015      	beq.n	80048fc <_puts_r+0x8c>
 80048d0:	6823      	ldr	r3, [r4, #0]
 80048d2:	1c5a      	adds	r2, r3, #1
 80048d4:	6022      	str	r2, [r4, #0]
 80048d6:	7019      	strb	r1, [r3, #0]
 80048d8:	68a3      	ldr	r3, [r4, #8]
 80048da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80048de:	3b01      	subs	r3, #1
 80048e0:	60a3      	str	r3, [r4, #8]
 80048e2:	2900      	cmp	r1, #0
 80048e4:	d1ed      	bne.n	80048c2 <_puts_r+0x52>
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	da11      	bge.n	800490e <_puts_r+0x9e>
 80048ea:	4622      	mov	r2, r4
 80048ec:	210a      	movs	r1, #10
 80048ee:	4628      	mov	r0, r5
 80048f0:	f000 f85f 	bl	80049b2 <__swbuf_r>
 80048f4:	3001      	adds	r0, #1
 80048f6:	d0d7      	beq.n	80048a8 <_puts_r+0x38>
 80048f8:	250a      	movs	r5, #10
 80048fa:	e7d7      	b.n	80048ac <_puts_r+0x3c>
 80048fc:	4622      	mov	r2, r4
 80048fe:	4628      	mov	r0, r5
 8004900:	f000 f857 	bl	80049b2 <__swbuf_r>
 8004904:	3001      	adds	r0, #1
 8004906:	d1e7      	bne.n	80048d8 <_puts_r+0x68>
 8004908:	e7ce      	b.n	80048a8 <_puts_r+0x38>
 800490a:	3e01      	subs	r6, #1
 800490c:	e7e4      	b.n	80048d8 <_puts_r+0x68>
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	1c5a      	adds	r2, r3, #1
 8004912:	6022      	str	r2, [r4, #0]
 8004914:	220a      	movs	r2, #10
 8004916:	701a      	strb	r2, [r3, #0]
 8004918:	e7ee      	b.n	80048f8 <_puts_r+0x88>
	...

0800491c <puts>:
 800491c:	4b02      	ldr	r3, [pc, #8]	@ (8004928 <puts+0xc>)
 800491e:	4601      	mov	r1, r0
 8004920:	6818      	ldr	r0, [r3, #0]
 8004922:	f7ff bfa5 	b.w	8004870 <_puts_r>
 8004926:	bf00      	nop
 8004928:	20000018 	.word	0x20000018

0800492c <__sread>:
 800492c:	b510      	push	{r4, lr}
 800492e:	460c      	mov	r4, r1
 8004930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004934:	f000 f8fc 	bl	8004b30 <_read_r>
 8004938:	2800      	cmp	r0, #0
 800493a:	bfab      	itete	ge
 800493c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800493e:	89a3      	ldrhlt	r3, [r4, #12]
 8004940:	181b      	addge	r3, r3, r0
 8004942:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004946:	bfac      	ite	ge
 8004948:	6563      	strge	r3, [r4, #84]	@ 0x54
 800494a:	81a3      	strhlt	r3, [r4, #12]
 800494c:	bd10      	pop	{r4, pc}

0800494e <__swrite>:
 800494e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004952:	461f      	mov	r7, r3
 8004954:	898b      	ldrh	r3, [r1, #12]
 8004956:	05db      	lsls	r3, r3, #23
 8004958:	4605      	mov	r5, r0
 800495a:	460c      	mov	r4, r1
 800495c:	4616      	mov	r6, r2
 800495e:	d505      	bpl.n	800496c <__swrite+0x1e>
 8004960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004964:	2302      	movs	r3, #2
 8004966:	2200      	movs	r2, #0
 8004968:	f000 f8d0 	bl	8004b0c <_lseek_r>
 800496c:	89a3      	ldrh	r3, [r4, #12]
 800496e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004972:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004976:	81a3      	strh	r3, [r4, #12]
 8004978:	4632      	mov	r2, r6
 800497a:	463b      	mov	r3, r7
 800497c:	4628      	mov	r0, r5
 800497e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004982:	f000 b8e7 	b.w	8004b54 <_write_r>

08004986 <__sseek>:
 8004986:	b510      	push	{r4, lr}
 8004988:	460c      	mov	r4, r1
 800498a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800498e:	f000 f8bd 	bl	8004b0c <_lseek_r>
 8004992:	1c43      	adds	r3, r0, #1
 8004994:	89a3      	ldrh	r3, [r4, #12]
 8004996:	bf15      	itete	ne
 8004998:	6560      	strne	r0, [r4, #84]	@ 0x54
 800499a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800499e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80049a2:	81a3      	strheq	r3, [r4, #12]
 80049a4:	bf18      	it	ne
 80049a6:	81a3      	strhne	r3, [r4, #12]
 80049a8:	bd10      	pop	{r4, pc}

080049aa <__sclose>:
 80049aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049ae:	f000 b89d 	b.w	8004aec <_close_r>

080049b2 <__swbuf_r>:
 80049b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049b4:	460e      	mov	r6, r1
 80049b6:	4614      	mov	r4, r2
 80049b8:	4605      	mov	r5, r0
 80049ba:	b118      	cbz	r0, 80049c4 <__swbuf_r+0x12>
 80049bc:	6a03      	ldr	r3, [r0, #32]
 80049be:	b90b      	cbnz	r3, 80049c4 <__swbuf_r+0x12>
 80049c0:	f7ff ff0e 	bl	80047e0 <__sinit>
 80049c4:	69a3      	ldr	r3, [r4, #24]
 80049c6:	60a3      	str	r3, [r4, #8]
 80049c8:	89a3      	ldrh	r3, [r4, #12]
 80049ca:	071a      	lsls	r2, r3, #28
 80049cc:	d501      	bpl.n	80049d2 <__swbuf_r+0x20>
 80049ce:	6923      	ldr	r3, [r4, #16]
 80049d0:	b943      	cbnz	r3, 80049e4 <__swbuf_r+0x32>
 80049d2:	4621      	mov	r1, r4
 80049d4:	4628      	mov	r0, r5
 80049d6:	f000 f82b 	bl	8004a30 <__swsetup_r>
 80049da:	b118      	cbz	r0, 80049e4 <__swbuf_r+0x32>
 80049dc:	f04f 37ff 	mov.w	r7, #4294967295
 80049e0:	4638      	mov	r0, r7
 80049e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	6922      	ldr	r2, [r4, #16]
 80049e8:	1a98      	subs	r0, r3, r2
 80049ea:	6963      	ldr	r3, [r4, #20]
 80049ec:	b2f6      	uxtb	r6, r6
 80049ee:	4283      	cmp	r3, r0
 80049f0:	4637      	mov	r7, r6
 80049f2:	dc05      	bgt.n	8004a00 <__swbuf_r+0x4e>
 80049f4:	4621      	mov	r1, r4
 80049f6:	4628      	mov	r0, r5
 80049f8:	f000 fd38 	bl	800546c <_fflush_r>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	d1ed      	bne.n	80049dc <__swbuf_r+0x2a>
 8004a00:	68a3      	ldr	r3, [r4, #8]
 8004a02:	3b01      	subs	r3, #1
 8004a04:	60a3      	str	r3, [r4, #8]
 8004a06:	6823      	ldr	r3, [r4, #0]
 8004a08:	1c5a      	adds	r2, r3, #1
 8004a0a:	6022      	str	r2, [r4, #0]
 8004a0c:	701e      	strb	r6, [r3, #0]
 8004a0e:	6962      	ldr	r2, [r4, #20]
 8004a10:	1c43      	adds	r3, r0, #1
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d004      	beq.n	8004a20 <__swbuf_r+0x6e>
 8004a16:	89a3      	ldrh	r3, [r4, #12]
 8004a18:	07db      	lsls	r3, r3, #31
 8004a1a:	d5e1      	bpl.n	80049e0 <__swbuf_r+0x2e>
 8004a1c:	2e0a      	cmp	r6, #10
 8004a1e:	d1df      	bne.n	80049e0 <__swbuf_r+0x2e>
 8004a20:	4621      	mov	r1, r4
 8004a22:	4628      	mov	r0, r5
 8004a24:	f000 fd22 	bl	800546c <_fflush_r>
 8004a28:	2800      	cmp	r0, #0
 8004a2a:	d0d9      	beq.n	80049e0 <__swbuf_r+0x2e>
 8004a2c:	e7d6      	b.n	80049dc <__swbuf_r+0x2a>
	...

08004a30 <__swsetup_r>:
 8004a30:	b538      	push	{r3, r4, r5, lr}
 8004a32:	4b29      	ldr	r3, [pc, #164]	@ (8004ad8 <__swsetup_r+0xa8>)
 8004a34:	4605      	mov	r5, r0
 8004a36:	6818      	ldr	r0, [r3, #0]
 8004a38:	460c      	mov	r4, r1
 8004a3a:	b118      	cbz	r0, 8004a44 <__swsetup_r+0x14>
 8004a3c:	6a03      	ldr	r3, [r0, #32]
 8004a3e:	b90b      	cbnz	r3, 8004a44 <__swsetup_r+0x14>
 8004a40:	f7ff fece 	bl	80047e0 <__sinit>
 8004a44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a48:	0719      	lsls	r1, r3, #28
 8004a4a:	d422      	bmi.n	8004a92 <__swsetup_r+0x62>
 8004a4c:	06da      	lsls	r2, r3, #27
 8004a4e:	d407      	bmi.n	8004a60 <__swsetup_r+0x30>
 8004a50:	2209      	movs	r2, #9
 8004a52:	602a      	str	r2, [r5, #0]
 8004a54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a58:	81a3      	strh	r3, [r4, #12]
 8004a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a5e:	e033      	b.n	8004ac8 <__swsetup_r+0x98>
 8004a60:	0758      	lsls	r0, r3, #29
 8004a62:	d512      	bpl.n	8004a8a <__swsetup_r+0x5a>
 8004a64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a66:	b141      	cbz	r1, 8004a7a <__swsetup_r+0x4a>
 8004a68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a6c:	4299      	cmp	r1, r3
 8004a6e:	d002      	beq.n	8004a76 <__swsetup_r+0x46>
 8004a70:	4628      	mov	r0, r5
 8004a72:	f000 f8af 	bl	8004bd4 <_free_r>
 8004a76:	2300      	movs	r3, #0
 8004a78:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a7a:	89a3      	ldrh	r3, [r4, #12]
 8004a7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004a80:	81a3      	strh	r3, [r4, #12]
 8004a82:	2300      	movs	r3, #0
 8004a84:	6063      	str	r3, [r4, #4]
 8004a86:	6923      	ldr	r3, [r4, #16]
 8004a88:	6023      	str	r3, [r4, #0]
 8004a8a:	89a3      	ldrh	r3, [r4, #12]
 8004a8c:	f043 0308 	orr.w	r3, r3, #8
 8004a90:	81a3      	strh	r3, [r4, #12]
 8004a92:	6923      	ldr	r3, [r4, #16]
 8004a94:	b94b      	cbnz	r3, 8004aaa <__swsetup_r+0x7a>
 8004a96:	89a3      	ldrh	r3, [r4, #12]
 8004a98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004aa0:	d003      	beq.n	8004aaa <__swsetup_r+0x7a>
 8004aa2:	4621      	mov	r1, r4
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	f000 fd2f 	bl	8005508 <__smakebuf_r>
 8004aaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004aae:	f013 0201 	ands.w	r2, r3, #1
 8004ab2:	d00a      	beq.n	8004aca <__swsetup_r+0x9a>
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	60a2      	str	r2, [r4, #8]
 8004ab8:	6962      	ldr	r2, [r4, #20]
 8004aba:	4252      	negs	r2, r2
 8004abc:	61a2      	str	r2, [r4, #24]
 8004abe:	6922      	ldr	r2, [r4, #16]
 8004ac0:	b942      	cbnz	r2, 8004ad4 <__swsetup_r+0xa4>
 8004ac2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004ac6:	d1c5      	bne.n	8004a54 <__swsetup_r+0x24>
 8004ac8:	bd38      	pop	{r3, r4, r5, pc}
 8004aca:	0799      	lsls	r1, r3, #30
 8004acc:	bf58      	it	pl
 8004ace:	6962      	ldrpl	r2, [r4, #20]
 8004ad0:	60a2      	str	r2, [r4, #8]
 8004ad2:	e7f4      	b.n	8004abe <__swsetup_r+0x8e>
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	e7f7      	b.n	8004ac8 <__swsetup_r+0x98>
 8004ad8:	20000018 	.word	0x20000018

08004adc <memset>:
 8004adc:	4402      	add	r2, r0
 8004ade:	4603      	mov	r3, r0
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d100      	bne.n	8004ae6 <memset+0xa>
 8004ae4:	4770      	bx	lr
 8004ae6:	f803 1b01 	strb.w	r1, [r3], #1
 8004aea:	e7f9      	b.n	8004ae0 <memset+0x4>

08004aec <_close_r>:
 8004aec:	b538      	push	{r3, r4, r5, lr}
 8004aee:	4d06      	ldr	r5, [pc, #24]	@ (8004b08 <_close_r+0x1c>)
 8004af0:	2300      	movs	r3, #0
 8004af2:	4604      	mov	r4, r0
 8004af4:	4608      	mov	r0, r1
 8004af6:	602b      	str	r3, [r5, #0]
 8004af8:	f7fd f8b3 	bl	8001c62 <_close>
 8004afc:	1c43      	adds	r3, r0, #1
 8004afe:	d102      	bne.n	8004b06 <_close_r+0x1a>
 8004b00:	682b      	ldr	r3, [r5, #0]
 8004b02:	b103      	cbz	r3, 8004b06 <_close_r+0x1a>
 8004b04:	6023      	str	r3, [r4, #0]
 8004b06:	bd38      	pop	{r3, r4, r5, pc}
 8004b08:	20000848 	.word	0x20000848

08004b0c <_lseek_r>:
 8004b0c:	b538      	push	{r3, r4, r5, lr}
 8004b0e:	4d07      	ldr	r5, [pc, #28]	@ (8004b2c <_lseek_r+0x20>)
 8004b10:	4604      	mov	r4, r0
 8004b12:	4608      	mov	r0, r1
 8004b14:	4611      	mov	r1, r2
 8004b16:	2200      	movs	r2, #0
 8004b18:	602a      	str	r2, [r5, #0]
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	f7fd f8c8 	bl	8001cb0 <_lseek>
 8004b20:	1c43      	adds	r3, r0, #1
 8004b22:	d102      	bne.n	8004b2a <_lseek_r+0x1e>
 8004b24:	682b      	ldr	r3, [r5, #0]
 8004b26:	b103      	cbz	r3, 8004b2a <_lseek_r+0x1e>
 8004b28:	6023      	str	r3, [r4, #0]
 8004b2a:	bd38      	pop	{r3, r4, r5, pc}
 8004b2c:	20000848 	.word	0x20000848

08004b30 <_read_r>:
 8004b30:	b538      	push	{r3, r4, r5, lr}
 8004b32:	4d07      	ldr	r5, [pc, #28]	@ (8004b50 <_read_r+0x20>)
 8004b34:	4604      	mov	r4, r0
 8004b36:	4608      	mov	r0, r1
 8004b38:	4611      	mov	r1, r2
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	602a      	str	r2, [r5, #0]
 8004b3e:	461a      	mov	r2, r3
 8004b40:	f7fd f856 	bl	8001bf0 <_read>
 8004b44:	1c43      	adds	r3, r0, #1
 8004b46:	d102      	bne.n	8004b4e <_read_r+0x1e>
 8004b48:	682b      	ldr	r3, [r5, #0]
 8004b4a:	b103      	cbz	r3, 8004b4e <_read_r+0x1e>
 8004b4c:	6023      	str	r3, [r4, #0]
 8004b4e:	bd38      	pop	{r3, r4, r5, pc}
 8004b50:	20000848 	.word	0x20000848

08004b54 <_write_r>:
 8004b54:	b538      	push	{r3, r4, r5, lr}
 8004b56:	4d07      	ldr	r5, [pc, #28]	@ (8004b74 <_write_r+0x20>)
 8004b58:	4604      	mov	r4, r0
 8004b5a:	4608      	mov	r0, r1
 8004b5c:	4611      	mov	r1, r2
 8004b5e:	2200      	movs	r2, #0
 8004b60:	602a      	str	r2, [r5, #0]
 8004b62:	461a      	mov	r2, r3
 8004b64:	f7fd f861 	bl	8001c2a <_write>
 8004b68:	1c43      	adds	r3, r0, #1
 8004b6a:	d102      	bne.n	8004b72 <_write_r+0x1e>
 8004b6c:	682b      	ldr	r3, [r5, #0]
 8004b6e:	b103      	cbz	r3, 8004b72 <_write_r+0x1e>
 8004b70:	6023      	str	r3, [r4, #0]
 8004b72:	bd38      	pop	{r3, r4, r5, pc}
 8004b74:	20000848 	.word	0x20000848

08004b78 <__errno>:
 8004b78:	4b01      	ldr	r3, [pc, #4]	@ (8004b80 <__errno+0x8>)
 8004b7a:	6818      	ldr	r0, [r3, #0]
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	20000018 	.word	0x20000018

08004b84 <__libc_init_array>:
 8004b84:	b570      	push	{r4, r5, r6, lr}
 8004b86:	4d0d      	ldr	r5, [pc, #52]	@ (8004bbc <__libc_init_array+0x38>)
 8004b88:	4c0d      	ldr	r4, [pc, #52]	@ (8004bc0 <__libc_init_array+0x3c>)
 8004b8a:	1b64      	subs	r4, r4, r5
 8004b8c:	10a4      	asrs	r4, r4, #2
 8004b8e:	2600      	movs	r6, #0
 8004b90:	42a6      	cmp	r6, r4
 8004b92:	d109      	bne.n	8004ba8 <__libc_init_array+0x24>
 8004b94:	4d0b      	ldr	r5, [pc, #44]	@ (8004bc4 <__libc_init_array+0x40>)
 8004b96:	4c0c      	ldr	r4, [pc, #48]	@ (8004bc8 <__libc_init_array+0x44>)
 8004b98:	f000 fd24 	bl	80055e4 <_init>
 8004b9c:	1b64      	subs	r4, r4, r5
 8004b9e:	10a4      	asrs	r4, r4, #2
 8004ba0:	2600      	movs	r6, #0
 8004ba2:	42a6      	cmp	r6, r4
 8004ba4:	d105      	bne.n	8004bb2 <__libc_init_array+0x2e>
 8004ba6:	bd70      	pop	{r4, r5, r6, pc}
 8004ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bac:	4798      	blx	r3
 8004bae:	3601      	adds	r6, #1
 8004bb0:	e7ee      	b.n	8004b90 <__libc_init_array+0xc>
 8004bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bb6:	4798      	blx	r3
 8004bb8:	3601      	adds	r6, #1
 8004bba:	e7f2      	b.n	8004ba2 <__libc_init_array+0x1e>
 8004bbc:	080058e4 	.word	0x080058e4
 8004bc0:	080058e4 	.word	0x080058e4
 8004bc4:	080058e4 	.word	0x080058e4
 8004bc8:	080058e8 	.word	0x080058e8

08004bcc <__retarget_lock_init_recursive>:
 8004bcc:	4770      	bx	lr

08004bce <__retarget_lock_acquire_recursive>:
 8004bce:	4770      	bx	lr

08004bd0 <__retarget_lock_release_recursive>:
 8004bd0:	4770      	bx	lr
	...

08004bd4 <_free_r>:
 8004bd4:	b538      	push	{r3, r4, r5, lr}
 8004bd6:	4605      	mov	r5, r0
 8004bd8:	2900      	cmp	r1, #0
 8004bda:	d041      	beq.n	8004c60 <_free_r+0x8c>
 8004bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004be0:	1f0c      	subs	r4, r1, #4
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	bfb8      	it	lt
 8004be6:	18e4      	addlt	r4, r4, r3
 8004be8:	f000 f8e0 	bl	8004dac <__malloc_lock>
 8004bec:	4a1d      	ldr	r2, [pc, #116]	@ (8004c64 <_free_r+0x90>)
 8004bee:	6813      	ldr	r3, [r2, #0]
 8004bf0:	b933      	cbnz	r3, 8004c00 <_free_r+0x2c>
 8004bf2:	6063      	str	r3, [r4, #4]
 8004bf4:	6014      	str	r4, [r2, #0]
 8004bf6:	4628      	mov	r0, r5
 8004bf8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bfc:	f000 b8dc 	b.w	8004db8 <__malloc_unlock>
 8004c00:	42a3      	cmp	r3, r4
 8004c02:	d908      	bls.n	8004c16 <_free_r+0x42>
 8004c04:	6820      	ldr	r0, [r4, #0]
 8004c06:	1821      	adds	r1, r4, r0
 8004c08:	428b      	cmp	r3, r1
 8004c0a:	bf01      	itttt	eq
 8004c0c:	6819      	ldreq	r1, [r3, #0]
 8004c0e:	685b      	ldreq	r3, [r3, #4]
 8004c10:	1809      	addeq	r1, r1, r0
 8004c12:	6021      	streq	r1, [r4, #0]
 8004c14:	e7ed      	b.n	8004bf2 <_free_r+0x1e>
 8004c16:	461a      	mov	r2, r3
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	b10b      	cbz	r3, 8004c20 <_free_r+0x4c>
 8004c1c:	42a3      	cmp	r3, r4
 8004c1e:	d9fa      	bls.n	8004c16 <_free_r+0x42>
 8004c20:	6811      	ldr	r1, [r2, #0]
 8004c22:	1850      	adds	r0, r2, r1
 8004c24:	42a0      	cmp	r0, r4
 8004c26:	d10b      	bne.n	8004c40 <_free_r+0x6c>
 8004c28:	6820      	ldr	r0, [r4, #0]
 8004c2a:	4401      	add	r1, r0
 8004c2c:	1850      	adds	r0, r2, r1
 8004c2e:	4283      	cmp	r3, r0
 8004c30:	6011      	str	r1, [r2, #0]
 8004c32:	d1e0      	bne.n	8004bf6 <_free_r+0x22>
 8004c34:	6818      	ldr	r0, [r3, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	6053      	str	r3, [r2, #4]
 8004c3a:	4408      	add	r0, r1
 8004c3c:	6010      	str	r0, [r2, #0]
 8004c3e:	e7da      	b.n	8004bf6 <_free_r+0x22>
 8004c40:	d902      	bls.n	8004c48 <_free_r+0x74>
 8004c42:	230c      	movs	r3, #12
 8004c44:	602b      	str	r3, [r5, #0]
 8004c46:	e7d6      	b.n	8004bf6 <_free_r+0x22>
 8004c48:	6820      	ldr	r0, [r4, #0]
 8004c4a:	1821      	adds	r1, r4, r0
 8004c4c:	428b      	cmp	r3, r1
 8004c4e:	bf04      	itt	eq
 8004c50:	6819      	ldreq	r1, [r3, #0]
 8004c52:	685b      	ldreq	r3, [r3, #4]
 8004c54:	6063      	str	r3, [r4, #4]
 8004c56:	bf04      	itt	eq
 8004c58:	1809      	addeq	r1, r1, r0
 8004c5a:	6021      	streq	r1, [r4, #0]
 8004c5c:	6054      	str	r4, [r2, #4]
 8004c5e:	e7ca      	b.n	8004bf6 <_free_r+0x22>
 8004c60:	bd38      	pop	{r3, r4, r5, pc}
 8004c62:	bf00      	nop
 8004c64:	20000854 	.word	0x20000854

08004c68 <sbrk_aligned>:
 8004c68:	b570      	push	{r4, r5, r6, lr}
 8004c6a:	4e0f      	ldr	r6, [pc, #60]	@ (8004ca8 <sbrk_aligned+0x40>)
 8004c6c:	460c      	mov	r4, r1
 8004c6e:	6831      	ldr	r1, [r6, #0]
 8004c70:	4605      	mov	r5, r0
 8004c72:	b911      	cbnz	r1, 8004c7a <sbrk_aligned+0x12>
 8004c74:	f000 fca6 	bl	80055c4 <_sbrk_r>
 8004c78:	6030      	str	r0, [r6, #0]
 8004c7a:	4621      	mov	r1, r4
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	f000 fca1 	bl	80055c4 <_sbrk_r>
 8004c82:	1c43      	adds	r3, r0, #1
 8004c84:	d103      	bne.n	8004c8e <sbrk_aligned+0x26>
 8004c86:	f04f 34ff 	mov.w	r4, #4294967295
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	bd70      	pop	{r4, r5, r6, pc}
 8004c8e:	1cc4      	adds	r4, r0, #3
 8004c90:	f024 0403 	bic.w	r4, r4, #3
 8004c94:	42a0      	cmp	r0, r4
 8004c96:	d0f8      	beq.n	8004c8a <sbrk_aligned+0x22>
 8004c98:	1a21      	subs	r1, r4, r0
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	f000 fc92 	bl	80055c4 <_sbrk_r>
 8004ca0:	3001      	adds	r0, #1
 8004ca2:	d1f2      	bne.n	8004c8a <sbrk_aligned+0x22>
 8004ca4:	e7ef      	b.n	8004c86 <sbrk_aligned+0x1e>
 8004ca6:	bf00      	nop
 8004ca8:	20000850 	.word	0x20000850

08004cac <_malloc_r>:
 8004cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cb0:	1ccd      	adds	r5, r1, #3
 8004cb2:	f025 0503 	bic.w	r5, r5, #3
 8004cb6:	3508      	adds	r5, #8
 8004cb8:	2d0c      	cmp	r5, #12
 8004cba:	bf38      	it	cc
 8004cbc:	250c      	movcc	r5, #12
 8004cbe:	2d00      	cmp	r5, #0
 8004cc0:	4606      	mov	r6, r0
 8004cc2:	db01      	blt.n	8004cc8 <_malloc_r+0x1c>
 8004cc4:	42a9      	cmp	r1, r5
 8004cc6:	d904      	bls.n	8004cd2 <_malloc_r+0x26>
 8004cc8:	230c      	movs	r3, #12
 8004cca:	6033      	str	r3, [r6, #0]
 8004ccc:	2000      	movs	r0, #0
 8004cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004da8 <_malloc_r+0xfc>
 8004cd6:	f000 f869 	bl	8004dac <__malloc_lock>
 8004cda:	f8d8 3000 	ldr.w	r3, [r8]
 8004cde:	461c      	mov	r4, r3
 8004ce0:	bb44      	cbnz	r4, 8004d34 <_malloc_r+0x88>
 8004ce2:	4629      	mov	r1, r5
 8004ce4:	4630      	mov	r0, r6
 8004ce6:	f7ff ffbf 	bl	8004c68 <sbrk_aligned>
 8004cea:	1c43      	adds	r3, r0, #1
 8004cec:	4604      	mov	r4, r0
 8004cee:	d158      	bne.n	8004da2 <_malloc_r+0xf6>
 8004cf0:	f8d8 4000 	ldr.w	r4, [r8]
 8004cf4:	4627      	mov	r7, r4
 8004cf6:	2f00      	cmp	r7, #0
 8004cf8:	d143      	bne.n	8004d82 <_malloc_r+0xd6>
 8004cfa:	2c00      	cmp	r4, #0
 8004cfc:	d04b      	beq.n	8004d96 <_malloc_r+0xea>
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	4639      	mov	r1, r7
 8004d02:	4630      	mov	r0, r6
 8004d04:	eb04 0903 	add.w	r9, r4, r3
 8004d08:	f000 fc5c 	bl	80055c4 <_sbrk_r>
 8004d0c:	4581      	cmp	r9, r0
 8004d0e:	d142      	bne.n	8004d96 <_malloc_r+0xea>
 8004d10:	6821      	ldr	r1, [r4, #0]
 8004d12:	1a6d      	subs	r5, r5, r1
 8004d14:	4629      	mov	r1, r5
 8004d16:	4630      	mov	r0, r6
 8004d18:	f7ff ffa6 	bl	8004c68 <sbrk_aligned>
 8004d1c:	3001      	adds	r0, #1
 8004d1e:	d03a      	beq.n	8004d96 <_malloc_r+0xea>
 8004d20:	6823      	ldr	r3, [r4, #0]
 8004d22:	442b      	add	r3, r5
 8004d24:	6023      	str	r3, [r4, #0]
 8004d26:	f8d8 3000 	ldr.w	r3, [r8]
 8004d2a:	685a      	ldr	r2, [r3, #4]
 8004d2c:	bb62      	cbnz	r2, 8004d88 <_malloc_r+0xdc>
 8004d2e:	f8c8 7000 	str.w	r7, [r8]
 8004d32:	e00f      	b.n	8004d54 <_malloc_r+0xa8>
 8004d34:	6822      	ldr	r2, [r4, #0]
 8004d36:	1b52      	subs	r2, r2, r5
 8004d38:	d420      	bmi.n	8004d7c <_malloc_r+0xd0>
 8004d3a:	2a0b      	cmp	r2, #11
 8004d3c:	d917      	bls.n	8004d6e <_malloc_r+0xc2>
 8004d3e:	1961      	adds	r1, r4, r5
 8004d40:	42a3      	cmp	r3, r4
 8004d42:	6025      	str	r5, [r4, #0]
 8004d44:	bf18      	it	ne
 8004d46:	6059      	strne	r1, [r3, #4]
 8004d48:	6863      	ldr	r3, [r4, #4]
 8004d4a:	bf08      	it	eq
 8004d4c:	f8c8 1000 	streq.w	r1, [r8]
 8004d50:	5162      	str	r2, [r4, r5]
 8004d52:	604b      	str	r3, [r1, #4]
 8004d54:	4630      	mov	r0, r6
 8004d56:	f000 f82f 	bl	8004db8 <__malloc_unlock>
 8004d5a:	f104 000b 	add.w	r0, r4, #11
 8004d5e:	1d23      	adds	r3, r4, #4
 8004d60:	f020 0007 	bic.w	r0, r0, #7
 8004d64:	1ac2      	subs	r2, r0, r3
 8004d66:	bf1c      	itt	ne
 8004d68:	1a1b      	subne	r3, r3, r0
 8004d6a:	50a3      	strne	r3, [r4, r2]
 8004d6c:	e7af      	b.n	8004cce <_malloc_r+0x22>
 8004d6e:	6862      	ldr	r2, [r4, #4]
 8004d70:	42a3      	cmp	r3, r4
 8004d72:	bf0c      	ite	eq
 8004d74:	f8c8 2000 	streq.w	r2, [r8]
 8004d78:	605a      	strne	r2, [r3, #4]
 8004d7a:	e7eb      	b.n	8004d54 <_malloc_r+0xa8>
 8004d7c:	4623      	mov	r3, r4
 8004d7e:	6864      	ldr	r4, [r4, #4]
 8004d80:	e7ae      	b.n	8004ce0 <_malloc_r+0x34>
 8004d82:	463c      	mov	r4, r7
 8004d84:	687f      	ldr	r7, [r7, #4]
 8004d86:	e7b6      	b.n	8004cf6 <_malloc_r+0x4a>
 8004d88:	461a      	mov	r2, r3
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	42a3      	cmp	r3, r4
 8004d8e:	d1fb      	bne.n	8004d88 <_malloc_r+0xdc>
 8004d90:	2300      	movs	r3, #0
 8004d92:	6053      	str	r3, [r2, #4]
 8004d94:	e7de      	b.n	8004d54 <_malloc_r+0xa8>
 8004d96:	230c      	movs	r3, #12
 8004d98:	6033      	str	r3, [r6, #0]
 8004d9a:	4630      	mov	r0, r6
 8004d9c:	f000 f80c 	bl	8004db8 <__malloc_unlock>
 8004da0:	e794      	b.n	8004ccc <_malloc_r+0x20>
 8004da2:	6005      	str	r5, [r0, #0]
 8004da4:	e7d6      	b.n	8004d54 <_malloc_r+0xa8>
 8004da6:	bf00      	nop
 8004da8:	20000854 	.word	0x20000854

08004dac <__malloc_lock>:
 8004dac:	4801      	ldr	r0, [pc, #4]	@ (8004db4 <__malloc_lock+0x8>)
 8004dae:	f7ff bf0e 	b.w	8004bce <__retarget_lock_acquire_recursive>
 8004db2:	bf00      	nop
 8004db4:	2000084c 	.word	0x2000084c

08004db8 <__malloc_unlock>:
 8004db8:	4801      	ldr	r0, [pc, #4]	@ (8004dc0 <__malloc_unlock+0x8>)
 8004dba:	f7ff bf09 	b.w	8004bd0 <__retarget_lock_release_recursive>
 8004dbe:	bf00      	nop
 8004dc0:	2000084c 	.word	0x2000084c

08004dc4 <__sfputc_r>:
 8004dc4:	6893      	ldr	r3, [r2, #8]
 8004dc6:	3b01      	subs	r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	b410      	push	{r4}
 8004dcc:	6093      	str	r3, [r2, #8]
 8004dce:	da08      	bge.n	8004de2 <__sfputc_r+0x1e>
 8004dd0:	6994      	ldr	r4, [r2, #24]
 8004dd2:	42a3      	cmp	r3, r4
 8004dd4:	db01      	blt.n	8004dda <__sfputc_r+0x16>
 8004dd6:	290a      	cmp	r1, #10
 8004dd8:	d103      	bne.n	8004de2 <__sfputc_r+0x1e>
 8004dda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004dde:	f7ff bde8 	b.w	80049b2 <__swbuf_r>
 8004de2:	6813      	ldr	r3, [r2, #0]
 8004de4:	1c58      	adds	r0, r3, #1
 8004de6:	6010      	str	r0, [r2, #0]
 8004de8:	7019      	strb	r1, [r3, #0]
 8004dea:	4608      	mov	r0, r1
 8004dec:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <__sfputs_r>:
 8004df2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004df4:	4606      	mov	r6, r0
 8004df6:	460f      	mov	r7, r1
 8004df8:	4614      	mov	r4, r2
 8004dfa:	18d5      	adds	r5, r2, r3
 8004dfc:	42ac      	cmp	r4, r5
 8004dfe:	d101      	bne.n	8004e04 <__sfputs_r+0x12>
 8004e00:	2000      	movs	r0, #0
 8004e02:	e007      	b.n	8004e14 <__sfputs_r+0x22>
 8004e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e08:	463a      	mov	r2, r7
 8004e0a:	4630      	mov	r0, r6
 8004e0c:	f7ff ffda 	bl	8004dc4 <__sfputc_r>
 8004e10:	1c43      	adds	r3, r0, #1
 8004e12:	d1f3      	bne.n	8004dfc <__sfputs_r+0xa>
 8004e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004e18 <_vfiprintf_r>:
 8004e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e1c:	460d      	mov	r5, r1
 8004e1e:	b09d      	sub	sp, #116	@ 0x74
 8004e20:	4614      	mov	r4, r2
 8004e22:	4698      	mov	r8, r3
 8004e24:	4606      	mov	r6, r0
 8004e26:	b118      	cbz	r0, 8004e30 <_vfiprintf_r+0x18>
 8004e28:	6a03      	ldr	r3, [r0, #32]
 8004e2a:	b90b      	cbnz	r3, 8004e30 <_vfiprintf_r+0x18>
 8004e2c:	f7ff fcd8 	bl	80047e0 <__sinit>
 8004e30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e32:	07d9      	lsls	r1, r3, #31
 8004e34:	d405      	bmi.n	8004e42 <_vfiprintf_r+0x2a>
 8004e36:	89ab      	ldrh	r3, [r5, #12]
 8004e38:	059a      	lsls	r2, r3, #22
 8004e3a:	d402      	bmi.n	8004e42 <_vfiprintf_r+0x2a>
 8004e3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e3e:	f7ff fec6 	bl	8004bce <__retarget_lock_acquire_recursive>
 8004e42:	89ab      	ldrh	r3, [r5, #12]
 8004e44:	071b      	lsls	r3, r3, #28
 8004e46:	d501      	bpl.n	8004e4c <_vfiprintf_r+0x34>
 8004e48:	692b      	ldr	r3, [r5, #16]
 8004e4a:	b99b      	cbnz	r3, 8004e74 <_vfiprintf_r+0x5c>
 8004e4c:	4629      	mov	r1, r5
 8004e4e:	4630      	mov	r0, r6
 8004e50:	f7ff fdee 	bl	8004a30 <__swsetup_r>
 8004e54:	b170      	cbz	r0, 8004e74 <_vfiprintf_r+0x5c>
 8004e56:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e58:	07dc      	lsls	r4, r3, #31
 8004e5a:	d504      	bpl.n	8004e66 <_vfiprintf_r+0x4e>
 8004e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e60:	b01d      	add	sp, #116	@ 0x74
 8004e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e66:	89ab      	ldrh	r3, [r5, #12]
 8004e68:	0598      	lsls	r0, r3, #22
 8004e6a:	d4f7      	bmi.n	8004e5c <_vfiprintf_r+0x44>
 8004e6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e6e:	f7ff feaf 	bl	8004bd0 <__retarget_lock_release_recursive>
 8004e72:	e7f3      	b.n	8004e5c <_vfiprintf_r+0x44>
 8004e74:	2300      	movs	r3, #0
 8004e76:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e78:	2320      	movs	r3, #32
 8004e7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e82:	2330      	movs	r3, #48	@ 0x30
 8004e84:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005034 <_vfiprintf_r+0x21c>
 8004e88:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e8c:	f04f 0901 	mov.w	r9, #1
 8004e90:	4623      	mov	r3, r4
 8004e92:	469a      	mov	sl, r3
 8004e94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e98:	b10a      	cbz	r2, 8004e9e <_vfiprintf_r+0x86>
 8004e9a:	2a25      	cmp	r2, #37	@ 0x25
 8004e9c:	d1f9      	bne.n	8004e92 <_vfiprintf_r+0x7a>
 8004e9e:	ebba 0b04 	subs.w	fp, sl, r4
 8004ea2:	d00b      	beq.n	8004ebc <_vfiprintf_r+0xa4>
 8004ea4:	465b      	mov	r3, fp
 8004ea6:	4622      	mov	r2, r4
 8004ea8:	4629      	mov	r1, r5
 8004eaa:	4630      	mov	r0, r6
 8004eac:	f7ff ffa1 	bl	8004df2 <__sfputs_r>
 8004eb0:	3001      	adds	r0, #1
 8004eb2:	f000 80a7 	beq.w	8005004 <_vfiprintf_r+0x1ec>
 8004eb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004eb8:	445a      	add	r2, fp
 8004eba:	9209      	str	r2, [sp, #36]	@ 0x24
 8004ebc:	f89a 3000 	ldrb.w	r3, [sl]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	f000 809f 	beq.w	8005004 <_vfiprintf_r+0x1ec>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ecc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ed0:	f10a 0a01 	add.w	sl, sl, #1
 8004ed4:	9304      	str	r3, [sp, #16]
 8004ed6:	9307      	str	r3, [sp, #28]
 8004ed8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004edc:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ede:	4654      	mov	r4, sl
 8004ee0:	2205      	movs	r2, #5
 8004ee2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ee6:	4853      	ldr	r0, [pc, #332]	@ (8005034 <_vfiprintf_r+0x21c>)
 8004ee8:	f7fb f97a 	bl	80001e0 <memchr>
 8004eec:	9a04      	ldr	r2, [sp, #16]
 8004eee:	b9d8      	cbnz	r0, 8004f28 <_vfiprintf_r+0x110>
 8004ef0:	06d1      	lsls	r1, r2, #27
 8004ef2:	bf44      	itt	mi
 8004ef4:	2320      	movmi	r3, #32
 8004ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004efa:	0713      	lsls	r3, r2, #28
 8004efc:	bf44      	itt	mi
 8004efe:	232b      	movmi	r3, #43	@ 0x2b
 8004f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f04:	f89a 3000 	ldrb.w	r3, [sl]
 8004f08:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f0a:	d015      	beq.n	8004f38 <_vfiprintf_r+0x120>
 8004f0c:	9a07      	ldr	r2, [sp, #28]
 8004f0e:	4654      	mov	r4, sl
 8004f10:	2000      	movs	r0, #0
 8004f12:	f04f 0c0a 	mov.w	ip, #10
 8004f16:	4621      	mov	r1, r4
 8004f18:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f1c:	3b30      	subs	r3, #48	@ 0x30
 8004f1e:	2b09      	cmp	r3, #9
 8004f20:	d94b      	bls.n	8004fba <_vfiprintf_r+0x1a2>
 8004f22:	b1b0      	cbz	r0, 8004f52 <_vfiprintf_r+0x13a>
 8004f24:	9207      	str	r2, [sp, #28]
 8004f26:	e014      	b.n	8004f52 <_vfiprintf_r+0x13a>
 8004f28:	eba0 0308 	sub.w	r3, r0, r8
 8004f2c:	fa09 f303 	lsl.w	r3, r9, r3
 8004f30:	4313      	orrs	r3, r2
 8004f32:	9304      	str	r3, [sp, #16]
 8004f34:	46a2      	mov	sl, r4
 8004f36:	e7d2      	b.n	8004ede <_vfiprintf_r+0xc6>
 8004f38:	9b03      	ldr	r3, [sp, #12]
 8004f3a:	1d19      	adds	r1, r3, #4
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	9103      	str	r1, [sp, #12]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	bfbb      	ittet	lt
 8004f44:	425b      	neglt	r3, r3
 8004f46:	f042 0202 	orrlt.w	r2, r2, #2
 8004f4a:	9307      	strge	r3, [sp, #28]
 8004f4c:	9307      	strlt	r3, [sp, #28]
 8004f4e:	bfb8      	it	lt
 8004f50:	9204      	strlt	r2, [sp, #16]
 8004f52:	7823      	ldrb	r3, [r4, #0]
 8004f54:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f56:	d10a      	bne.n	8004f6e <_vfiprintf_r+0x156>
 8004f58:	7863      	ldrb	r3, [r4, #1]
 8004f5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f5c:	d132      	bne.n	8004fc4 <_vfiprintf_r+0x1ac>
 8004f5e:	9b03      	ldr	r3, [sp, #12]
 8004f60:	1d1a      	adds	r2, r3, #4
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	9203      	str	r2, [sp, #12]
 8004f66:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f6a:	3402      	adds	r4, #2
 8004f6c:	9305      	str	r3, [sp, #20]
 8004f6e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005044 <_vfiprintf_r+0x22c>
 8004f72:	7821      	ldrb	r1, [r4, #0]
 8004f74:	2203      	movs	r2, #3
 8004f76:	4650      	mov	r0, sl
 8004f78:	f7fb f932 	bl	80001e0 <memchr>
 8004f7c:	b138      	cbz	r0, 8004f8e <_vfiprintf_r+0x176>
 8004f7e:	9b04      	ldr	r3, [sp, #16]
 8004f80:	eba0 000a 	sub.w	r0, r0, sl
 8004f84:	2240      	movs	r2, #64	@ 0x40
 8004f86:	4082      	lsls	r2, r0
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	3401      	adds	r4, #1
 8004f8c:	9304      	str	r3, [sp, #16]
 8004f8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f92:	4829      	ldr	r0, [pc, #164]	@ (8005038 <_vfiprintf_r+0x220>)
 8004f94:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f98:	2206      	movs	r2, #6
 8004f9a:	f7fb f921 	bl	80001e0 <memchr>
 8004f9e:	2800      	cmp	r0, #0
 8004fa0:	d03f      	beq.n	8005022 <_vfiprintf_r+0x20a>
 8004fa2:	4b26      	ldr	r3, [pc, #152]	@ (800503c <_vfiprintf_r+0x224>)
 8004fa4:	bb1b      	cbnz	r3, 8004fee <_vfiprintf_r+0x1d6>
 8004fa6:	9b03      	ldr	r3, [sp, #12]
 8004fa8:	3307      	adds	r3, #7
 8004faa:	f023 0307 	bic.w	r3, r3, #7
 8004fae:	3308      	adds	r3, #8
 8004fb0:	9303      	str	r3, [sp, #12]
 8004fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fb4:	443b      	add	r3, r7
 8004fb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fb8:	e76a      	b.n	8004e90 <_vfiprintf_r+0x78>
 8004fba:	fb0c 3202 	mla	r2, ip, r2, r3
 8004fbe:	460c      	mov	r4, r1
 8004fc0:	2001      	movs	r0, #1
 8004fc2:	e7a8      	b.n	8004f16 <_vfiprintf_r+0xfe>
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	3401      	adds	r4, #1
 8004fc8:	9305      	str	r3, [sp, #20]
 8004fca:	4619      	mov	r1, r3
 8004fcc:	f04f 0c0a 	mov.w	ip, #10
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004fd6:	3a30      	subs	r2, #48	@ 0x30
 8004fd8:	2a09      	cmp	r2, #9
 8004fda:	d903      	bls.n	8004fe4 <_vfiprintf_r+0x1cc>
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0c6      	beq.n	8004f6e <_vfiprintf_r+0x156>
 8004fe0:	9105      	str	r1, [sp, #20]
 8004fe2:	e7c4      	b.n	8004f6e <_vfiprintf_r+0x156>
 8004fe4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004fe8:	4604      	mov	r4, r0
 8004fea:	2301      	movs	r3, #1
 8004fec:	e7f0      	b.n	8004fd0 <_vfiprintf_r+0x1b8>
 8004fee:	ab03      	add	r3, sp, #12
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	462a      	mov	r2, r5
 8004ff4:	4b12      	ldr	r3, [pc, #72]	@ (8005040 <_vfiprintf_r+0x228>)
 8004ff6:	a904      	add	r1, sp, #16
 8004ff8:	4630      	mov	r0, r6
 8004ffa:	f3af 8000 	nop.w
 8004ffe:	4607      	mov	r7, r0
 8005000:	1c78      	adds	r0, r7, #1
 8005002:	d1d6      	bne.n	8004fb2 <_vfiprintf_r+0x19a>
 8005004:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005006:	07d9      	lsls	r1, r3, #31
 8005008:	d405      	bmi.n	8005016 <_vfiprintf_r+0x1fe>
 800500a:	89ab      	ldrh	r3, [r5, #12]
 800500c:	059a      	lsls	r2, r3, #22
 800500e:	d402      	bmi.n	8005016 <_vfiprintf_r+0x1fe>
 8005010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005012:	f7ff fddd 	bl	8004bd0 <__retarget_lock_release_recursive>
 8005016:	89ab      	ldrh	r3, [r5, #12]
 8005018:	065b      	lsls	r3, r3, #25
 800501a:	f53f af1f 	bmi.w	8004e5c <_vfiprintf_r+0x44>
 800501e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005020:	e71e      	b.n	8004e60 <_vfiprintf_r+0x48>
 8005022:	ab03      	add	r3, sp, #12
 8005024:	9300      	str	r3, [sp, #0]
 8005026:	462a      	mov	r2, r5
 8005028:	4b05      	ldr	r3, [pc, #20]	@ (8005040 <_vfiprintf_r+0x228>)
 800502a:	a904      	add	r1, sp, #16
 800502c:	4630      	mov	r0, r6
 800502e:	f000 f879 	bl	8005124 <_printf_i>
 8005032:	e7e4      	b.n	8004ffe <_vfiprintf_r+0x1e6>
 8005034:	080058a8 	.word	0x080058a8
 8005038:	080058b2 	.word	0x080058b2
 800503c:	00000000 	.word	0x00000000
 8005040:	08004df3 	.word	0x08004df3
 8005044:	080058ae 	.word	0x080058ae

08005048 <_printf_common>:
 8005048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800504c:	4616      	mov	r6, r2
 800504e:	4698      	mov	r8, r3
 8005050:	688a      	ldr	r2, [r1, #8]
 8005052:	690b      	ldr	r3, [r1, #16]
 8005054:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005058:	4293      	cmp	r3, r2
 800505a:	bfb8      	it	lt
 800505c:	4613      	movlt	r3, r2
 800505e:	6033      	str	r3, [r6, #0]
 8005060:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005064:	4607      	mov	r7, r0
 8005066:	460c      	mov	r4, r1
 8005068:	b10a      	cbz	r2, 800506e <_printf_common+0x26>
 800506a:	3301      	adds	r3, #1
 800506c:	6033      	str	r3, [r6, #0]
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	0699      	lsls	r1, r3, #26
 8005072:	bf42      	ittt	mi
 8005074:	6833      	ldrmi	r3, [r6, #0]
 8005076:	3302      	addmi	r3, #2
 8005078:	6033      	strmi	r3, [r6, #0]
 800507a:	6825      	ldr	r5, [r4, #0]
 800507c:	f015 0506 	ands.w	r5, r5, #6
 8005080:	d106      	bne.n	8005090 <_printf_common+0x48>
 8005082:	f104 0a19 	add.w	sl, r4, #25
 8005086:	68e3      	ldr	r3, [r4, #12]
 8005088:	6832      	ldr	r2, [r6, #0]
 800508a:	1a9b      	subs	r3, r3, r2
 800508c:	42ab      	cmp	r3, r5
 800508e:	dc26      	bgt.n	80050de <_printf_common+0x96>
 8005090:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005094:	6822      	ldr	r2, [r4, #0]
 8005096:	3b00      	subs	r3, #0
 8005098:	bf18      	it	ne
 800509a:	2301      	movne	r3, #1
 800509c:	0692      	lsls	r2, r2, #26
 800509e:	d42b      	bmi.n	80050f8 <_printf_common+0xb0>
 80050a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80050a4:	4641      	mov	r1, r8
 80050a6:	4638      	mov	r0, r7
 80050a8:	47c8      	blx	r9
 80050aa:	3001      	adds	r0, #1
 80050ac:	d01e      	beq.n	80050ec <_printf_common+0xa4>
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	6922      	ldr	r2, [r4, #16]
 80050b2:	f003 0306 	and.w	r3, r3, #6
 80050b6:	2b04      	cmp	r3, #4
 80050b8:	bf02      	ittt	eq
 80050ba:	68e5      	ldreq	r5, [r4, #12]
 80050bc:	6833      	ldreq	r3, [r6, #0]
 80050be:	1aed      	subeq	r5, r5, r3
 80050c0:	68a3      	ldr	r3, [r4, #8]
 80050c2:	bf0c      	ite	eq
 80050c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050c8:	2500      	movne	r5, #0
 80050ca:	4293      	cmp	r3, r2
 80050cc:	bfc4      	itt	gt
 80050ce:	1a9b      	subgt	r3, r3, r2
 80050d0:	18ed      	addgt	r5, r5, r3
 80050d2:	2600      	movs	r6, #0
 80050d4:	341a      	adds	r4, #26
 80050d6:	42b5      	cmp	r5, r6
 80050d8:	d11a      	bne.n	8005110 <_printf_common+0xc8>
 80050da:	2000      	movs	r0, #0
 80050dc:	e008      	b.n	80050f0 <_printf_common+0xa8>
 80050de:	2301      	movs	r3, #1
 80050e0:	4652      	mov	r2, sl
 80050e2:	4641      	mov	r1, r8
 80050e4:	4638      	mov	r0, r7
 80050e6:	47c8      	blx	r9
 80050e8:	3001      	adds	r0, #1
 80050ea:	d103      	bne.n	80050f4 <_printf_common+0xac>
 80050ec:	f04f 30ff 	mov.w	r0, #4294967295
 80050f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050f4:	3501      	adds	r5, #1
 80050f6:	e7c6      	b.n	8005086 <_printf_common+0x3e>
 80050f8:	18e1      	adds	r1, r4, r3
 80050fa:	1c5a      	adds	r2, r3, #1
 80050fc:	2030      	movs	r0, #48	@ 0x30
 80050fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005102:	4422      	add	r2, r4
 8005104:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005108:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800510c:	3302      	adds	r3, #2
 800510e:	e7c7      	b.n	80050a0 <_printf_common+0x58>
 8005110:	2301      	movs	r3, #1
 8005112:	4622      	mov	r2, r4
 8005114:	4641      	mov	r1, r8
 8005116:	4638      	mov	r0, r7
 8005118:	47c8      	blx	r9
 800511a:	3001      	adds	r0, #1
 800511c:	d0e6      	beq.n	80050ec <_printf_common+0xa4>
 800511e:	3601      	adds	r6, #1
 8005120:	e7d9      	b.n	80050d6 <_printf_common+0x8e>
	...

08005124 <_printf_i>:
 8005124:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005128:	7e0f      	ldrb	r7, [r1, #24]
 800512a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800512c:	2f78      	cmp	r7, #120	@ 0x78
 800512e:	4691      	mov	r9, r2
 8005130:	4680      	mov	r8, r0
 8005132:	460c      	mov	r4, r1
 8005134:	469a      	mov	sl, r3
 8005136:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800513a:	d807      	bhi.n	800514c <_printf_i+0x28>
 800513c:	2f62      	cmp	r7, #98	@ 0x62
 800513e:	d80a      	bhi.n	8005156 <_printf_i+0x32>
 8005140:	2f00      	cmp	r7, #0
 8005142:	f000 80d2 	beq.w	80052ea <_printf_i+0x1c6>
 8005146:	2f58      	cmp	r7, #88	@ 0x58
 8005148:	f000 80b9 	beq.w	80052be <_printf_i+0x19a>
 800514c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005150:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005154:	e03a      	b.n	80051cc <_printf_i+0xa8>
 8005156:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800515a:	2b15      	cmp	r3, #21
 800515c:	d8f6      	bhi.n	800514c <_printf_i+0x28>
 800515e:	a101      	add	r1, pc, #4	@ (adr r1, 8005164 <_printf_i+0x40>)
 8005160:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005164:	080051bd 	.word	0x080051bd
 8005168:	080051d1 	.word	0x080051d1
 800516c:	0800514d 	.word	0x0800514d
 8005170:	0800514d 	.word	0x0800514d
 8005174:	0800514d 	.word	0x0800514d
 8005178:	0800514d 	.word	0x0800514d
 800517c:	080051d1 	.word	0x080051d1
 8005180:	0800514d 	.word	0x0800514d
 8005184:	0800514d 	.word	0x0800514d
 8005188:	0800514d 	.word	0x0800514d
 800518c:	0800514d 	.word	0x0800514d
 8005190:	080052d1 	.word	0x080052d1
 8005194:	080051fb 	.word	0x080051fb
 8005198:	0800528b 	.word	0x0800528b
 800519c:	0800514d 	.word	0x0800514d
 80051a0:	0800514d 	.word	0x0800514d
 80051a4:	080052f3 	.word	0x080052f3
 80051a8:	0800514d 	.word	0x0800514d
 80051ac:	080051fb 	.word	0x080051fb
 80051b0:	0800514d 	.word	0x0800514d
 80051b4:	0800514d 	.word	0x0800514d
 80051b8:	08005293 	.word	0x08005293
 80051bc:	6833      	ldr	r3, [r6, #0]
 80051be:	1d1a      	adds	r2, r3, #4
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	6032      	str	r2, [r6, #0]
 80051c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80051cc:	2301      	movs	r3, #1
 80051ce:	e09d      	b.n	800530c <_printf_i+0x1e8>
 80051d0:	6833      	ldr	r3, [r6, #0]
 80051d2:	6820      	ldr	r0, [r4, #0]
 80051d4:	1d19      	adds	r1, r3, #4
 80051d6:	6031      	str	r1, [r6, #0]
 80051d8:	0606      	lsls	r6, r0, #24
 80051da:	d501      	bpl.n	80051e0 <_printf_i+0xbc>
 80051dc:	681d      	ldr	r5, [r3, #0]
 80051de:	e003      	b.n	80051e8 <_printf_i+0xc4>
 80051e0:	0645      	lsls	r5, r0, #25
 80051e2:	d5fb      	bpl.n	80051dc <_printf_i+0xb8>
 80051e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80051e8:	2d00      	cmp	r5, #0
 80051ea:	da03      	bge.n	80051f4 <_printf_i+0xd0>
 80051ec:	232d      	movs	r3, #45	@ 0x2d
 80051ee:	426d      	negs	r5, r5
 80051f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051f4:	4859      	ldr	r0, [pc, #356]	@ (800535c <_printf_i+0x238>)
 80051f6:	230a      	movs	r3, #10
 80051f8:	e011      	b.n	800521e <_printf_i+0xfa>
 80051fa:	6821      	ldr	r1, [r4, #0]
 80051fc:	6833      	ldr	r3, [r6, #0]
 80051fe:	0608      	lsls	r0, r1, #24
 8005200:	f853 5b04 	ldr.w	r5, [r3], #4
 8005204:	d402      	bmi.n	800520c <_printf_i+0xe8>
 8005206:	0649      	lsls	r1, r1, #25
 8005208:	bf48      	it	mi
 800520a:	b2ad      	uxthmi	r5, r5
 800520c:	2f6f      	cmp	r7, #111	@ 0x6f
 800520e:	4853      	ldr	r0, [pc, #332]	@ (800535c <_printf_i+0x238>)
 8005210:	6033      	str	r3, [r6, #0]
 8005212:	bf14      	ite	ne
 8005214:	230a      	movne	r3, #10
 8005216:	2308      	moveq	r3, #8
 8005218:	2100      	movs	r1, #0
 800521a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800521e:	6866      	ldr	r6, [r4, #4]
 8005220:	60a6      	str	r6, [r4, #8]
 8005222:	2e00      	cmp	r6, #0
 8005224:	bfa2      	ittt	ge
 8005226:	6821      	ldrge	r1, [r4, #0]
 8005228:	f021 0104 	bicge.w	r1, r1, #4
 800522c:	6021      	strge	r1, [r4, #0]
 800522e:	b90d      	cbnz	r5, 8005234 <_printf_i+0x110>
 8005230:	2e00      	cmp	r6, #0
 8005232:	d04b      	beq.n	80052cc <_printf_i+0x1a8>
 8005234:	4616      	mov	r6, r2
 8005236:	fbb5 f1f3 	udiv	r1, r5, r3
 800523a:	fb03 5711 	mls	r7, r3, r1, r5
 800523e:	5dc7      	ldrb	r7, [r0, r7]
 8005240:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005244:	462f      	mov	r7, r5
 8005246:	42bb      	cmp	r3, r7
 8005248:	460d      	mov	r5, r1
 800524a:	d9f4      	bls.n	8005236 <_printf_i+0x112>
 800524c:	2b08      	cmp	r3, #8
 800524e:	d10b      	bne.n	8005268 <_printf_i+0x144>
 8005250:	6823      	ldr	r3, [r4, #0]
 8005252:	07df      	lsls	r7, r3, #31
 8005254:	d508      	bpl.n	8005268 <_printf_i+0x144>
 8005256:	6923      	ldr	r3, [r4, #16]
 8005258:	6861      	ldr	r1, [r4, #4]
 800525a:	4299      	cmp	r1, r3
 800525c:	bfde      	ittt	le
 800525e:	2330      	movle	r3, #48	@ 0x30
 8005260:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005264:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005268:	1b92      	subs	r2, r2, r6
 800526a:	6122      	str	r2, [r4, #16]
 800526c:	f8cd a000 	str.w	sl, [sp]
 8005270:	464b      	mov	r3, r9
 8005272:	aa03      	add	r2, sp, #12
 8005274:	4621      	mov	r1, r4
 8005276:	4640      	mov	r0, r8
 8005278:	f7ff fee6 	bl	8005048 <_printf_common>
 800527c:	3001      	adds	r0, #1
 800527e:	d14a      	bne.n	8005316 <_printf_i+0x1f2>
 8005280:	f04f 30ff 	mov.w	r0, #4294967295
 8005284:	b004      	add	sp, #16
 8005286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800528a:	6823      	ldr	r3, [r4, #0]
 800528c:	f043 0320 	orr.w	r3, r3, #32
 8005290:	6023      	str	r3, [r4, #0]
 8005292:	4833      	ldr	r0, [pc, #204]	@ (8005360 <_printf_i+0x23c>)
 8005294:	2778      	movs	r7, #120	@ 0x78
 8005296:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800529a:	6823      	ldr	r3, [r4, #0]
 800529c:	6831      	ldr	r1, [r6, #0]
 800529e:	061f      	lsls	r7, r3, #24
 80052a0:	f851 5b04 	ldr.w	r5, [r1], #4
 80052a4:	d402      	bmi.n	80052ac <_printf_i+0x188>
 80052a6:	065f      	lsls	r7, r3, #25
 80052a8:	bf48      	it	mi
 80052aa:	b2ad      	uxthmi	r5, r5
 80052ac:	6031      	str	r1, [r6, #0]
 80052ae:	07d9      	lsls	r1, r3, #31
 80052b0:	bf44      	itt	mi
 80052b2:	f043 0320 	orrmi.w	r3, r3, #32
 80052b6:	6023      	strmi	r3, [r4, #0]
 80052b8:	b11d      	cbz	r5, 80052c2 <_printf_i+0x19e>
 80052ba:	2310      	movs	r3, #16
 80052bc:	e7ac      	b.n	8005218 <_printf_i+0xf4>
 80052be:	4827      	ldr	r0, [pc, #156]	@ (800535c <_printf_i+0x238>)
 80052c0:	e7e9      	b.n	8005296 <_printf_i+0x172>
 80052c2:	6823      	ldr	r3, [r4, #0]
 80052c4:	f023 0320 	bic.w	r3, r3, #32
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	e7f6      	b.n	80052ba <_printf_i+0x196>
 80052cc:	4616      	mov	r6, r2
 80052ce:	e7bd      	b.n	800524c <_printf_i+0x128>
 80052d0:	6833      	ldr	r3, [r6, #0]
 80052d2:	6825      	ldr	r5, [r4, #0]
 80052d4:	6961      	ldr	r1, [r4, #20]
 80052d6:	1d18      	adds	r0, r3, #4
 80052d8:	6030      	str	r0, [r6, #0]
 80052da:	062e      	lsls	r6, r5, #24
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	d501      	bpl.n	80052e4 <_printf_i+0x1c0>
 80052e0:	6019      	str	r1, [r3, #0]
 80052e2:	e002      	b.n	80052ea <_printf_i+0x1c6>
 80052e4:	0668      	lsls	r0, r5, #25
 80052e6:	d5fb      	bpl.n	80052e0 <_printf_i+0x1bc>
 80052e8:	8019      	strh	r1, [r3, #0]
 80052ea:	2300      	movs	r3, #0
 80052ec:	6123      	str	r3, [r4, #16]
 80052ee:	4616      	mov	r6, r2
 80052f0:	e7bc      	b.n	800526c <_printf_i+0x148>
 80052f2:	6833      	ldr	r3, [r6, #0]
 80052f4:	1d1a      	adds	r2, r3, #4
 80052f6:	6032      	str	r2, [r6, #0]
 80052f8:	681e      	ldr	r6, [r3, #0]
 80052fa:	6862      	ldr	r2, [r4, #4]
 80052fc:	2100      	movs	r1, #0
 80052fe:	4630      	mov	r0, r6
 8005300:	f7fa ff6e 	bl	80001e0 <memchr>
 8005304:	b108      	cbz	r0, 800530a <_printf_i+0x1e6>
 8005306:	1b80      	subs	r0, r0, r6
 8005308:	6060      	str	r0, [r4, #4]
 800530a:	6863      	ldr	r3, [r4, #4]
 800530c:	6123      	str	r3, [r4, #16]
 800530e:	2300      	movs	r3, #0
 8005310:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005314:	e7aa      	b.n	800526c <_printf_i+0x148>
 8005316:	6923      	ldr	r3, [r4, #16]
 8005318:	4632      	mov	r2, r6
 800531a:	4649      	mov	r1, r9
 800531c:	4640      	mov	r0, r8
 800531e:	47d0      	blx	sl
 8005320:	3001      	adds	r0, #1
 8005322:	d0ad      	beq.n	8005280 <_printf_i+0x15c>
 8005324:	6823      	ldr	r3, [r4, #0]
 8005326:	079b      	lsls	r3, r3, #30
 8005328:	d413      	bmi.n	8005352 <_printf_i+0x22e>
 800532a:	68e0      	ldr	r0, [r4, #12]
 800532c:	9b03      	ldr	r3, [sp, #12]
 800532e:	4298      	cmp	r0, r3
 8005330:	bfb8      	it	lt
 8005332:	4618      	movlt	r0, r3
 8005334:	e7a6      	b.n	8005284 <_printf_i+0x160>
 8005336:	2301      	movs	r3, #1
 8005338:	4632      	mov	r2, r6
 800533a:	4649      	mov	r1, r9
 800533c:	4640      	mov	r0, r8
 800533e:	47d0      	blx	sl
 8005340:	3001      	adds	r0, #1
 8005342:	d09d      	beq.n	8005280 <_printf_i+0x15c>
 8005344:	3501      	adds	r5, #1
 8005346:	68e3      	ldr	r3, [r4, #12]
 8005348:	9903      	ldr	r1, [sp, #12]
 800534a:	1a5b      	subs	r3, r3, r1
 800534c:	42ab      	cmp	r3, r5
 800534e:	dcf2      	bgt.n	8005336 <_printf_i+0x212>
 8005350:	e7eb      	b.n	800532a <_printf_i+0x206>
 8005352:	2500      	movs	r5, #0
 8005354:	f104 0619 	add.w	r6, r4, #25
 8005358:	e7f5      	b.n	8005346 <_printf_i+0x222>
 800535a:	bf00      	nop
 800535c:	080058b9 	.word	0x080058b9
 8005360:	080058ca 	.word	0x080058ca

08005364 <__sflush_r>:
 8005364:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800536c:	0716      	lsls	r6, r2, #28
 800536e:	4605      	mov	r5, r0
 8005370:	460c      	mov	r4, r1
 8005372:	d454      	bmi.n	800541e <__sflush_r+0xba>
 8005374:	684b      	ldr	r3, [r1, #4]
 8005376:	2b00      	cmp	r3, #0
 8005378:	dc02      	bgt.n	8005380 <__sflush_r+0x1c>
 800537a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800537c:	2b00      	cmp	r3, #0
 800537e:	dd48      	ble.n	8005412 <__sflush_r+0xae>
 8005380:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005382:	2e00      	cmp	r6, #0
 8005384:	d045      	beq.n	8005412 <__sflush_r+0xae>
 8005386:	2300      	movs	r3, #0
 8005388:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800538c:	682f      	ldr	r7, [r5, #0]
 800538e:	6a21      	ldr	r1, [r4, #32]
 8005390:	602b      	str	r3, [r5, #0]
 8005392:	d030      	beq.n	80053f6 <__sflush_r+0x92>
 8005394:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005396:	89a3      	ldrh	r3, [r4, #12]
 8005398:	0759      	lsls	r1, r3, #29
 800539a:	d505      	bpl.n	80053a8 <__sflush_r+0x44>
 800539c:	6863      	ldr	r3, [r4, #4]
 800539e:	1ad2      	subs	r2, r2, r3
 80053a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80053a2:	b10b      	cbz	r3, 80053a8 <__sflush_r+0x44>
 80053a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80053a6:	1ad2      	subs	r2, r2, r3
 80053a8:	2300      	movs	r3, #0
 80053aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80053ac:	6a21      	ldr	r1, [r4, #32]
 80053ae:	4628      	mov	r0, r5
 80053b0:	47b0      	blx	r6
 80053b2:	1c43      	adds	r3, r0, #1
 80053b4:	89a3      	ldrh	r3, [r4, #12]
 80053b6:	d106      	bne.n	80053c6 <__sflush_r+0x62>
 80053b8:	6829      	ldr	r1, [r5, #0]
 80053ba:	291d      	cmp	r1, #29
 80053bc:	d82b      	bhi.n	8005416 <__sflush_r+0xb2>
 80053be:	4a2a      	ldr	r2, [pc, #168]	@ (8005468 <__sflush_r+0x104>)
 80053c0:	410a      	asrs	r2, r1
 80053c2:	07d6      	lsls	r6, r2, #31
 80053c4:	d427      	bmi.n	8005416 <__sflush_r+0xb2>
 80053c6:	2200      	movs	r2, #0
 80053c8:	6062      	str	r2, [r4, #4]
 80053ca:	04d9      	lsls	r1, r3, #19
 80053cc:	6922      	ldr	r2, [r4, #16]
 80053ce:	6022      	str	r2, [r4, #0]
 80053d0:	d504      	bpl.n	80053dc <__sflush_r+0x78>
 80053d2:	1c42      	adds	r2, r0, #1
 80053d4:	d101      	bne.n	80053da <__sflush_r+0x76>
 80053d6:	682b      	ldr	r3, [r5, #0]
 80053d8:	b903      	cbnz	r3, 80053dc <__sflush_r+0x78>
 80053da:	6560      	str	r0, [r4, #84]	@ 0x54
 80053dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80053de:	602f      	str	r7, [r5, #0]
 80053e0:	b1b9      	cbz	r1, 8005412 <__sflush_r+0xae>
 80053e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80053e6:	4299      	cmp	r1, r3
 80053e8:	d002      	beq.n	80053f0 <__sflush_r+0x8c>
 80053ea:	4628      	mov	r0, r5
 80053ec:	f7ff fbf2 	bl	8004bd4 <_free_r>
 80053f0:	2300      	movs	r3, #0
 80053f2:	6363      	str	r3, [r4, #52]	@ 0x34
 80053f4:	e00d      	b.n	8005412 <__sflush_r+0xae>
 80053f6:	2301      	movs	r3, #1
 80053f8:	4628      	mov	r0, r5
 80053fa:	47b0      	blx	r6
 80053fc:	4602      	mov	r2, r0
 80053fe:	1c50      	adds	r0, r2, #1
 8005400:	d1c9      	bne.n	8005396 <__sflush_r+0x32>
 8005402:	682b      	ldr	r3, [r5, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d0c6      	beq.n	8005396 <__sflush_r+0x32>
 8005408:	2b1d      	cmp	r3, #29
 800540a:	d001      	beq.n	8005410 <__sflush_r+0xac>
 800540c:	2b16      	cmp	r3, #22
 800540e:	d11e      	bne.n	800544e <__sflush_r+0xea>
 8005410:	602f      	str	r7, [r5, #0]
 8005412:	2000      	movs	r0, #0
 8005414:	e022      	b.n	800545c <__sflush_r+0xf8>
 8005416:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800541a:	b21b      	sxth	r3, r3
 800541c:	e01b      	b.n	8005456 <__sflush_r+0xf2>
 800541e:	690f      	ldr	r7, [r1, #16]
 8005420:	2f00      	cmp	r7, #0
 8005422:	d0f6      	beq.n	8005412 <__sflush_r+0xae>
 8005424:	0793      	lsls	r3, r2, #30
 8005426:	680e      	ldr	r6, [r1, #0]
 8005428:	bf08      	it	eq
 800542a:	694b      	ldreq	r3, [r1, #20]
 800542c:	600f      	str	r7, [r1, #0]
 800542e:	bf18      	it	ne
 8005430:	2300      	movne	r3, #0
 8005432:	eba6 0807 	sub.w	r8, r6, r7
 8005436:	608b      	str	r3, [r1, #8]
 8005438:	f1b8 0f00 	cmp.w	r8, #0
 800543c:	dde9      	ble.n	8005412 <__sflush_r+0xae>
 800543e:	6a21      	ldr	r1, [r4, #32]
 8005440:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005442:	4643      	mov	r3, r8
 8005444:	463a      	mov	r2, r7
 8005446:	4628      	mov	r0, r5
 8005448:	47b0      	blx	r6
 800544a:	2800      	cmp	r0, #0
 800544c:	dc08      	bgt.n	8005460 <__sflush_r+0xfc>
 800544e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005452:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005456:	81a3      	strh	r3, [r4, #12]
 8005458:	f04f 30ff 	mov.w	r0, #4294967295
 800545c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005460:	4407      	add	r7, r0
 8005462:	eba8 0800 	sub.w	r8, r8, r0
 8005466:	e7e7      	b.n	8005438 <__sflush_r+0xd4>
 8005468:	dfbffffe 	.word	0xdfbffffe

0800546c <_fflush_r>:
 800546c:	b538      	push	{r3, r4, r5, lr}
 800546e:	690b      	ldr	r3, [r1, #16]
 8005470:	4605      	mov	r5, r0
 8005472:	460c      	mov	r4, r1
 8005474:	b913      	cbnz	r3, 800547c <_fflush_r+0x10>
 8005476:	2500      	movs	r5, #0
 8005478:	4628      	mov	r0, r5
 800547a:	bd38      	pop	{r3, r4, r5, pc}
 800547c:	b118      	cbz	r0, 8005486 <_fflush_r+0x1a>
 800547e:	6a03      	ldr	r3, [r0, #32]
 8005480:	b90b      	cbnz	r3, 8005486 <_fflush_r+0x1a>
 8005482:	f7ff f9ad 	bl	80047e0 <__sinit>
 8005486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d0f3      	beq.n	8005476 <_fflush_r+0xa>
 800548e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005490:	07d0      	lsls	r0, r2, #31
 8005492:	d404      	bmi.n	800549e <_fflush_r+0x32>
 8005494:	0599      	lsls	r1, r3, #22
 8005496:	d402      	bmi.n	800549e <_fflush_r+0x32>
 8005498:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800549a:	f7ff fb98 	bl	8004bce <__retarget_lock_acquire_recursive>
 800549e:	4628      	mov	r0, r5
 80054a0:	4621      	mov	r1, r4
 80054a2:	f7ff ff5f 	bl	8005364 <__sflush_r>
 80054a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054a8:	07da      	lsls	r2, r3, #31
 80054aa:	4605      	mov	r5, r0
 80054ac:	d4e4      	bmi.n	8005478 <_fflush_r+0xc>
 80054ae:	89a3      	ldrh	r3, [r4, #12]
 80054b0:	059b      	lsls	r3, r3, #22
 80054b2:	d4e1      	bmi.n	8005478 <_fflush_r+0xc>
 80054b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054b6:	f7ff fb8b 	bl	8004bd0 <__retarget_lock_release_recursive>
 80054ba:	e7dd      	b.n	8005478 <_fflush_r+0xc>

080054bc <__swhatbuf_r>:
 80054bc:	b570      	push	{r4, r5, r6, lr}
 80054be:	460c      	mov	r4, r1
 80054c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054c4:	2900      	cmp	r1, #0
 80054c6:	b096      	sub	sp, #88	@ 0x58
 80054c8:	4615      	mov	r5, r2
 80054ca:	461e      	mov	r6, r3
 80054cc:	da0d      	bge.n	80054ea <__swhatbuf_r+0x2e>
 80054ce:	89a3      	ldrh	r3, [r4, #12]
 80054d0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80054d4:	f04f 0100 	mov.w	r1, #0
 80054d8:	bf14      	ite	ne
 80054da:	2340      	movne	r3, #64	@ 0x40
 80054dc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80054e0:	2000      	movs	r0, #0
 80054e2:	6031      	str	r1, [r6, #0]
 80054e4:	602b      	str	r3, [r5, #0]
 80054e6:	b016      	add	sp, #88	@ 0x58
 80054e8:	bd70      	pop	{r4, r5, r6, pc}
 80054ea:	466a      	mov	r2, sp
 80054ec:	f000 f848 	bl	8005580 <_fstat_r>
 80054f0:	2800      	cmp	r0, #0
 80054f2:	dbec      	blt.n	80054ce <__swhatbuf_r+0x12>
 80054f4:	9901      	ldr	r1, [sp, #4]
 80054f6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80054fa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80054fe:	4259      	negs	r1, r3
 8005500:	4159      	adcs	r1, r3
 8005502:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005506:	e7eb      	b.n	80054e0 <__swhatbuf_r+0x24>

08005508 <__smakebuf_r>:
 8005508:	898b      	ldrh	r3, [r1, #12]
 800550a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800550c:	079d      	lsls	r5, r3, #30
 800550e:	4606      	mov	r6, r0
 8005510:	460c      	mov	r4, r1
 8005512:	d507      	bpl.n	8005524 <__smakebuf_r+0x1c>
 8005514:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005518:	6023      	str	r3, [r4, #0]
 800551a:	6123      	str	r3, [r4, #16]
 800551c:	2301      	movs	r3, #1
 800551e:	6163      	str	r3, [r4, #20]
 8005520:	b003      	add	sp, #12
 8005522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005524:	ab01      	add	r3, sp, #4
 8005526:	466a      	mov	r2, sp
 8005528:	f7ff ffc8 	bl	80054bc <__swhatbuf_r>
 800552c:	9f00      	ldr	r7, [sp, #0]
 800552e:	4605      	mov	r5, r0
 8005530:	4639      	mov	r1, r7
 8005532:	4630      	mov	r0, r6
 8005534:	f7ff fbba 	bl	8004cac <_malloc_r>
 8005538:	b948      	cbnz	r0, 800554e <__smakebuf_r+0x46>
 800553a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800553e:	059a      	lsls	r2, r3, #22
 8005540:	d4ee      	bmi.n	8005520 <__smakebuf_r+0x18>
 8005542:	f023 0303 	bic.w	r3, r3, #3
 8005546:	f043 0302 	orr.w	r3, r3, #2
 800554a:	81a3      	strh	r3, [r4, #12]
 800554c:	e7e2      	b.n	8005514 <__smakebuf_r+0xc>
 800554e:	89a3      	ldrh	r3, [r4, #12]
 8005550:	6020      	str	r0, [r4, #0]
 8005552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005556:	81a3      	strh	r3, [r4, #12]
 8005558:	9b01      	ldr	r3, [sp, #4]
 800555a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800555e:	b15b      	cbz	r3, 8005578 <__smakebuf_r+0x70>
 8005560:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005564:	4630      	mov	r0, r6
 8005566:	f000 f81d 	bl	80055a4 <_isatty_r>
 800556a:	b128      	cbz	r0, 8005578 <__smakebuf_r+0x70>
 800556c:	89a3      	ldrh	r3, [r4, #12]
 800556e:	f023 0303 	bic.w	r3, r3, #3
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	81a3      	strh	r3, [r4, #12]
 8005578:	89a3      	ldrh	r3, [r4, #12]
 800557a:	431d      	orrs	r5, r3
 800557c:	81a5      	strh	r5, [r4, #12]
 800557e:	e7cf      	b.n	8005520 <__smakebuf_r+0x18>

08005580 <_fstat_r>:
 8005580:	b538      	push	{r3, r4, r5, lr}
 8005582:	4d07      	ldr	r5, [pc, #28]	@ (80055a0 <_fstat_r+0x20>)
 8005584:	2300      	movs	r3, #0
 8005586:	4604      	mov	r4, r0
 8005588:	4608      	mov	r0, r1
 800558a:	4611      	mov	r1, r2
 800558c:	602b      	str	r3, [r5, #0]
 800558e:	f7fc fb74 	bl	8001c7a <_fstat>
 8005592:	1c43      	adds	r3, r0, #1
 8005594:	d102      	bne.n	800559c <_fstat_r+0x1c>
 8005596:	682b      	ldr	r3, [r5, #0]
 8005598:	b103      	cbz	r3, 800559c <_fstat_r+0x1c>
 800559a:	6023      	str	r3, [r4, #0]
 800559c:	bd38      	pop	{r3, r4, r5, pc}
 800559e:	bf00      	nop
 80055a0:	20000848 	.word	0x20000848

080055a4 <_isatty_r>:
 80055a4:	b538      	push	{r3, r4, r5, lr}
 80055a6:	4d06      	ldr	r5, [pc, #24]	@ (80055c0 <_isatty_r+0x1c>)
 80055a8:	2300      	movs	r3, #0
 80055aa:	4604      	mov	r4, r0
 80055ac:	4608      	mov	r0, r1
 80055ae:	602b      	str	r3, [r5, #0]
 80055b0:	f7fc fb73 	bl	8001c9a <_isatty>
 80055b4:	1c43      	adds	r3, r0, #1
 80055b6:	d102      	bne.n	80055be <_isatty_r+0x1a>
 80055b8:	682b      	ldr	r3, [r5, #0]
 80055ba:	b103      	cbz	r3, 80055be <_isatty_r+0x1a>
 80055bc:	6023      	str	r3, [r4, #0]
 80055be:	bd38      	pop	{r3, r4, r5, pc}
 80055c0:	20000848 	.word	0x20000848

080055c4 <_sbrk_r>:
 80055c4:	b538      	push	{r3, r4, r5, lr}
 80055c6:	4d06      	ldr	r5, [pc, #24]	@ (80055e0 <_sbrk_r+0x1c>)
 80055c8:	2300      	movs	r3, #0
 80055ca:	4604      	mov	r4, r0
 80055cc:	4608      	mov	r0, r1
 80055ce:	602b      	str	r3, [r5, #0]
 80055d0:	f7fc fb7c 	bl	8001ccc <_sbrk>
 80055d4:	1c43      	adds	r3, r0, #1
 80055d6:	d102      	bne.n	80055de <_sbrk_r+0x1a>
 80055d8:	682b      	ldr	r3, [r5, #0]
 80055da:	b103      	cbz	r3, 80055de <_sbrk_r+0x1a>
 80055dc:	6023      	str	r3, [r4, #0]
 80055de:	bd38      	pop	{r3, r4, r5, pc}
 80055e0:	20000848 	.word	0x20000848

080055e4 <_init>:
 80055e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055e6:	bf00      	nop
 80055e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ea:	bc08      	pop	{r3}
 80055ec:	469e      	mov	lr, r3
 80055ee:	4770      	bx	lr

080055f0 <_fini>:
 80055f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055f2:	bf00      	nop
 80055f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055f6:	bc08      	pop	{r3}
 80055f8:	469e      	mov	lr, r3
 80055fa:	4770      	bx	lr
