Analysis & Synthesis report for raton
Fri Nov 22 11:05:18 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 11. State Machine - |matriz|control_motor:inst89|fstate
 12. State Machine - |matriz|control:inst25|fstate
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: pll:inst81|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: contador_180_grados:inst95
 20. Parameter Settings for User Entity Instance: ComparadorD:inst101
 21. Parameter Settings for User Entity Instance: adc:inst88|adc_adc_mega_0:adc_mega_0
 22. Parameter Settings for User Entity Instance: adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 23. Parameter Settings for User Entity Instance: ComparadorI:inst100
 24. Parameter Settings for User Entity Instance: contador_90_grados:inst93
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. altpll Parameter Settings by Entity Instance
 27. SignalTap II Logic Analyzer Settings
 28. Elapsed Time Per Partition
 29. Connections to In-System Debugging Instance "auto_signaltap_0"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 22 11:05:18 2024      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; raton                                      ;
; Top-level Entity Name              ; matriz                                     ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,455                                      ;
;     Total combinational functions  ; 1,951                                      ;
;     Dedicated logic registers      ; 1,124                                      ;
; Total registers                    ; 1124                                       ;
; Total pins                         ; 137                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 135,168                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; matriz             ; raton              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+---------+
; antirebote.vhd                   ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/antirebote.vhd             ;         ;
; altera_up_avalon_adv_adc.v       ; yes             ; User Verilog HDL File                    ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/altera_up_avalon_adv_adc.v ;         ;
; adc_adc_mega_0.v                 ; yes             ; User Verilog HDL File                    ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/adc_adc_mega_0.v           ;         ;
; adc.vhd                          ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/adc.vhd                    ;         ;
; control_motor.vhd                ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/control_motor.vhd          ;         ;
; decoder4to16.vhd                 ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/decoder4to16.vhd           ;         ;
; compara_vecinos.vhd              ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/compara_vecinos.vhd        ;         ;
; casillero.vhd                    ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/casillero.vhd              ;         ;
; tristate_control.vhd             ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/tristate_control.vhd       ;         ;
; F.vhd                            ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/F.vhd                      ;         ;
; cero.vhd                         ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/cero.vhd                   ;         ;
; actualiza_actual.vhd             ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/actualiza_actual.vhd       ;         ;
; genera_accion.vhd                ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/genera_accion.vhd          ;         ;
; sentido.vhd                      ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/sentido.vhd                ;         ;
; accion.vhd                       ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/accion.vhd                 ;         ;
; genera_direcciones.vhd           ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/genera_direcciones.vhd     ;         ;
; actualiza_muro.vhd               ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/actualiza_muro.vhd         ;         ;
; uno_o_passthrough.vhd            ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/uno_o_passthrough.vhd      ;         ;
; control.vhd                      ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/control.vhd                ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File               ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/pll.vhd                    ;         ;
; contador_90_grados.vhd           ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/contador_90_grados.vhd     ;         ;
; contador_180_grados.vhd          ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/contador_180_grados.vhd    ;         ;
; muros_actual.vhd                 ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/muros_actual.vhd           ;         ;
; ComparadorD.vhd                  ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/ComparadorD.vhd            ;         ;
; ComparadorI.vhd                  ; yes             ; User VHDL File                           ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/ComparadorI.vhd            ;         ;
; matriz.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/matriz.bdf                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altpll.tdf                         ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/aglobal131.inc                     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/stratix_pll.inc                    ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/stratixii_pll.inc                  ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/pll_altpll.v            ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_ela_control.vhd                ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_constant.inc                   ;         ;
; dffeea.inc                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/dffeea.inc                         ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_l124.tdf           ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/altsyncram_l124.tdf     ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altdpram.tdf                       ;         ;
; memmodes.inc                     ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/others/maxplus2/memmodes.inc                     ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/a_hdffe.inc                        ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altsyncram.inc                     ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_mux.tdf                        ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/muxlut.inc                         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/bypassff.inc                       ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/altshift.inc                       ;         ;
; db/mux_tsc.tdf                   ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/mux_tsc.tdf             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_decode.tdf                     ;         ;
; declut.inc                       ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/declut.inc                         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_compare.inc                    ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/decode_dvf.tdf          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_counter.tdf                    ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/cmpconst.inc                       ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/lpm_counter.inc                    ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; f:/altera/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;         ;
; db/cntr_vgi.tdf                  ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/cntr_vgi.tdf            ;         ;
; db/cmpr_sgc.tdf                  ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/cmpr_sgc.tdf            ;         ;
; db/cntr_m9j.tdf                  ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/cntr_m9j.tdf            ;         ;
; db/cntr_ggi.tdf                  ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/cntr_ggi.tdf            ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/cmpr_rgc.tdf            ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/cntr_23j.tdf            ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction              ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/db/cmpr_ngc.tdf            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_hub.vhd                        ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                   ; f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;         ;
+----------------------------------+-----------------+------------------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,455                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 1951                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 1058                                                                          ;
;     -- 3 input functions                    ; 532                                                                           ;
;     -- <=2 input functions                  ; 361                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 1824                                                                          ;
;     -- arithmetic mode                      ; 127                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 1124                                                                          ;
;     -- Dedicated logic registers            ; 1124                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 137                                                                           ;
; Total memory bits                           ; 135168                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; pll:inst81|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 587                                                                           ;
; Total fan-out                               ; 11172                                                                         ;
; Average fan-out                             ; 3.29                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |matriz                                                                                                 ; 1951 (3)          ; 1124 (0)     ; 135168      ; 0            ; 0       ; 0         ; 137  ; 0            ; |matriz                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |ComparadorD:inst101|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|ComparadorD:inst101                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |ComparadorI:inst100|                                                                                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|ComparadorI:inst100                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |accion:inst22|                                                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|accion:inst22                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |actualiza_actual:inst90|                                                                            ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|actualiza_actual:inst90                                                                                                                                                                                                                                                                                                              ; work         ;
;    |actualiza_muro:inst107|                                                                             ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|actualiza_muro:inst107                                                                                                                                                                                                                                                                                                               ; work         ;
;    |adc:inst88|                                                                                         ; 78 (0)            ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|adc:inst88                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |adc_adc_mega_0:adc_mega_0|                                                                       ; 78 (26)           ; 90 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altera_up_avalon_adv_adc:ADC_CTRL|                                                            ; 52 (52)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                                                               ; work         ;
;    |antirebote:inst20|                                                                                  ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|antirebote:inst20                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |antirebote:inst24|                                                                                  ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|antirebote:inst24                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |casillero:inst0|                                                                                    ; 47 (47)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst0                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst10|                                                                                   ; 64 (64)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst10                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |casillero:inst11|                                                                                   ; 44 (44)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst11                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |casillero:inst12|                                                                                   ; 45 (45)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst12                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |casillero:inst13|                                                                                   ; 62 (62)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst13                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |casillero:inst14|                                                                                   ; 43 (43)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst14                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |casillero:inst1|                                                                                    ; 64 (64)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst1                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst2|                                                                                    ; 64 (64)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst2                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst3|                                                                                    ; 44 (44)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst3                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst4|                                                                                    ; 63 (63)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst4                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst5|                                                                                    ; 64 (64)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst5                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst6|                                                                                    ; 63 (63)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst6                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst7|                                                                                    ; 63 (63)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst7                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst8|                                                                                    ; 61 (61)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst8                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |casillero:inst9|                                                                                    ; 64 (64)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|casillero:inst9                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |compara_vecinos:inst15|                                                                             ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|compara_vecinos:inst15                                                                                                                                                                                                                                                                                                               ; work         ;
;    |contador_180_grados:inst95|                                                                         ; 18 (18)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|contador_180_grados:inst95                                                                                                                                                                                                                                                                                                           ; work         ;
;    |contador_90_grados:inst93|                                                                          ; 17 (17)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|contador_90_grados:inst93                                                                                                                                                                                                                                                                                                            ; work         ;
;    |control:inst25|                                                                                     ; 5 (5)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|control:inst25                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |control_motor:inst89|                                                                               ; 21 (21)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|control_motor:inst89                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |decoder4to16:inst|                                                                                  ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|decoder4to16:inst                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |genera_accion:inst92|                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|genera_accion:inst92                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |genera_direcciones:inst99|                                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|genera_direcciones:inst99                                                                                                                                                                                                                                                                                                            ; work         ;
;    |muros_actual:inst23|                                                                                ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|muros_actual:inst23                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |pll:inst81|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|pll:inst81                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|pll:inst81|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; work         ;
;          |pll_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|pll:inst81|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                         ; work         ;
;    |sentido:inst21|                                                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sentido:inst21                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 463 (1)           ; 765 (66)     ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 462 (0)           ; 699 (0)      ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 462 (88)          ; 699 (216)    ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_l124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 135168      ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 94 (94)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 79 (1)            ; 181 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 66 (0)            ; 165 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 99 (99)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 66 (0)            ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 12 (12)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 124 (11)          ; 107 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_vgi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |tristate_control:inst16|                                                                            ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|tristate_control:inst16                                                                                                                                                                                                                                                                                                              ; work         ;
;    |tristate_control:inst17|                                                                            ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|tristate_control:inst17                                                                                                                                                                                                                                                                                                              ; work         ;
;    |tristate_control:inst18|                                                                            ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|tristate_control:inst18                                                                                                                                                                                                                                                                                                              ; work         ;
;    |tristate_control:inst19|                                                                            ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|tristate_control:inst19                                                                                                                                                                                                                                                                                                              ; work         ;
;    |uno_o_passthrough:inst75|                                                                           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|uno_o_passthrough:inst75                                                                                                                                                                                                                                                                                                             ; work         ;
;    |uno_o_passthrough:inst76|                                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|uno_o_passthrough:inst76                                                                                                                                                                                                                                                                                                             ; work         ;
;    |uno_o_passthrough:inst77|                                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|uno_o_passthrough:inst77                                                                                                                                                                                                                                                                                                             ; work         ;
;    |uno_o_passthrough:inst78|                                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |matriz|uno_o_passthrough:inst78                                                                                                                                                                                                                                                                                                             ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 33           ; 4096         ; 33           ; 135168 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File                                           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |matriz|pll:inst81 ; F:/Ayudantias/TYDD2_2024/Laberinto/laberinto_todo/pll.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                              ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+
; Name                 ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ; currState.pauseState ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+
; currState.resetState ; 0                   ; 0                    ; 0                   ; 0                    ; 0                    ;
; currState.waitState  ; 0                   ; 0                    ; 1                   ; 1                    ; 0                    ;
; currState.transState ; 0                   ; 1                    ; 0                   ; 1                    ; 0                    ;
; currState.doneState  ; 1                   ; 0                    ; 0                   ; 1                    ; 0                    ;
; currState.pauseState ; 0                   ; 0                    ; 0                   ; 1                    ; 1                    ;
+----------------------+---------------------+----------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |matriz|control_motor:inst89|fstate                                                                                                      ;
+---------------------+-------------+------------------+------------------+--------------------+---------------------+--------------------+----------------+
; Name                ; fstate.GANO ; fstate.Der_Cerca ; fstate.Izq_Cerca ; fstate.Gira_Izq_90 ; fstate.Gira_Der_180 ; fstate.Gira_Der_90 ; fstate.Derecho ;
+---------------------+-------------+------------------+------------------+--------------------+---------------------+--------------------+----------------+
; fstate.Derecho      ; 0           ; 0                ; 0                ; 0                  ; 0                   ; 0                  ; 0              ;
; fstate.Gira_Der_90  ; 0           ; 0                ; 0                ; 0                  ; 0                   ; 1                  ; 1              ;
; fstate.Gira_Der_180 ; 0           ; 0                ; 0                ; 0                  ; 1                   ; 0                  ; 1              ;
; fstate.Gira_Izq_90  ; 0           ; 0                ; 0                ; 1                  ; 0                   ; 0                  ; 1              ;
; fstate.Izq_Cerca    ; 0           ; 0                ; 1                ; 0                  ; 0                   ; 0                  ; 1              ;
; fstate.Der_Cerca    ; 0           ; 1                ; 0                ; 0                  ; 0                   ; 0                  ; 1              ;
; fstate.GANO         ; 1           ; 0                ; 0                ; 0                  ; 0                   ; 0                  ; 1              ;
+---------------------+-------------+------------------+------------------+--------------------+---------------------+--------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |matriz|control:inst25|fstate                                                                                                            ;
+-----------------------+---------------+---------------+----------------------+--------------------+--------------+-----------------------+---------------+
; Name                  ; fstate.choca2 ; fstate.choca1 ; fstate.Decide_Accion ; fstate.Actual_sent ; fstate.Choca ; fstate.Actualiza_Posc ; fstate.Avanza ;
+-----------------------+---------------+---------------+----------------------+--------------------+--------------+-----------------------+---------------+
; fstate.Avanza         ; 0             ; 0             ; 0                    ; 0                  ; 0            ; 0                     ; 0             ;
; fstate.Actualiza_Posc ; 0             ; 0             ; 0                    ; 0                  ; 0            ; 1                     ; 1             ;
; fstate.Choca          ; 0             ; 0             ; 0                    ; 0                  ; 1            ; 0                     ; 1             ;
; fstate.Actual_sent    ; 0             ; 0             ; 0                    ; 1                  ; 0            ; 0                     ; 1             ;
; fstate.Decide_Accion  ; 0             ; 0             ; 1                    ; 0                  ; 0            ; 0                     ; 1             ;
; fstate.choca1         ; 0             ; 1             ; 0                    ; 0                  ; 0            ; 0                     ; 1             ;
; fstate.choca2         ; 1             ; 0             ; 0                    ; 0                  ; 0            ; 0                     ; 1             ;
+-----------------------+---------------+---------------+----------------------+--------------------+--------------+-----------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; ComparadorI:inst100|valor_entrada[9]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[10]               ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[11]               ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[7]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[8]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[5]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[6]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[1]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[2]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[3]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[4]                ; El_reset                         ; yes                    ;
; ComparadorI:inst100|valor_entrada[0]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[8]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[9]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[10]               ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[11]               ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[6]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[7]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[4]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[5]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[3]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[1]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[2]                ; El_reset                         ; yes                    ;
; ComparadorD:inst101|valor_entrada[0]                ; El_reset                         ; yes                    ;
; compara_vecinos:inst15|sentido_nw[1]                ; compara_vecinos:inst15|process_0 ; yes                    ;
; compara_vecinos:inst15|sentido_nw[0]                ; compara_vecinos:inst15|process_0 ; yes                    ;
; genera_accion:inst92|accion[1]                      ; VCC                              ; yes                    ;
; genera_accion:inst92|accion[0]                      ; VCC                              ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                      ; Reason for Removal                     ;
+------------------------------------------------------------------------------------+----------------------------------------+
; pll:inst81|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync         ; Stuck at VCC due to stuck port data_in ;
; adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2 ; Lost fanout                            ;
; adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3 ; Lost fanout                            ;
; contador_90_grados:inst93|cnt[12]                                                  ; Lost fanout                            ;
; Total Number of Removed Registers = 4                                              ;                                        ;
+------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1124  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 506   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 502   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                              ; 2       ;
; adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                              ; 2       ;
; adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]                                                                                              ; 2       ;
; sentido:inst21|sentido_reg[0]                                                                                                                                                  ; 11      ;
; casillero:inst10|registro[3]                                                                                                                                                   ; 19      ;
; casillero:inst10|registro[2]                                                                                                                                                   ; 15      ;
; casillero:inst11|registro[3]                                                                                                                                                   ; 10      ;
; casillero:inst11|registro[2]                                                                                                                                                   ; 9       ;
; casillero:inst12|registro[3]                                                                                                                                                   ; 10      ;
; casillero:inst12|registro[2]                                                                                                                                                   ; 9       ;
; casillero:inst13|registro[3]                                                                                                                                                   ; 14      ;
; casillero:inst13|registro[2]                                                                                                                                                   ; 12      ;
; casillero:inst6|registro[3]                                                                                                                                                    ; 14      ;
; casillero:inst5|registro[3]                                                                                                                                                    ; 15      ;
; casillero:inst4|registro[3]                                                                                                                                                    ; 11      ;
; casillero:inst7|registro[3]                                                                                                                                                    ; 15      ;
; casillero:inst1|registro[3]                                                                                                                                                    ; 10      ;
; casillero:inst2|registro[3]                                                                                                                                                    ; 10      ;
; casillero:inst0|registro[3]                                                                                                                                                    ; 10      ;
; casillero:inst3|registro[3]                                                                                                                                                    ; 13      ;
; casillero:inst14|registro[3]                                                                                                                                                   ; 8       ;
; casillero:inst9|registro[3]                                                                                                                                                    ; 17      ;
; casillero:inst8|registro[3]                                                                                                                                                    ; 11      ;
; casillero:inst6|registro[2]                                                                                                                                                    ; 11      ;
; casillero:inst4|registro[2]                                                                                                                                                    ; 10      ;
; casillero:inst5|registro[2]                                                                                                                                                    ; 11      ;
; casillero:inst7|registro[2]                                                                                                                                                    ; 12      ;
; casillero:inst1|registro[2]                                                                                                                                                    ; 10      ;
; casillero:inst0|registro[2]                                                                                                                                                    ; 9       ;
; casillero:inst2|registro[2]                                                                                                                                                    ; 10      ;
; casillero:inst3|registro[2]                                                                                                                                                    ; 13      ;
; casillero:inst14|registro[2]                                                                                                                                                   ; 7       ;
; casillero:inst9|registro[2]                                                                                                                                                    ; 11      ;
; casillero:inst8|registro[2]                                                                                                                                                    ; 12      ;
; adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                    ; 6       ;
; accion:inst22|accion_out[1]                                                                                                                                                    ; 6       ;
; accion:inst22|accion_out[0]                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 54                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|CH1[1]                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |matriz|adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst12|min_value[3]                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst10|min_value[1]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst11|min_value[2]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst12|min_value[0]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst13|min_value[3]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst13|min_value[1]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst0|min_value[3]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst0|min_value[1]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst1|min_value[2]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst1|min_value[0]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst2|min_value[2]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst2|min_value[1]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst3|min_value[3]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst3|min_value[0]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst4|min_value[2]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst4|min_value[1]                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst5|min_value[3]                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst6|min_value[0]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst7|min_value[2]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst7|min_value[0]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst8|min_value[3]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst8|min_value[1]                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst9|min_value[0]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |matriz|casillero:inst14|min_value[2]                                                                         ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |matriz|muros_actual:inst23|Mux0                                                                              ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |matriz|tristate_control:inst18|Mux0                                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |matriz|tristate_control:inst17|Mux0                                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |matriz|tristate_control:inst16|Mux0                                                                          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |matriz|tristate_control:inst19|Mux0                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |matriz|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst81|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 50                    ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 2500                  ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 8100                  ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 80                    ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contador_180_grados:inst95 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; bits           ; 13    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ComparadorD:inst101 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; valor          ; 201   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:inst88|adc_adc_mega_0:adc_mega_0 ;
+----------------+------------+-----------------------------------------------------+
; Parameter Name ; Value      ; Type                                                ;
+----------------+------------+-----------------------------------------------------+
; tsclk          ; 16         ; Signed Integer                                      ;
; numch          ; 8          ; Signed Integer                                      ;
; board          ; DE0-Nano   ; String                                              ;
; board_rev      ; Autodetect ; String                                              ;
; max10pllmultby ; 1          ; Signed Integer                                      ;
; max10plldivby  ; 1          ; Signed Integer                                      ;
+----------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+--------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                           ;
+-----------------------+------------+--------------------------------------------------------------------------------+
; T_SCLK                ; 16         ; Signed Integer                                                                 ;
; NUM_CH                ; 8          ; Signed Integer                                                                 ;
; BOARD                 ; DE0-Nano   ; String                                                                         ;
; BOARD_REV             ; Autodetect ; String                                                                         ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                                                 ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                 ;
+-----------------------+------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ComparadorI:inst100 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; valor          ; 415   ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contador_90_grados:inst93 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bits           ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                  ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                         ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                     ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 33                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 33                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                            ; Signed Integer ;
; sld_node_crc_hiword                             ; 3018                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 39501                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                             ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 125                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll:inst81|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 33                  ; 33               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                           ;
+---------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------+---------+
; Name          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                             ; Details ;
+---------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------+---------+
; Ab[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst77|out_bits[0]~1                                        ; N/A     ;
; Ab[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst77|out_bits[0]~1                                        ; N/A     ;
; Ab[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst77|out_bits[1]~3                                        ; N/A     ;
; Ab[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst77|out_bits[1]~3                                        ; N/A     ;
; Ab[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst77|out_bits[2]~2                                        ; N/A     ;
; Ab[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst77|out_bits[2]~2                                        ; N/A     ;
; Ab[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst77|out_bits[3]~0                                        ; N/A     ;
; Ab[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst77|out_bits[3]~0                                        ; N/A     ;
; Ad[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst76|out_bits[0]~1                                        ; N/A     ;
; Ad[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst76|out_bits[0]~1                                        ; N/A     ;
; Ad[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst76|out_bits[1]~3                                        ; N/A     ;
; Ad[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst76|out_bits[1]~3                                        ; N/A     ;
; Ad[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst76|out_bits[2]~2                                        ; N/A     ;
; Ad[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst76|out_bits[2]~2                                        ; N/A     ;
; Ad[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst76|out_bits[3]~0                                        ; N/A     ;
; Ad[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst76|out_bits[3]~0                                        ; N/A     ;
; Ar[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst75|out_bits[0]~4                                        ; N/A     ;
; Ar[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst75|out_bits[0]~4                                        ; N/A     ;
; Ar[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst75|out_bits[1]~3                                        ; N/A     ;
; Ar[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst75|out_bits[1]~3                                        ; N/A     ;
; Ar[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst75|out_bits[2]~2                                        ; N/A     ;
; Ar[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst75|out_bits[2]~2                                        ; N/A     ;
; Ar[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst75|out_bits[3]~5                                        ; N/A     ;
; Ar[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst75|out_bits[3]~5                                        ; N/A     ;
; At[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst78|out_bits[0]~4                                        ; N/A     ;
; At[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst78|out_bits[0]~4                                        ; N/A     ;
; At[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst78|out_bits[1]~6                                        ; N/A     ;
; At[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst78|out_bits[1]~6                                        ; N/A     ;
; At[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst78|out_bits[2]~5                                        ; N/A     ;
; At[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst78|out_bits[2]~5                                        ; N/A     ;
; At[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst78|out_bits[3]~7                                        ; N/A     ;
; At[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; uno_o_passthrough:inst78|out_bits[3]~7                                        ; N/A     ;
; H[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|fstate.Gira_Der_180                                      ; N/A     ;
; H[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|fstate.Gira_Der_180                                      ; N/A     ;
; H[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|H[1]                                                     ; N/A     ;
; H[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|H[1]                                                     ; N/A     ;
; MD[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|WideOr7                                                  ; N/A     ;
; MD[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|WideOr7                                                  ; N/A     ;
; MD[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|WideOr6                                                  ; N/A     ;
; MD[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|WideOr6                                                  ; N/A     ;
; MI[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|WideOr8~_wirecell                                        ; N/A     ;
; MI[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|WideOr8~_wirecell                                        ; N/A     ;
; MI[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|WideOr7~0_wirecell                                       ; N/A     ;
; MI[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control_motor:inst89|WideOr7~0_wirecell                                       ; N/A     ;
; accion_out[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; accion:inst22|accion_out[0]~_wirecell                                         ; N/A     ;
; accion_out[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; accion:inst22|accion_out[0]~_wirecell                                         ; N/A     ;
; accion_out[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; accion:inst22|accion_out[1]~_wirecell                                         ; N/A     ;
; accion_out[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; accion:inst22|accion_out[1]~_wirecell                                         ; N/A     ;
; actual[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; actualiza_actual:inst90|actual[0]                                             ; N/A     ;
; actual[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; actualiza_actual:inst90|actual[0]                                             ; N/A     ;
; actual[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; actualiza_actual:inst90|actual[1]                                             ; N/A     ;
; actual[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; actualiza_actual:inst90|actual[1]                                             ; N/A     ;
; actual[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; actualiza_actual:inst90|actual[2]                                             ; N/A     ;
; actual[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; actualiza_actual:inst90|actual[2]                                             ; N/A     ;
; actual[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; actualiza_actual:inst90|actual[3]                                             ; N/A     ;
; actual[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; actualiza_actual:inst90|actual[3]                                             ; N/A     ;
; c2            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll:inst81|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; N/A     ;
; fin           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst80                                                                        ; N/A     ;
; fin           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst80                                                                        ; N/A     ;
; sentido[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sentido:inst21|sentido_reg[0]~_wirecell                                       ; N/A     ;
; sentido[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sentido:inst21|sentido_reg[0]~_wirecell                                       ; N/A     ;
; sentido[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sentido:inst21|sentido_reg[1]                                                 ; N/A     ;
; sentido[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sentido:inst21|sentido_reg[1]                                                 ; N/A     ;
; sentido_nw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; compara_vecinos:inst15|sentido_nw[0]                                          ; N/A     ;
; sentido_nw[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; compara_vecinos:inst15|sentido_nw[0]                                          ; N/A     ;
; sentido_nw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; compara_vecinos:inst15|sentido_nw[1]                                          ; N/A     ;
; sentido_nw[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; compara_vecinos:inst15|sentido_nw[1]                                          ; N/A     ;
+---------------+---------------+-----------+----------------+-------------------+-------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Nov 22 11:05:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off raton -c raton
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file antirebote.vhd
    Info (12022): Found design unit 1: antirebote-Behavioral
    Info (12023): Found entity 1: antirebote
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: Comparador-Behavioral
    Info (12023): Found entity 1: Comparador
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc
Info (12021): Found 1 design units, including 1 entities, in source file adc_adc_mega_0.v
    Info (12023): Found entity 1: adc_adc_mega_0
Info (12021): Found 2 design units, including 1 entities, in source file adc.vhd
    Info (12022): Found design unit 1: adc-rtl
    Info (12023): Found entity 1: adc
Info (12021): Found 2 design units, including 1 entities, in source file control_motor.vhd
    Info (12022): Found design unit 1: control_motor-BEHAVIOR
    Info (12023): Found entity 1: control_motor
Info (12021): Found 2 design units, including 1 entities, in source file decoder4to16.vhd
    Info (12022): Found design unit 1: decoder4to16-Behavioral
    Info (12023): Found entity 1: decoder4to16
Info (12021): Found 2 design units, including 1 entities, in source file compara_vecinos.vhd
    Info (12022): Found design unit 1: compara_vecinos-Behavioral
    Info (12023): Found entity 1: compara_vecinos
Info (12021): Found 2 design units, including 1 entities, in source file casillero.vhd
    Info (12022): Found design unit 1: casillero-Behavioral
    Info (12023): Found entity 1: casillero
Info (12021): Found 2 design units, including 1 entities, in source file tristate_control.vhd
    Info (12022): Found design unit 1: tristate_control-Behavioral
    Info (12023): Found entity 1: tristate_control
Info (12021): Found 2 design units, including 1 entities, in source file motor_control.vhd
    Info (12022): Found design unit 1: motor_control-Behavioral
    Info (12023): Found entity 1: motor_control
Info (12021): Found 2 design units, including 1 entities, in source file demux_1_to_16.vhd
    Info (12022): Found design unit 1: demux_1_to_16-Behavioral
    Info (12023): Found entity 1: demux_1_to_16
Info (12021): Found 2 design units, including 1 entities, in source file f.vhd
    Info (12022): Found design unit 1: F-Behavioral
    Info (12023): Found entity 1: F
Info (12021): Found 2 design units, including 1 entities, in source file cero.vhd
    Info (12022): Found design unit 1: cero-Behavioral
    Info (12023): Found entity 1: cero
Info (12021): Found 2 design units, including 1 entities, in source file actualiza_actual.vhd
    Info (12022): Found design unit 1: actualiza_actual-Behavioral
    Info (12023): Found entity 1: actualiza_actual
Info (12021): Found 2 design units, including 1 entities, in source file genera_accion.vhd
    Info (12022): Found design unit 1: genera_accion-Behavioral
    Info (12023): Found entity 1: genera_accion
Info (12021): Found 2 design units, including 1 entities, in source file sentido.vhd
    Info (12022): Found design unit 1: sentido-Behavioral
    Info (12023): Found entity 1: sentido
Info (12021): Found 2 design units, including 1 entities, in source file accion.vhd
    Info (12022): Found design unit 1: accion-Behavioral
    Info (12023): Found entity 1: accion
Info (12021): Found 2 design units, including 1 entities, in source file genera_direcciones.vhd
    Info (12022): Found design unit 1: genera_direcciones-Behavioral
    Info (12023): Found entity 1: genera_direcciones
Info (12021): Found 2 design units, including 1 entities, in source file actualiza_muro.vhd
    Info (12022): Found design unit 1: actualiza_muro-Behavioral
    Info (12023): Found entity 1: actualiza_muro
Info (12021): Found 2 design units, including 1 entities, in source file uno_o_passthrough.vhd
    Info (12022): Found design unit 1: uno_o_passthrough-Behavioral
    Info (12023): Found entity 1: uno_o_passthrough
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-BEHAVIOR
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file contador_n_bits.vhd
    Info (12022): Found design unit 1: contador_n_bits-rtl
    Info (12023): Found entity 1: contador_n_bits
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file contador_90_grados.vhd
    Info (12022): Found design unit 1: contador_90_grados-rtl
    Info (12023): Found entity 1: contador_90_grados
Info (12021): Found 2 design units, including 1 entities, in source file contador_180_grados.vhd
    Info (12022): Found design unit 1: contador_180_grados-rtl
    Info (12023): Found entity 1: contador_180_grados
Info (12021): Found 2 design units, including 1 entities, in source file muros_actual.vhd
    Info (12022): Found design unit 1: muros_actual-Behavioral
    Info (12023): Found entity 1: muros_actual
Info (12021): Found 2 design units, including 1 entities, in source file comparadord.vhd
    Info (12022): Found design unit 1: ComparadorD-Behavioral
    Info (12023): Found entity 1: ComparadorD
Info (12021): Found 2 design units, including 1 entities, in source file comparadori.vhd
    Info (12022): Found design unit 1: ComparadorI-Behavioral
    Info (12023): Found entity 1: ComparadorI
Warning (12125): Using design file matriz.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: matriz
Info (12127): Elaborating entity "matriz" for the top level hierarchy
Warning (275083): Bus "muros10[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "muros11[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "muros12[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "muros13[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "muros10[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "muros11[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "muros11[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "muros12[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "muros13[3..0]" found using same base name as "muros1", which might lead to a name conflict.
Warning (275083): Bus "input_10[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_11[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_12[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_13[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "input_1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_1[3..0]" to "input_13..0"
Warning (275080): Converted elements in bus name "input_10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_10[3..0]" to "input_103..0"
Warning (275080): Converted elements in bus name "input_11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_11[3..0]" to "input_113..0"
Warning (275080): Converted elements in bus name "input_12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_12[3..0]" to "input_123..0"
Warning (275080): Converted elements in bus name "input_13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_13[3..0]" to "input_133..0"
Warning (275083): Bus "input_10[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_11[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_12[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_13[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "input_1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_1[3..0]" to "input_13..0"
Warning (275080): Converted elements in bus name "input_10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_10[3..0]" to "input_103..0"
Warning (275080): Converted elements in bus name "input_11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_11[3..0]" to "input_113..0"
Warning (275080): Converted elements in bus name "input_12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_12[3..0]" to "input_123..0"
Warning (275080): Converted elements in bus name "input_13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_13[3..0]" to "input_133..0"
Warning (275083): Bus "input_10[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_11[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_12[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_13[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "input_1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_1[3..0]" to "input_13..0"
Warning (275080): Converted elements in bus name "input_10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_10[3..0]" to "input_103..0"
Warning (275080): Converted elements in bus name "input_11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_11[3..0]" to "input_113..0"
Warning (275080): Converted elements in bus name "input_12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_12[3..0]" to "input_123..0"
Warning (275080): Converted elements in bus name "input_13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_13[3..0]" to "input_133..0"
Warning (275083): Bus "input_10[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_11[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_12[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_13[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "input_1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_1[3..0]" to "input_13..0"
Warning (275080): Converted elements in bus name "input_10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_10[3..0]" to "input_103..0"
Warning (275080): Converted elements in bus name "input_11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_11[3..0]" to "input_113..0"
Warning (275080): Converted elements in bus name "input_12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_12[3..0]" to "input_123..0"
Warning (275080): Converted elements in bus name "input_13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_13[3..0]" to "input_133..0"
Warning (275083): Bus "input_10[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_11[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_12[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275083): Bus "input_13[3..0]" found using same base name as "input_1", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "input_1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_1[3..0]" to "input_13..0"
Warning (275080): Converted elements in bus name "input_10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_10[3..0]" to "input_103..0"
Warning (275080): Converted elements in bus name "input_11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_11[3..0]" to "input_113..0"
Warning (275080): Converted elements in bus name "input_12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_12[3..0]" to "input_123..0"
Warning (275080): Converted elements in bus name "input_13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "input_13[3..0]" to "input_133..0"
Warning (275012): Pin "velI" overlaps another pin, block, or symbol
Warning (275011): Block or symbol "F" of instance "inst32" overlaps another block or symbol
Warning (275011): Block or symbol "F" of instance "inst_F3" overlaps another block or symbol
Warning (275011): Block or symbol "F" of instance "inst_F7" overlaps another block or symbol
Warning (275011): Block or symbol "F" of instance "inst_9" overlaps another block or symbol
Warning (275011): Block or symbol "uno_o_passthrough" of instance "inst78" overlaps another block or symbol
Warning (275011): Block or symbol "casillero" of instance "inst11" overlaps another block or symbol
Warning (275011): Block or symbol "F" of instance "inst79" overlaps another block or symbol
Warning (275011): Block or symbol "F" of instance "inst97" overlaps another block or symbol
Warning (275011): Block or symbol "actualiza_muro" of instance "inst107" overlaps another block or symbol
Warning (275011): Block or symbol "compara_vecinos" of instance "inst15" overlaps another block or symbol
Warning (275085): Found inconsistent dimensions for element "c2"
Warning (275085): Found inconsistent dimensions for element "c2"
Warning (275085): Found inconsistent dimensions for element "c2"
Warning (275080): Converted elements in bus name "C2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "C2[3..0]" to "C23..0"
    Warning (275081): Converted element name(s) from "C2[3..0]" to "C23..0"
    Warning (275081): Converted element name(s) from "C2[3..0]" to "C23..0"
    Warning (275081): Converted element name(s) from "C2[3..0]" to "C23..0"
    Warning (275081): Converted element name(s) from "C2[3..0]" to "C23..0"
    Warning (275081): Converted element name(s) from "C2[3..0]" to "C23..0"
    Warning (275081): Converted element name(s) from "C2[3..0]" to "C23..0"
Warning (275080): Converted elements in bus name "muros1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "muros1[3..0]" to "muros13..0"
    Warning (275081): Converted element name(s) from "muros1[3..0]" to "muros13..0"
Warning (275080): Converted elements in bus name "muros10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "muros10[3..0]" to "muros103..0"
    Warning (275081): Converted element name(s) from "muros10[3..0]" to "muros103..0"
Warning (275080): Converted elements in bus name "muros11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "muros11[3..0]" to "muros113..0"
    Warning (275081): Converted element name(s) from "muros11[3..0]" to "muros113..0"
    Warning (275081): Converted element name(s) from "muros11[3..0]" to "muros113..0"
Warning (275080): Converted elements in bus name "muros12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "muros12[3..0]" to "muros123..0"
    Warning (275081): Converted element name(s) from "muros12[3..0]" to "muros123..0"
Warning (275080): Converted elements in bus name "muros13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "muros13[3..0]" to "muros133..0"
    Warning (275081): Converted element name(s) from "muros13[3..0]" to "muros133..0"
Info (12128): Elaborating entity "actualiza_muro" for hierarchy "actualiza_muro:inst107"
Warning (10492): VHDL Process Statement warning at actualiza_muro.vhd(28): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "control" for hierarchy "control:inst25"
Info (12128): Elaborating entity "antirebote" for hierarchy "antirebote:inst20"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst81"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst81|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst81|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst81|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "8100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2500"
    Info (12134): Parameter "clk1_duty_cycle" = "80"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "50"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst81|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "sentido" for hierarchy "sentido:inst21"
Info (12128): Elaborating entity "compara_vecinos" for hierarchy "compara_vecinos:inst15"
Warning (10492): VHDL Process Statement warning at compara_vecinos.vhd(26): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at compara_vecinos.vhd(24): inferring latch(es) for signal or variable "sentido_nw", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "sentido_nw[0]" at compara_vecinos.vhd(24)
Info (10041): Inferred latch for "sentido_nw[1]" at compara_vecinos.vhd(24)
Info (12128): Elaborating entity "uno_o_passthrough" for hierarchy "uno_o_passthrough:inst77"
Warning (10492): VHDL Process Statement warning at uno_o_passthrough.vhd(19): signal "in_bits" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "muros_actual" for hierarchy "muros_actual:inst23"
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(44): signal "input_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(45): signal "input_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(46): signal "input_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(47): signal "input_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(48): signal "input_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(49): signal "input_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(50): signal "input_6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(51): signal "input_7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(52): signal "input_8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(53): signal "input_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(54): signal "input_10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(55): signal "input_11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(56): signal "input_12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(57): signal "input_13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(58): signal "input_14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at muros_actual.vhd(59): signal "input_15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "casillero" for hierarchy "casillero:inst0"
Info (12128): Elaborating entity "decoder4to16" for hierarchy "decoder4to16:inst"
Info (12128): Elaborating entity "actualiza_actual" for hierarchy "actualiza_actual:inst90"
Info (12128): Elaborating entity "F" for hierarchy "F:inst_F8"
Info (12128): Elaborating entity "cero" for hierarchy "cero:Lllegada"
Info (12128): Elaborating entity "tristate_control" for hierarchy "tristate_control:inst18"
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(40): signal "input_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(41): signal "input_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(42): signal "input_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(43): signal "input_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(44): signal "input_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(45): signal "input_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(46): signal "input_6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(47): signal "input_7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(48): signal "input_8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(49): signal "input_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(50): signal "input_10" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(51): signal "input_11" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(52): signal "input_12" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(53): signal "input_13" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(54): signal "input_14" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at tristate_control.vhd(55): signal "input_15" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "genera_direcciones" for hierarchy "genera_direcciones:inst99"
Info (12128): Elaborating entity "contador_180_grados" for hierarchy "contador_180_grados:inst95"
Warning (10492): VHDL Process Statement warning at contador_180_grados.vhd(42): signal "q_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at contador_180_grados.vhd(43): signal "q_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "control_motor" for hierarchy "control_motor:inst89"
Info (12128): Elaborating entity "ComparadorD" for hierarchy "ComparadorD:inst101"
Warning (10492): VHDL Process Statement warning at ComparadorD.vhd(24): signal "entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ComparadorD.vhd(25): signal "valor_entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ComparadorD.vhd(19): inferring latch(es) for signal or variable "valor_entrada", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "valor_entrada[0]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[1]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[2]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[3]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[4]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[5]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[6]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[7]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[8]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[9]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[10]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[11]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[12]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[13]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[14]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[15]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[16]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[17]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[18]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[19]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[20]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[21]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[22]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[23]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[24]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[25]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[26]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[27]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[28]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[29]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[30]" at ComparadorD.vhd(19)
Info (10041): Inferred latch for "valor_entrada[31]" at ComparadorD.vhd(19)
Info (12128): Elaborating entity "adc" for hierarchy "adc:inst88"
Info (12128): Elaborating entity "adc_adc_mega_0" for hierarchy "adc:inst88|adc_adc_mega_0:adc_mega_0"
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "adc:inst88|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL"
Info (12128): Elaborating entity "ComparadorI" for hierarchy "ComparadorI:inst100"
Warning (10492): VHDL Process Statement warning at ComparadorI.vhd(24): signal "entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ComparadorI.vhd(25): signal "valor_entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ComparadorI.vhd(19): inferring latch(es) for signal or variable "valor_entrada", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "valor_entrada[0]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[1]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[2]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[3]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[4]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[5]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[6]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[7]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[8]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[9]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[10]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[11]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[12]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[13]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[14]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[15]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[16]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[17]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[18]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[19]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[20]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[21]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[22]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[23]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[24]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[25]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[26]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[27]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[28]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[29]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[30]" at ComparadorI.vhd(19)
Info (10041): Inferred latch for "valor_entrada[31]" at ComparadorI.vhd(19)
Info (12128): Elaborating entity "accion" for hierarchy "accion:inst22"
Info (12128): Elaborating entity "genera_accion" for hierarchy "genera_accion:inst92"
Warning (10631): VHDL Process Statement warning at genera_accion.vhd(19): inferring latch(es) for signal or variable "accion", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "accion[0]" at genera_accion.vhd(19)
Info (10041): Inferred latch for "accion[1]" at genera_accion.vhd(19)
Info (12128): Elaborating entity "contador_90_grados" for hierarchy "contador_90_grados:inst93"
Warning (10492): VHDL Process Statement warning at contador_90_grados.vhd(42): signal "q_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at contador_90_grados.vhd(43): signal "q_int" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l124.tdf
    Info (12023): Found entity 1: altsyncram_l124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vgi.tdf
    Info (12023): Found entity 1: cntr_vgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13012): Latch compara_vecinos:inst15|sentido_nw[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal actualiza_actual:inst90|actual[3]
Warning (13012): Latch compara_vecinos:inst15|sentido_nw[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal actualiza_actual:inst90|actual[3]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (332009): The launch and latch times for the relationship between source clock: inst81|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst81|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (332009): The launch and latch times for the relationship between source clock: inst81|altpll_component|auto_generated|pll1|clk[1] and destination clock: inst81|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 67 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2692 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 133 output pins
    Info (21061): Implemented 2516 logic cells
    Info (21064): Implemented 33 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 173 warnings
    Info: Peak virtual memory: 4725 megabytes
    Info: Processing ended: Fri Nov 22 11:05:19 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:09


