Module: altera_up_slow_clock_generator
Clock Signal: clk
Input: clk (width: 1)
Input: enable_clk (width: 1)
Input: reset (width: 1)
Output: falling_edge (width: 1)
Output: middle_of_high_level (width: 1)
Output: middle_of_low_level (width: 1)
Output: new_clk (width: 1)
Output: rising_edge (width: 1)
Sensitive: clk
Reg: middle_of_low_level
Reg: middle_of_high_level
Reg: rising_edge
Reg: clk_counter
Reg: new_clk
Reg: falling_edge
Wire: _09_
Wire: _14_
Wire: _01_
Wire: _19_
Wire: _20_
Wire: _03_
Wire: _11_
Wire: _00_
Wire: _21_
Wire: _13_
Wire: _18_
Wire: _04_
Wire: _16_
Wire: _07_
Wire: _05_
Wire: _15_
Wire: _17_
Wire: _10_
Wire: _12_
Wire: _08_
Wire: _02_
Wire: _06_
Operator: Plus
Operator: And
Operator: And
Operator: And
Operator: Pointer
Operator: And
Operator: And
Operator: And
Operator: Unot
Operator: Unot
Operator: Pointer
Operator: Unot
Operator: Pointer
Operator: Unot
Operator: Pointer
Operator: Cond
Operator: Cond
Operator: Cond
Operator: Cond
Operator: Cond
Operator: Pointer
Operator: Cond
Operator: Partselect
Operator: Cond
Operator: Uand
Operator: Partselect
Operator: Uand
Operator: Partselect
Operator: Xor
Operator: Pointer
Operator: Xor
Operator: Pointer
