{
  "module_name": "sif_rtr_ctrl_6_regs.h",
  "hash_id": "59cc069450fca0c53b2b6afd48898829e22594634109a956db637050743c9048",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/sif_rtr_ctrl_6_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_SIF_RTR_CTRL_6_REGS_H_\n#define ASIC_REG_SIF_RTR_CTRL_6_REGS_H_\n\n \n\n#define mmSIF_RTR_CTRL_6_PERM_SEL                                    0x366108\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_0                               0x366114\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_1                               0x366118\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_2                               0x36611C\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_3                               0x366120\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_4                               0x366124\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_5                               0x366128\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_6                               0x36612C\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_7                               0x366130\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_8                               0x366134\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_9                               0x366138\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_10                              0x36613C\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_11                              0x366140\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_12                              0x366144\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_13                              0x366148\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_14                              0x36614C\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_15                              0x366150\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_16                              0x366154\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_17                              0x366158\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_18                              0x36615C\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_19                              0x366160\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_20                              0x366164\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_21                              0x366168\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_22                              0x36616C\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_23                              0x366170\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_24                              0x366174\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_25                              0x366178\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_26                              0x36617C\n\n#define mmSIF_RTR_CTRL_6_HBM_POLY_H3_27                              0x366180\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_0                              0x366184\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_1                              0x366188\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_2                              0x36618C\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_3                              0x366190\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_4                              0x366194\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_5                              0x366198\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_6                              0x36619C\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_7                              0x3661A0\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_8                              0x3661A4\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_9                              0x3661A8\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_10                             0x3661AC\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_11                             0x3661B0\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_12                             0x3661B4\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_13                             0x3661B8\n\n#define mmSIF_RTR_CTRL_6_SRAM_POLY_H3_14                             0x3661BC\n\n#define mmSIF_RTR_CTRL_6_SCRAM_SRAM_EN                               0x36626C\n\n#define mmSIF_RTR_CTRL_6_RL_HBM_EN                                   0x366274\n\n#define mmSIF_RTR_CTRL_6_RL_HBM_SAT                                  0x366278\n\n#define mmSIF_RTR_CTRL_6_RL_HBM_RST                                  0x36627C\n\n#define mmSIF_RTR_CTRL_6_RL_HBM_TIMEOUT                              0x366280\n\n#define mmSIF_RTR_CTRL_6_SCRAM_HBM_EN                                0x366284\n\n#define mmSIF_RTR_CTRL_6_RL_PCI_EN                                   0x366288\n\n#define mmSIF_RTR_CTRL_6_RL_PCI_SAT                                  0x36628C\n\n#define mmSIF_RTR_CTRL_6_RL_PCI_RST                                  0x366290\n\n#define mmSIF_RTR_CTRL_6_RL_PCI_TIMEOUT                              0x366294\n\n#define mmSIF_RTR_CTRL_6_RL_SRAM_EN                                  0x36629C\n\n#define mmSIF_RTR_CTRL_6_RL_SRAM_SAT                                 0x3662A0\n\n#define mmSIF_RTR_CTRL_6_RL_SRAM_RST                                 0x3662A4\n\n#define mmSIF_RTR_CTRL_6_RL_SRAM_TIMEOUT                             0x3662AC\n\n#define mmSIF_RTR_CTRL_6_RL_SRAM_RED                                 0x3662B4\n\n#define mmSIF_RTR_CTRL_6_E2E_HBM_EN                                  0x3662EC\n\n#define mmSIF_RTR_CTRL_6_E2E_PCI_EN                                  0x3662F0\n\n#define mmSIF_RTR_CTRL_6_E2E_HBM_WR_SIZE                             0x3662F4\n\n#define mmSIF_RTR_CTRL_6_E2E_PCI_WR_SIZE                             0x3662F8\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_PCI_CTR_SET_EN                       0x366404\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_PCI_CTR_SET                          0x366408\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_PCI_CTR_WRAP                         0x36640C\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_PCI_CTR_CNT                          0x366410\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM_CTR_SET_EN                       0x366414\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM_CTR_SET                          0x366418\n\n#define mmSIF_RTR_CTRL_6_E2E_HBM_RD_SIZE                             0x36641C\n\n#define mmSIF_RTR_CTRL_6_E2E_PCI_RD_SIZE                             0x366420\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_PCI_CTR_SET_EN                       0x366424\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_PCI_CTR_SET                          0x366428\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_PCI_CTR_WRAP                         0x36642C\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_PCI_CTR_CNT                          0x366430\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM_CTR_SET_EN                       0x366434\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM_CTR_SET                          0x366438\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_SEL_0                                0x366450\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_SEL_1                                0x366454\n\n#define mmSIF_RTR_CTRL_6_NON_LIN_EN                                  0x366480\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_BANK_0                              0x366500\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_BANK_1                              0x366504\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_BANK_2                              0x366508\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_BANK_3                              0x36650C\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_BANK_4                              0x366510\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_0                            0x366514\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_1                            0x366520\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_2                            0x366524\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_3                            0x366528\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_4                            0x36652C\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_5                            0x366530\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_6                            0x366534\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_7                            0x366538\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_8                            0x36653C\n\n#define mmSIF_RTR_CTRL_6_NL_SRAM_OFFSET_9                            0x366540\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_0                             0x366550\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_1                             0x366554\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_2                             0x366558\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_3                             0x36655C\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_4                             0x366560\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_5                             0x366564\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_6                             0x366568\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_7                             0x36656C\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_8                             0x366570\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_9                             0x366574\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_10                            0x366578\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_11                            0x36657C\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_12                            0x366580\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_13                            0x366584\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_14                            0x366588\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_15                            0x36658C\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_16                            0x366590\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_17                            0x366594\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_OFFSET_18                            0x366598\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_0                     0x3665E4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_1                     0x3665E8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_2                     0x3665EC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_3                     0x3665F0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_4                     0x3665F4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_5                     0x3665F8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_6                     0x3665FC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_7                     0x366600\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_8                     0x366604\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_9                     0x366608\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_10                    0x36660C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_11                    0x366610\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_12                    0x366614\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_13                    0x366618\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_14                    0x36661C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AW_15                    0x366620\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_0                    0x366624\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_1                    0x366628\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_2                    0x36662C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_3                    0x366630\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_4                    0x366634\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_5                    0x366638\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_6                    0x36663C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_7                    0x366640\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_8                    0x366644\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_9                    0x366648\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_10                   0x36664C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_11                   0x366650\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_12                   0x366654\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_13                   0x366658\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_14                   0x36665C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AW_15                   0x366660\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_0                     0x366664\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_1                     0x366668\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_2                     0x36666C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_3                     0x366670\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_4                     0x366674\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_5                     0x366678\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_6                     0x36667C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_7                     0x366680\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_8                     0x366684\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_9                     0x366688\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_10                    0x36668C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_11                    0x366690\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_12                    0x366694\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_13                    0x366698\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_14                    0x36669C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AW_15                    0x3666A0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_0                    0x3666A4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_1                    0x3666A8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_2                    0x3666AC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_3                    0x3666B0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_4                    0x3666B4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_5                    0x3666B8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_6                    0x3666BC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_7                    0x3666C0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_8                    0x3666C4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_9                    0x3666C8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_10                   0x3666CC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_11                   0x3666D0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_12                   0x3666D4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_13                   0x3666D8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_14                   0x3666DC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AW_15                   0x3666E0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_0                    0x3666E4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_1                    0x3666E8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_2                    0x3666EC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_3                    0x3666F0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_4                    0x3666F4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_5                    0x3666F8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_6                    0x3666FC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_7                    0x366700\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_8                    0x366704\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_9                    0x366708\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_10                   0x36670C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_11                   0x366710\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_12                   0x366714\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_13                   0x366718\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_14                   0x36671C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AW_15                   0x366720\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_0                   0x366724\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_1                   0x366728\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_2                   0x36672C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_3                   0x366730\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_4                   0x366734\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_5                   0x366738\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_6                   0x36673C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_7                   0x366740\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_8                   0x366744\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_9                   0x366748\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_10                  0x36674C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_11                  0x366750\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_12                  0x366754\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_13                  0x366758\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_14                  0x36675C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AW_15                  0x366760\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_0                    0x366764\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_1                    0x366768\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_2                    0x36676C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_3                    0x366770\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_4                    0x366774\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_5                    0x366778\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_6                    0x36677C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_7                    0x366780\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_8                    0x366784\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_9                    0x366788\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_10                   0x36678C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_11                   0x366790\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_12                   0x366794\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_13                   0x366798\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_14                   0x36679C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AW_15                   0x3667A0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_0                   0x3667A4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_1                   0x3667A8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_2                   0x3667AC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_3                   0x3667B0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_4                   0x3667B4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_5                   0x3667B8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_6                   0x3667BC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_7                   0x3667C0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_8                   0x3667C4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_9                   0x3667C8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_10                  0x3667CC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_11                  0x3667D0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_12                  0x3667D4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_13                  0x3667D8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_14                  0x3667DC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AW_15                  0x3667E0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_0                     0x366824\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_1                     0x366828\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_2                     0x36682C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_3                     0x366830\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_4                     0x366834\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_5                     0x366838\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_6                     0x36683C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_7                     0x366840\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_8                     0x366844\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_9                     0x366848\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_10                    0x36684C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_11                    0x366850\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_12                    0x366854\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_13                    0x366858\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_14                    0x36685C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_LOW_AR_15                    0x366860\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_0                    0x366864\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_1                    0x366868\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_2                    0x36686C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_3                    0x366870\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_4                    0x366874\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_5                    0x366878\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_6                    0x36687C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_7                    0x366880\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_8                    0x366884\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_9                    0x366888\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_10                   0x36688C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_11                   0x366890\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_12                   0x366894\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_13                   0x366898\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_14                   0x36689C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_BASE_HIGH_AR_15                   0x3668A0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_0                     0x3668A4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_1                     0x3668A8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_2                     0x3668AC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_3                     0x3668B0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_4                     0x3668B4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_5                     0x3668B8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_6                     0x3668BC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_7                     0x3668C0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_8                     0x3668C4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_9                     0x3668C8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_10                    0x3668CC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_11                    0x3668D0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_12                    0x3668D4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_13                    0x3668D8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_14                    0x3668DC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_LOW_AR_15                    0x3668E0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_0                    0x3668E4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_1                    0x3668E8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_2                    0x3668EC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_3                    0x3668F0\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_4                    0x3668F4\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_5                    0x3668F8\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_6                    0x3668FC\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_7                    0x366900\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_8                    0x366904\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_9                    0x366908\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_10                   0x36690C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_11                   0x366910\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_12                   0x366914\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_13                   0x366918\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_14                   0x36691C\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_MASK_HIGH_AR_15                   0x366920\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_0                    0x366924\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_1                    0x366928\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_2                    0x36692C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_3                    0x366930\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_4                    0x366934\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_5                    0x366938\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_6                    0x36693C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_7                    0x366940\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_8                    0x366944\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_9                    0x366948\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_10                   0x36694C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_11                   0x366950\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_12                   0x366954\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_13                   0x366958\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_14                   0x36695C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_LOW_AR_15                   0x366960\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_0                   0x366964\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_1                   0x366968\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_2                   0x36696C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_3                   0x366970\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_4                   0x366974\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_5                   0x366978\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_6                   0x36697C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_7                   0x366980\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_8                   0x366984\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_9                   0x366988\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_10                  0x36698C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_11                  0x366990\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_12                  0x366994\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_13                  0x366998\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_14                  0x36699C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_BASE_HIGH_AR_15                  0x3669A0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_0                    0x3669A4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_1                    0x3669A8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_2                    0x3669AC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_3                    0x3669B0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_4                    0x3669B4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_5                    0x3669B8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_6                    0x3669BC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_7                    0x3669C0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_8                    0x3669C4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_9                    0x3669C8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_10                   0x3669CC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_11                   0x3669D0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_12                   0x3669D4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_13                   0x3669D8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_14                   0x3669DC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_LOW_AR_15                   0x3669E0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_0                   0x3669E4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_1                   0x3669E8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_2                   0x3669EC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_3                   0x3669F0\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_4                   0x3669F4\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_5                   0x3669F8\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_6                   0x3669FC\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_7                   0x366A00\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_8                   0x366A04\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_9                   0x366A08\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_10                  0x366A0C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_11                  0x366A10\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_12                  0x366A14\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_13                  0x366A18\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_14                  0x366A1C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_MASK_HIGH_AR_15                  0x366A20\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_HIT_AW                            0x366A64\n\n#define mmSIF_RTR_CTRL_6_RANGE_SEC_HIT_AR                            0x366A68\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_HIT_AW                           0x366A6C\n\n#define mmSIF_RTR_CTRL_6_RANGE_PRIV_HIT_AR                           0x366A70\n\n#define mmSIF_RTR_CTRL_6_RGL_CFG                                     0x366B64\n\n#define mmSIF_RTR_CTRL_6_RGL_SHIFT                                   0x366B68\n\n#define mmSIF_RTR_CTRL_6_RGL_EXPECTED_LAT_0                          0x366B6C\n\n#define mmSIF_RTR_CTRL_6_RGL_EXPECTED_LAT_1                          0x366B70\n\n#define mmSIF_RTR_CTRL_6_RGL_EXPECTED_LAT_2                          0x366B74\n\n#define mmSIF_RTR_CTRL_6_RGL_EXPECTED_LAT_3                          0x366B78\n\n#define mmSIF_RTR_CTRL_6_RGL_EXPECTED_LAT_4                          0x366B7C\n\n#define mmSIF_RTR_CTRL_6_RGL_EXPECTED_LAT_5                          0x366B80\n\n#define mmSIF_RTR_CTRL_6_RGL_EXPECTED_LAT_6                          0x366B84\n\n#define mmSIF_RTR_CTRL_6_RGL_EXPECTED_LAT_7                          0x366B88\n\n#define mmSIF_RTR_CTRL_6_RGL_TOKEN_0                                 0x366BAC\n\n#define mmSIF_RTR_CTRL_6_RGL_TOKEN_1                                 0x366BB0\n\n#define mmSIF_RTR_CTRL_6_RGL_TOKEN_2                                 0x366BB4\n\n#define mmSIF_RTR_CTRL_6_RGL_TOKEN_3                                 0x366BB8\n\n#define mmSIF_RTR_CTRL_6_RGL_TOKEN_4                                 0x366BBC\n\n#define mmSIF_RTR_CTRL_6_RGL_TOKEN_5                                 0x366BC0\n\n#define mmSIF_RTR_CTRL_6_RGL_TOKEN_6                                 0x366BC4\n\n#define mmSIF_RTR_CTRL_6_RGL_TOKEN_7                                 0x366BC8\n\n#define mmSIF_RTR_CTRL_6_RGL_BANK_ID_0                               0x366BEC\n\n#define mmSIF_RTR_CTRL_6_RGL_BANK_ID_1                               0x366BF0\n\n#define mmSIF_RTR_CTRL_6_RGL_BANK_ID_2                               0x366BF4\n\n#define mmSIF_RTR_CTRL_6_RGL_BANK_ID_3                               0x366BF8\n\n#define mmSIF_RTR_CTRL_6_RGL_BANK_ID_4                               0x366BFC\n\n#define mmSIF_RTR_CTRL_6_RGL_BANK_ID_5                               0x366C00\n\n#define mmSIF_RTR_CTRL_6_RGL_BANK_ID_6                               0x366C04\n\n#define mmSIF_RTR_CTRL_6_RGL_BANK_ID_7                               0x366C08\n\n#define mmSIF_RTR_CTRL_6_RGL_WDT                                     0x366C2C\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM0_CH0_CTR_WRAP                    0x366C30\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM0_CH1_CTR_WRAP                    0x366C34\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM1_CH0_CTR_WRAP                    0x366C38\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM1_CH1_CTR_WRAP                    0x366C3C\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM2_CH0_CTR_WRAP                    0x366C40\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM2_CH1_CTR_WRAP                    0x366C44\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM3_CH0_CTR_WRAP                    0x366C48\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM3_CH1_CTR_WRAP                    0x366C4C\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM0_CH0_CTR_CNT                     0x366C50\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM0_CH1_CTR_CNT                     0x366C54\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM1_CH0_CTR_CNT                     0x366C58\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM1_CH1_CTR_CNT                     0x366C5C\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM2_CH0_CTR_CNT                     0x366C60\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM2_CH1_CTR_CNT                     0x366C64\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM3_CH0_CTR_CNT                     0x366C68\n\n#define mmSIF_RTR_CTRL_6_E2E_AR_HBM3_CH1_CTR_CNT                     0x366C6C\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM0_CH0_CTR_WRAP                    0x366C70\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM0_CH1_CTR_WRAP                    0x366C74\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM1_CH0_CTR_WRAP                    0x366C78\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM1_CH1_CTR_WRAP                    0x366C7C\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM2_CH0_CTR_WRAP                    0x366C80\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM2_CH1_CTR_WRAP                    0x366C84\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM3_CH0_CTR_WRAP                    0x366C88\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM3_CH1_CTR_WRAP                    0x366C8C\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM0_CH0_CTR_CNT                     0x366C90\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM0_CH1_CTR_CNT                     0x366C94\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM1_CH0_CTR_CNT                     0x366C98\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM1_CH1_CTR_CNT                     0x366C9C\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM2_CH0_CTR_CNT                     0x366CA0\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM2_CH1_CTR_CNT                     0x366CA4\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM3_CH0_CTR_CNT                     0x366CA8\n\n#define mmSIF_RTR_CTRL_6_E2E_AW_HBM3_CH1_CTR_CNT                     0x366CAC\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_PC_SEL_0                             0x366CB0\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_PC_SEL_1                             0x366CB4\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_PC_SEL_2                             0x366CB8\n\n#define mmSIF_RTR_CTRL_6_NL_HBM_PC_SEL_3                             0x366CBC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}