****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 10.000
	-max_paths 1000
	-sort_by slack
Design : router_wrap
Version: T-2022.03-SP5-5
Date   : Wed Mar  5 13:28:44 2025
****************************************


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/vc_1/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U27/ZN (OAI21_X1)                0.051 &    0.736 r
  rtr_wrap/ic_2/U85/ZN (AND2_X1)                         0.040 &    0.776 r
  rtr_wrap/ic_2/vc_1/U12/ZN (AOI22_X1)                   0.021 &    0.797 f
  rtr_wrap/ic_2/vc_1/U16/ZN (NAND2_X1)                   0.022 &    0.819 r
  rtr_wrap/ic_2/vc_1/U17/ZN (AOI21_X1)                   0.017 &    0.836 f
  rtr_wrap/ic_2/vc_1/U33/ZN (NOR2_X1)                    0.047 &    0.883 r
  rtr_wrap/ic_2/vc_1/U45/ZN (INV_X1)                     0.010 &    0.892 f
  rtr_wrap/ic_2/vc_1/U46/ZN (AOI221_X1)                  0.080 &    0.973 r
  rtr_wrap/ic_2/vc_1/U47/ZN (OAI21_X1)                   0.021 &    0.994 f
  rtr_wrap/ic_2/vc_1/U48/Z (MUX2_X1)                     0.054 &    1.048 r
  rtr_wrap/ic_2/vc_1/req_reg/SE (SDFF_X1)                0.000 &    1.048 r
  data arrival time                                                 1.048

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/vc_1/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -1.048
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.845


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/vc_0/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/FE_RC_2_0/ZN (OAI21_X1)          0.065 &    0.728 r
  rtr_wrap/cb/muxcont_2/U33/ZN (INV_X1)                  0.017 &    0.745 f
  rtr_wrap/ic_0/U88/ZN (AND2_X1)                         0.034 &    0.779 f
  rtr_wrap/ic_0/vc_0/U15/ZN (AOI22_X1)                   0.046 &    0.824 r
  rtr_wrap/ic_0/vc_0/U16/ZN (NAND2_X1)                   0.017 &    0.841 f
  rtr_wrap/ic_0/vc_0/U17/ZN (AOI21_X1)                   0.059 &    0.901 r
  rtr_wrap/ic_0/vc_0/U33/ZN (NOR2_X1)                    0.021 &    0.922 f
  rtr_wrap/ic_0/vc_0/U45/ZN (INV_X1)                     0.016 &    0.938 r
  rtr_wrap/ic_0/vc_0/U46/ZN (AOI221_X1)                  0.014 &    0.952 f
  rtr_wrap/ic_0/vc_0/U47/ZN (OAI21_X1)                   0.034 &    0.987 r
  rtr_wrap/ic_0/vc_0/U48/Z (MUX2_X1)                     0.062 &    1.048 f
  rtr_wrap/ic_0/vc_0/req_reg/SE (SDFF_X1)                0.000 &    1.048 f
  data arrival time                                                 1.048

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/vc_0/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -1.048
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.846


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/vc_1/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U24/ZN (OAI21_X1)                0.055 &    0.740 r
  rtr_wrap/ic_1/U85/ZN (AND2_X1)                         0.041 &    0.782 r
  rtr_wrap/ic_1/vc_1/U12/ZN (AOI22_X1)                   0.020 &    0.802 f
  rtr_wrap/ic_1/vc_1/U16/ZN (NAND2_X1)                   0.022 &    0.824 r
  rtr_wrap/ic_1/vc_1/U17/ZN (AOI21_X1)                   0.018 &    0.842 f
  rtr_wrap/ic_1/vc_1/U33/ZN (NOR2_X1)                    0.043 &    0.885 r
  rtr_wrap/ic_1/vc_1/U45/ZN (INV_X1)                     0.009 &    0.894 f
  rtr_wrap/ic_1/vc_1/U46/ZN (AOI221_X1)                  0.073 &    0.967 r
  rtr_wrap/ic_1/vc_1/U47/ZN (OAI21_X1)                   0.022 &    0.989 f
  rtr_wrap/ic_1/vc_1/U48/Z (MUX2_X1)                     0.054 &    1.043 r
  rtr_wrap/ic_1/vc_1/req_reg/SE (SDFF_X1)                0.000 &    1.043 r
  data arrival time                                                 1.043

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/vc_1/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -1.043
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.851


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/vc_0/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U24/ZN (OAI21_X1)                0.055 &    0.740 r
  rtr_wrap/ic_1/U90/ZN (AND2_X1)                         0.042 &    0.782 r
  rtr_wrap/ic_1/vc_0/U12/ZN (AOI22_X1)                   0.020 &    0.802 f
  rtr_wrap/ic_1/vc_0/U16/ZN (NAND2_X1)                   0.022 &    0.824 r
  rtr_wrap/ic_1/vc_0/U17/ZN (AOI21_X1)                   0.017 &    0.841 f
  rtr_wrap/ic_1/vc_0/U33/ZN (NOR2_X1)                    0.043 &    0.884 r
  rtr_wrap/ic_1/vc_0/U45/ZN (INV_X1)                     0.009 &    0.894 f
  rtr_wrap/ic_1/vc_0/U46/ZN (AOI221_X1)                  0.074 &    0.967 r
  rtr_wrap/ic_1/vc_0/U47/ZN (OAI21_X1)                   0.021 &    0.988 f
  rtr_wrap/ic_1/vc_0/U48/Z (MUX2_X1)                     0.053 &    1.041 r
  rtr_wrap/ic_1/vc_0/req_reg/SE (SDFF_X1)                0.000 &    1.042 r
  data arrival time                                                 1.042

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/vc_0/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -1.042
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.852


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/vc_1/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/FE_RC_2_0/ZN (OAI21_X1)          0.065 &    0.728 r
  rtr_wrap/cb/muxcont_2/U33/ZN (INV_X1)                  0.017 &    0.745 f
  rtr_wrap/ic_0/U83/ZN (AND2_X1)                         0.031 &    0.776 f
  rtr_wrap/ic_0/vc_1/U15/ZN (AOI22_X1)                   0.045 &    0.821 r
  rtr_wrap/ic_0/vc_1/U16/ZN (NAND2_X1)                   0.017 &    0.838 f
  rtr_wrap/ic_0/vc_1/U17/ZN (AOI21_X1)                   0.058 &    0.896 r
  rtr_wrap/ic_0/vc_1/U33/ZN (NOR2_X1)                    0.019 &    0.914 f
  rtr_wrap/ic_0/vc_1/U45/ZN (INV_X1)                     0.015 &    0.929 r
  rtr_wrap/ic_0/vc_1/U46/ZN (AOI221_X1)                  0.013 &    0.943 f
  rtr_wrap/ic_0/vc_1/U47/ZN (OAI21_X1)                   0.032 &    0.975 r
  rtr_wrap/ic_0/vc_1/U48/Z (MUX2_X1)                     0.062 &    1.037 f
  rtr_wrap/ic_0/vc_1/req_reg/SE (SDFF_X1)                0.000 &    1.037 f
  data arrival time                                                 1.037

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/vc_1/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -1.037
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.858


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/vc_1/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U21/ZN (OAI21_X1)                0.044 &    0.729 r
  rtr_wrap/ic_4/U85/ZN (AND2_X1)                         0.038 &    0.768 r
  rtr_wrap/ic_4/vc_1/U12/ZN (AOI22_X1)                   0.020 &    0.787 f
  rtr_wrap/ic_4/vc_1/U16/ZN (NAND2_X1)                   0.023 &    0.810 r
  rtr_wrap/ic_4/vc_1/U17/ZN (AOI21_X1)                   0.018 &    0.828 f
  rtr_wrap/ic_4/vc_1/U33/ZN (NOR2_X1)                    0.046 &    0.873 r
  rtr_wrap/ic_4/vc_1/U45/ZN (INV_X1)                     0.010 &    0.883 f
  rtr_wrap/ic_4/vc_1/U46/ZN (AOI221_X1)                  0.076 &    0.959 r
  rtr_wrap/ic_4/vc_1/U47/ZN (OAI21_X1)                   0.022 &    0.981 f
  rtr_wrap/ic_4/vc_1/U48/Z (MUX2_X1)                     0.054 &    1.035 r
  rtr_wrap/ic_4/vc_1/req_reg/SE (SDFF_X1)                0.000 &    1.035 r
  data arrival time                                                 1.035

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/vc_1/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -1.035
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.858


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/vc_0/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U27/ZN (OAI21_X1)                0.051 &    0.736 r
  rtr_wrap/ic_2/U90/ZN (AND2_X1)                         0.040 &    0.775 r
  rtr_wrap/ic_2/vc_0/U12/ZN (AOI22_X1)                   0.020 &    0.795 f
  rtr_wrap/ic_2/vc_0/U16/ZN (NAND2_X1)                   0.023 &    0.818 r
  rtr_wrap/ic_2/vc_0/U17/ZN (AOI21_X1)                   0.017 &    0.835 f
  rtr_wrap/ic_2/vc_0/U33/ZN (NOR2_X1)                    0.043 &    0.878 r
  rtr_wrap/ic_2/vc_0/U45/ZN (INV_X1)                     0.009 &    0.887 f
  rtr_wrap/ic_2/vc_0/U46/ZN (AOI221_X1)                  0.072 &    0.959 r
  rtr_wrap/ic_2/vc_0/U47/ZN (OAI21_X1)                   0.021 &    0.980 f
  rtr_wrap/ic_2/vc_0/U48/Z (MUX2_X1)                     0.054 &    1.034 r
  rtr_wrap/ic_2/vc_0/req_reg/SE (SDFF_X1)                0.000 &    1.034 r
  data arrival time                                                 1.034

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/vc_0/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -1.034
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.860


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/vc_0/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U30/ZN (AOI21_X1)                0.057 &    0.719 r
  rtr_wrap/cb/muxcont_2/U31/ZN (INV_X1)                  0.014 &    0.734 f
  rtr_wrap/ic_3/U88/ZN (AND2_X1)                         0.033 &    0.766 f
  rtr_wrap/ic_3/vc_0/U15/ZN (AOI22_X1)                   0.047 &    0.813 r
  rtr_wrap/ic_3/vc_0/U16/ZN (NAND2_X1)                   0.017 &    0.830 f
  rtr_wrap/ic_3/vc_0/U17/ZN (AOI21_X1)                   0.058 &    0.888 r
  rtr_wrap/ic_3/vc_0/U33/ZN (NOR2_X1)                    0.020 &    0.908 f
  rtr_wrap/ic_3/vc_0/U45/ZN (INV_X1)                     0.015 &    0.923 r
  rtr_wrap/ic_3/vc_0/U46/ZN (AOI221_X1)                  0.013 &    0.936 f
  rtr_wrap/ic_3/vc_0/U47/ZN (OAI21_X1)                   0.033 &    0.968 r
  rtr_wrap/ic_3/vc_0/U48/Z (MUX2_X1)                     0.064 &    1.033 f
  rtr_wrap/ic_3/vc_0/req_reg/SE (SDFF_X1)                0.000 &    1.033 f
  data arrival time                                                 1.033

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/vc_0/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -1.033
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.862


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/vc_1/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U30/ZN (AOI21_X1)                0.057 &    0.719 r
  rtr_wrap/cb/muxcont_2/U31/ZN (INV_X1)                  0.014 &    0.734 f
  rtr_wrap/ic_3/U83/ZN (AND2_X1)                         0.031 &    0.764 f
  rtr_wrap/ic_3/vc_1/U15/ZN (AOI22_X1)                   0.046 &    0.811 r
  rtr_wrap/ic_3/vc_1/U16/ZN (NAND2_X1)                   0.018 &    0.828 f
  rtr_wrap/ic_3/vc_1/U17/ZN (AOI21_X1)                   0.055 &    0.883 r
  rtr_wrap/ic_3/vc_1/U33/ZN (NOR2_X1)                    0.019 &    0.903 f
  rtr_wrap/ic_3/vc_1/U45/ZN (INV_X1)                     0.015 &    0.918 r
  rtr_wrap/ic_3/vc_1/U46/ZN (AOI221_X1)                  0.014 &    0.932 f
  rtr_wrap/ic_3/vc_1/U47/ZN (OAI21_X1)                   0.035 &    0.967 r
  rtr_wrap/ic_3/vc_1/U48/Z (MUX2_X1)                     0.062 &    1.028 f
  rtr_wrap/ic_3/vc_1/req_reg/SE (SDFF_X1)                0.000 &    1.028 f
  data arrival time                                                 1.028

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/vc_1/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -1.028
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.866


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/vc_0/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U21/ZN (OAI21_X1)                0.044 &    0.729 r
  rtr_wrap/ic_4/U90/ZN (AND2_X1)                         0.038 &    0.768 r
  rtr_wrap/ic_4/vc_0/U12/ZN (AOI22_X1)                   0.021 &    0.788 f
  rtr_wrap/ic_4/vc_0/U16/ZN (NAND2_X1)                   0.022 &    0.810 r
  rtr_wrap/ic_4/vc_0/U17/ZN (AOI21_X1)                   0.017 &    0.827 f
  rtr_wrap/ic_4/vc_0/U33/ZN (NOR2_X1)                    0.044 &    0.871 r
  rtr_wrap/ic_4/vc_0/U45/ZN (INV_X1)                     0.010 &    0.881 f
  rtr_wrap/ic_4/vc_0/U46/ZN (AOI221_X1)                  0.072 &    0.953 r
  rtr_wrap/ic_4/vc_0/U47/ZN (OAI21_X1)                   0.021 &    0.974 f
  rtr_wrap/ic_4/vc_0/U48/Z (MUX2_X1)                     0.053 &    1.027 r
  rtr_wrap/ic_4/vc_0/req_reg/SE (SDFF_X1)                0.000 &    1.027 r
  data arrival time                                                 1.027

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/vc_0/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -1.027
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.867


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/vc_0/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/FE_RC_2_0/ZN (OAI21_X1)          0.065 &    0.728 r
  rtr_wrap/cb/muxcont_2/U33/ZN (INV_X1)                  0.017 &    0.745 f
  rtr_wrap/ic_0/U88/ZN (AND2_X1)                         0.034 &    0.779 f
  rtr_wrap/ic_0/vc_0/U15/ZN (AOI22_X1)                   0.046 &    0.824 r
  rtr_wrap/ic_0/vc_0/U16/ZN (NAND2_X1)                   0.017 &    0.841 f
  rtr_wrap/ic_0/vc_0/U17/ZN (AOI21_X1)                   0.059 &    0.901 r
  rtr_wrap/ic_0/vc_0/U31/ZN (OAI211_X1)                  0.027 &    0.928 f
  rtr_wrap/ic_0/vc_0/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.928 f
  data arrival time                                                 0.928

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/vc_0/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.928
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.983


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/vc_1/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/FE_RC_2_0/ZN (OAI21_X1)          0.065 &    0.728 r
  rtr_wrap/cb/muxcont_2/U33/ZN (INV_X1)                  0.017 &    0.745 f
  rtr_wrap/ic_0/U83/ZN (AND2_X1)                         0.031 &    0.776 f
  rtr_wrap/ic_0/vc_1/U15/ZN (AOI22_X1)                   0.045 &    0.821 r
  rtr_wrap/ic_0/vc_1/U16/ZN (NAND2_X1)                   0.017 &    0.838 f
  rtr_wrap/ic_0/vc_1/U17/ZN (AOI21_X1)                   0.058 &    0.896 r
  rtr_wrap/ic_0/vc_1/U31/ZN (OAI211_X1)                  0.028 &    0.923 f
  rtr_wrap/ic_0/vc_1/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.923 f
  data arrival time                                                 0.923

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/vc_1/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.923
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.988


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/vc_0/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U30/ZN (AOI21_X1)                0.057 &    0.719 r
  rtr_wrap/cb/muxcont_2/U31/ZN (INV_X1)                  0.014 &    0.734 f
  rtr_wrap/ic_3/U88/ZN (AND2_X1)                         0.033 &    0.766 f
  rtr_wrap/ic_3/vc_0/U15/ZN (AOI22_X1)                   0.047 &    0.813 r
  rtr_wrap/ic_3/vc_0/U16/ZN (NAND2_X1)                   0.017 &    0.830 f
  rtr_wrap/ic_3/vc_0/U17/ZN (AOI21_X1)                   0.058 &    0.888 r
  rtr_wrap/ic_3/vc_0/U31/ZN (OAI211_X1)                  0.027 &    0.915 f
  rtr_wrap/ic_3/vc_0/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.915 f
  data arrival time                                                 0.915

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/vc_0/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.067      1.913
  data required time                                                1.913
  ------------------------------------------------------------------------------
  data required time                                                1.913
  data arrival time                                                -0.915
  ------------------------------------------------------------------------------
  slack (MET)                                                       0.998


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/vc_1/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U30/ZN (AOI21_X1)                0.057 &    0.719 r
  rtr_wrap/cb/muxcont_2/U31/ZN (INV_X1)                  0.014 &    0.734 f
  rtr_wrap/ic_3/U83/ZN (AND2_X1)                         0.031 &    0.764 f
  rtr_wrap/ic_3/vc_1/U15/ZN (AOI22_X1)                   0.046 &    0.811 r
  rtr_wrap/ic_3/vc_1/U16/ZN (NAND2_X1)                   0.018 &    0.828 f
  rtr_wrap/ic_3/vc_1/U17/ZN (AOI21_X1)                   0.055 &    0.883 r
  rtr_wrap/ic_3/vc_1/U31/ZN (OAI211_X1)                  0.028 &    0.912 f
  rtr_wrap/ic_3/vc_1/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.912 f
  data arrival time                                                 0.912

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/vc_1/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.068      1.912
  data required time                                                1.912
  ------------------------------------------------------------------------------
  data required time                                                1.912
  data arrival time                                                -0.912
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.001


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/vc_1/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_4/U9/ZN (NAND2_X1)                 0.017 &    0.493 f
  rtr_wrap/cb/muxcont_4/U10/ZN (NOR3_X1)                 0.097 &    0.589 r
  rtr_wrap/cb/muxcont_4/U15/ZN (NAND2_X1)                0.029 &    0.618 f
  rtr_wrap/cb/muxcont_4/U17/ZN (NAND4_X1)                0.028 &    0.646 r
  rtr_wrap/cb/muxcont_4/U18/ZN (AOI21_X1)                0.022 &    0.668 f
  rtr_wrap/cb/muxcont_4/U19/ZN (INV_X1)                  0.032 &    0.700 r
  rtr_wrap/cb/muxcont_4/U21/ZN (OAI21_X1)                0.030 &    0.730 f
  rtr_wrap/ic_4/U86/ZN (AND2_X1)                         0.034 &    0.764 f
  rtr_wrap/ic_4/vc_1/U12/ZN (AOI22_X1)                   0.035 &    0.799 r
  rtr_wrap/ic_4/vc_1/U16/ZN (NAND2_X1)                   0.016 &    0.815 f
  rtr_wrap/ic_4/vc_1/U17/ZN (AOI21_X1)                   0.057 &    0.873 r
  rtr_wrap/ic_4/vc_1/U31/ZN (OAI211_X1)                  0.026 &    0.899 f
  rtr_wrap/ic_4/vc_1/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.899 f
  data arrival time                                                 0.899

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/vc_1/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.068      1.912
  data required time                                                1.912
  ------------------------------------------------------------------------------
  data required time                                                1.912
  data arrival time                                                -0.899
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.013


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/vc_0/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_4/U9/ZN (NAND2_X1)                 0.017 &    0.493 f
  rtr_wrap/cb/muxcont_4/U10/ZN (NOR3_X1)                 0.097 &    0.589 r
  rtr_wrap/cb/muxcont_4/U15/ZN (NAND2_X1)                0.029 &    0.618 f
  rtr_wrap/cb/muxcont_4/U17/ZN (NAND4_X1)                0.028 &    0.646 r
  rtr_wrap/cb/muxcont_4/U18/ZN (AOI21_X1)                0.022 &    0.668 f
  rtr_wrap/cb/muxcont_4/U19/ZN (INV_X1)                  0.032 &    0.700 r
  rtr_wrap/cb/muxcont_4/U21/ZN (OAI21_X1)                0.030 &    0.730 f
  rtr_wrap/ic_4/U91/ZN (AND2_X1)                         0.036 &    0.766 f
  rtr_wrap/ic_4/vc_0/U12/ZN (AOI22_X1)                   0.036 &    0.802 r
  rtr_wrap/ic_4/vc_0/U16/ZN (NAND2_X1)                   0.016 &    0.819 f
  rtr_wrap/ic_4/vc_0/U17/ZN (AOI21_X1)                   0.054 &    0.873 r
  rtr_wrap/ic_4/vc_0/U31/ZN (OAI211_X1)                  0.024 &    0.897 f
  rtr_wrap/ic_4/vc_0/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.897 f
  data arrival time                                                 0.897

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/vc_0/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.067      1.913
  data required time                                                1.913
  ------------------------------------------------------------------------------
  data required time                                                1.913
  data arrival time                                                -0.897
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.016


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/vc_0/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U19/ZN (INV_X1)                  0.030 &    0.692 r
  rtr_wrap/cb/muxcont_2/U24/ZN (OAI21_X1)                0.025 &    0.717 f
  rtr_wrap/ic_1/U88/ZN (AND2_X1)                         0.035 &    0.752 f
  rtr_wrap/ic_1/vc_0/U15/ZN (AOI22_X1)                   0.046 &    0.799 r
  rtr_wrap/ic_1/vc_0/U16/ZN (NAND2_X1)                   0.017 &    0.815 f
  rtr_wrap/ic_1/vc_0/U17/ZN (AOI21_X1)                   0.054 &    0.869 r
  rtr_wrap/ic_1/vc_0/U31/ZN (OAI211_X1)                  0.025 &    0.894 f
  rtr_wrap/ic_1/vc_0/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.894 f
  data arrival time                                                 0.894

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/vc_0/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.894
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.016


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/vc_1/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U19/ZN (INV_X1)                  0.030 &    0.692 r
  rtr_wrap/cb/muxcont_2/U24/ZN (OAI21_X1)                0.025 &    0.717 f
  rtr_wrap/ic_1/U83/ZN (AND2_X1)                         0.032 &    0.749 f
  rtr_wrap/ic_1/vc_1/U15/ZN (AOI22_X1)                   0.045 &    0.794 r
  rtr_wrap/ic_1/vc_1/U16/ZN (NAND2_X1)                   0.017 &    0.811 f
  rtr_wrap/ic_1/vc_1/U17/ZN (AOI21_X1)                   0.056 &    0.867 r
  rtr_wrap/ic_1/vc_1/U31/ZN (OAI211_X1)                  0.024 &    0.891 f
  rtr_wrap/ic_1/vc_1/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.892 f
  data arrival time                                                 0.892

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/vc_1/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.892
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.020


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/vc_0/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U19/ZN (INV_X1)                  0.030 &    0.692 r
  rtr_wrap/cb/muxcont_2/U27/ZN (OAI21_X1)                0.024 &    0.716 f
  rtr_wrap/ic_2/U88/ZN (AND2_X1)                         0.034 &    0.750 f
  rtr_wrap/ic_2/vc_0/U15/ZN (AOI22_X1)                   0.045 &    0.795 r
  rtr_wrap/ic_2/vc_0/U16/ZN (NAND2_X1)                   0.017 &    0.812 f
  rtr_wrap/ic_2/vc_0/U17/ZN (AOI21_X1)                   0.053 &    0.865 r
  rtr_wrap/ic_2/vc_0/U31/ZN (OAI211_X1)                  0.026 &    0.891 f
  rtr_wrap/ic_2/vc_0/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.891 f
  data arrival time                                                 0.891

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/vc_0/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.891
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.020


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/vc_1/clk_gate_send_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U19/ZN (INV_X1)                  0.030 &    0.692 r
  rtr_wrap/cb/muxcont_2/U27/ZN (OAI21_X1)                0.024 &    0.716 f
  rtr_wrap/ic_2/U83/ZN (AND2_X1)                         0.032 &    0.748 f
  rtr_wrap/ic_2/vc_1/U15/ZN (AOI22_X1)                   0.045 &    0.793 r
  rtr_wrap/ic_2/vc_1/U16/ZN (NAND2_X1)                   0.017 &    0.809 f
  rtr_wrap/ic_2/vc_1/U17/ZN (AOI21_X1)                   0.052 &    0.862 r
  rtr_wrap/ic_2/vc_1/U31/ZN (OAI211_X1)                  0.027 &    0.889 f
  rtr_wrap/ic_2/vc_1/clk_gate_send_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.889 f
  data arrival time                                                 0.889

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/vc_1/clk_gate_send_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.068      1.912
  data required time                                                1.912
  ------------------------------------------------------------------------------
  data required time                                                1.912
  data arrival time                                                -0.889
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.023


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_4/clk_gate_last_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_0/rc0/U8/ZN (NOR2_X1)                      0.035 &    0.194 f
  rtr_wrap/ic_0/rc0/U27/ZN (AOI211_X1)                   0.074 &    0.267 r
  rtr_wrap/ic_0/rc0/U29/ZN (NAND4_X1)                    0.055 &    0.322 f
  rtr_wrap/ic_0/rc0/U31/ZN (OAI21_X1)                    0.086 &    0.408 r
  rtr_wrap/ic_0/vcmux/U94/ZN (AOI22_X1)                  0.027 &    0.435 f
  rtr_wrap/ic_0/vcmux/U95/ZN (INV_X1)                    0.042 &    0.477 r
  rtr_wrap/cb/muxcont_4/U3/ZN (NAND2_X1)                 0.017 &    0.493 f
  rtr_wrap/cb/muxcont_4/U4/ZN (NOR3_X1)                  0.126 &    0.620 r
  rtr_wrap/cb/muxcont_4/a0/U2/ZN (NOR3_X1)               0.012 &    0.632 f
  rtr_wrap/cb/muxcont_4/a0/U4/ZN (AND3_X1)               0.037 &    0.668 f
  rtr_wrap/cb/muxcont_4/U20/ZN (INV_X1)                  0.016 &    0.685 r
  rtr_wrap/cb/muxcont_4/U37/ZN (OAI22_X1)                0.019 &    0.704 f
  rtr_wrap/cb/muxcont_4/U40/ZN (AOI211_X1)               0.071 &    0.775 r
  rtr_wrap/cb/muxcont_4/U41/ZN (INV_X1)                  0.010 &    0.784 f
  rtr_wrap/cb/muxcont_4/U42/ZN (AOI22_X1)                0.047 &    0.831 r
  rtr_wrap/cb/muxcont_4/U44/ZN (NAND4_X1)                0.033 &    0.864 f
  rtr_wrap/cb/muxcont_4/clk_gate_last_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.864 f
  data arrival time                                                 0.864

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_4/clk_gate_last_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.864
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.047


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_0/clk_gate_last_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  my_xpos[1] (in)                                        0.022 &    0.122 f
  rtr_wrap/ic_0/rc1/U7/ZN (NAND2_X1)                     0.051 &    0.173 r
  rtr_wrap/ic_0/rc1/U10/ZN (INV_X1)                      0.009 &    0.182 f
  rtr_wrap/ic_0/rc1/U11/ZN (AOI21_X1)                    0.045 &    0.227 r
  rtr_wrap/ic_0/rc1/U19/ZN (OAI21_X1)                    0.030 &    0.257 f
  rtr_wrap/ic_0/rc1/U23/ZN (OAI221_X1)                   0.072 &    0.329 r
  rtr_wrap/ic_0/rc1/U25/ZN (OAI21_X1)                    0.042 &    0.370 f
  rtr_wrap/ic_0/vcmux/U96/ZN (AOI22_X1)                  0.059 &    0.429 r
  rtr_wrap/ic_0/vcmux/U97/ZN (INV_X1)                    0.024 &    0.453 f
  rtr_wrap/cb/muxcont_0/U4/ZN (NOR4_X1)                  0.081 &    0.534 r
  rtr_wrap/cb/muxcont_0/a0/FE_OFC348_grt0_0/Z (CLKBUF_X1)
                                                         0.071 &    0.605 r
  rtr_wrap/cb/muxcont_0/a0/U2/ZN (NOR3_X1)               0.015 &    0.620 f
  rtr_wrap/cb/muxcont_0/a0/U4/ZN (AND3_X1)               0.037 &    0.657 f
  rtr_wrap/cb/muxcont_0/U20/ZN (INV_X1)                  0.016 &    0.673 r
  rtr_wrap/cb/muxcont_0/U37/ZN (OAI22_X1)                0.021 &    0.694 f
  rtr_wrap/cb/muxcont_0/U40/ZN (AOI211_X1)               0.071 &    0.765 r
  rtr_wrap/cb/muxcont_0/U41/ZN (INV_X1)                  0.009 &    0.774 f
  rtr_wrap/cb/muxcont_0/U42/ZN (AOI22_X1)                0.046 &    0.820 r
  rtr_wrap/cb/muxcont_0/U44/ZN (NAND4_X1)                0.031 &    0.851 f
  rtr_wrap/cb/muxcont_0/clk_gate_last_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.851 f
  data arrival time                                                 0.851

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_0/clk_gate_last_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.851
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.060


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_2/clk_gate_last_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/a0/U2/ZN (NOR3_X1)               0.020 &    0.603 f
  rtr_wrap/cb/muxcont_2/a0/U4/ZN (AND3_X1)               0.037 &    0.640 f
  rtr_wrap/cb/muxcont_2/U20/ZN (INV_X1)                  0.016 &    0.656 r
  rtr_wrap/cb/muxcont_2/U37/ZN (OAI22_X1)                0.019 &    0.675 f
  rtr_wrap/cb/muxcont_2/U40/ZN (AOI211_X1)               0.072 &    0.747 r
  rtr_wrap/cb/muxcont_2/U41/ZN (INV_X1)                  0.010 &    0.757 f
  rtr_wrap/cb/muxcont_2/U42/ZN (AOI22_X1)                0.047 &    0.804 r
  rtr_wrap/cb/muxcont_2/U44/ZN (NAND4_X1)                0.035 &    0.839 f
  rtr_wrap/cb/muxcont_2/clk_gate_last_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.840 f
  data arrival time                                                 0.840

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_2/clk_gate_last_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.070      1.910
  data required time                                                1.910
  ------------------------------------------------------------------------------
  data required time                                                1.910
  data arrival time                                                -0.840
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.070


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_3/clk_gate_last_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_0/rc1/U7/ZN (NAND2_X1)                     0.046 &    0.204 f
  rtr_wrap/ic_0/rc1/U10/ZN (INV_X1)                      0.017 &    0.221 r
  rtr_wrap/ic_0/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.235 f
  rtr_wrap/ic_0/rc1/U19/ZN (OAI21_X1)                    0.037 &    0.271 r
  rtr_wrap/ic_0/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.316 f
  rtr_wrap/ic_0/rc1/U25/ZN (OAI21_X1)                    0.070 &    0.386 r
  rtr_wrap/ic_0/vcmux/U96/ZN (AOI22_X1)                  0.032 &    0.417 f
  rtr_wrap/ic_0/vcmux/U97/ZN (INV_X1)                    0.042 &    0.460 r
  rtr_wrap/cb/muxcont_3/U3/ZN (NAND3_X1)                 0.023 &    0.483 f
  rtr_wrap/cb/muxcont_3/U4/ZN (NOR2_X1)                  0.085 &    0.567 r
  rtr_wrap/cb/muxcont_3/a0/U2/ZN (NOR3_X1)               0.014 &    0.582 f
  rtr_wrap/cb/muxcont_3/a0/U4/ZN (AND3_X1)               0.034 &    0.616 f
  rtr_wrap/cb/muxcont_3/U20/ZN (INV_X1)                  0.016 &    0.632 r
  rtr_wrap/cb/muxcont_3/U37/ZN (OAI22_X1)                0.019 &    0.651 f
  rtr_wrap/cb/muxcont_3/U40/ZN (AOI211_X1)               0.070 &    0.721 r
  rtr_wrap/cb/muxcont_3/U41/ZN (INV_X1)                  0.009 &    0.730 f
  rtr_wrap/cb/muxcont_3/U42/ZN (AOI22_X1)                0.046 &    0.777 r
  rtr_wrap/cb/muxcont_3/U44/ZN (NAND4_X1)                0.031 &    0.808 f
  rtr_wrap/cb/muxcont_3/clk_gate_last_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.808 f
  data arrival time                                                 0.808

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_3/clk_gate_last_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.070      1.910
  data required time                                                1.910
  ------------------------------------------------------------------------------
  data required time                                                1.910
  data arrival time                                                -0.808
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.102


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_1/clk_gate_last_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  my_xpos[1] (in)                                        0.022 &    0.122 f
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.045 &    0.166 r
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.009 &    0.176 f
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.047 &    0.223 r
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.031 &    0.255 f
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.072 &    0.326 r
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.043 &    0.369 f
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.056 &    0.425 r
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.023 &    0.449 f
  rtr_wrap/cb/muxcont_1/U10/ZN (NOR3_X1)                 0.102 &    0.551 r
  rtr_wrap/cb/muxcont_1/a0/U2/ZN (NOR3_X1)               0.019 &    0.570 f
  rtr_wrap/cb/muxcont_1/a0/U4/ZN (AND3_X1)               0.037 &    0.607 f
  rtr_wrap/cb/muxcont_1/U20/ZN (INV_X1)                  0.016 &    0.623 r
  rtr_wrap/cb/muxcont_1/U37/ZN (OAI22_X1)                0.019 &    0.643 f
  rtr_wrap/cb/muxcont_1/U40/ZN (AOI211_X1)               0.070 &    0.713 r
  rtr_wrap/cb/muxcont_1/U41/ZN (INV_X1)                  0.010 &    0.723 f
  rtr_wrap/cb/muxcont_1/U42/ZN (AOI22_X1)                0.047 &    0.770 r
  rtr_wrap/cb/muxcont_1/U44/ZN (NAND4_X1)                0.034 &    0.803 f
  rtr_wrap/cb/muxcont_1/clk_gate_last_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.803 f
  data arrival time                                                 0.803

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_1/clk_gate_last_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.068      1.912
  data required time                                                1.912
  ------------------------------------------------------------------------------
  data required time                                                1.912
  data arrival time                                                -0.803
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.109


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_0/last_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U24/ZN (OAI21_X1)                0.055 &    0.740 r
  rtr_wrap/cb/muxcont_0/U25/ZN (INV_X1)                  0.016 &    0.756 f
  rtr_wrap/cb/muxcont_0/last_reg_1_/SE (SDFF_X1)         0.000 &    0.756 f
  data arrival time                                                 0.756

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_0/last_reg_1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.756
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.138


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_4/last_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_4/U9/ZN (NAND2_X1)                 0.017 &    0.493 f
  rtr_wrap/cb/muxcont_4/U10/ZN (NOR3_X1)                 0.097 &    0.589 r
  rtr_wrap/cb/muxcont_4/U15/ZN (NAND2_X1)                0.029 &    0.618 f
  rtr_wrap/cb/muxcont_4/U17/ZN (NAND4_X1)                0.028 &    0.646 r
  rtr_wrap/cb/muxcont_4/U18/ZN (AOI21_X1)                0.022 &    0.668 f
  rtr_wrap/cb/muxcont_4/U19/ZN (INV_X1)                  0.032 &    0.700 r
  rtr_wrap/cb/muxcont_4/U21/ZN (OAI21_X1)                0.030 &    0.730 f
  rtr_wrap/cb/muxcont_4/U22/ZN (INV_X1)                  0.024 &    0.755 r
  rtr_wrap/cb/muxcont_4/last_reg_4_/SE (SDFF_X1)         0.000 &    0.755 r
  data arrival time                                                 0.755

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_4/last_reg_4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.755
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.139


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_0/last_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U27/ZN (OAI21_X1)                0.051 &    0.736 r
  rtr_wrap/cb/muxcont_0/U28/ZN (INV_X1)                  0.017 &    0.753 f
  rtr_wrap/cb/muxcont_0/last_reg_2_/SE (SDFF_X1)         0.000 &    0.753 f
  data arrival time                                                 0.753

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_0/last_reg_2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.753
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.141


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.498 f
  rtr_wrap/ic_1/ibuf1/U68/ZN (OR2_X1)                    0.066 &    0.564 f
  rtr_wrap/ic_1/ibuf1/U69/ZN (INV_X1)                    0.015 &    0.579 r
  rtr_wrap/ic_1/ibuf1/U72/ZN (NAND3_X1)                  0.017 &    0.597 f
  rtr_wrap/ic_1/ibuf1/U73/ZN (NAND2_X1)                  0.021 &    0.617 r
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.617 r
  data arrival time                                                 0.617

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.217      1.763
  data required time                                                1.763
  ------------------------------------------------------------------------------
  data required time                                                1.763
  data arrival time                                                -0.617
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.146


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_4/last_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_4/U9/ZN (NAND2_X1)                 0.017 &    0.493 f
  rtr_wrap/cb/muxcont_4/U10/ZN (NOR3_X1)                 0.097 &    0.589 r
  rtr_wrap/cb/muxcont_4/U15/ZN (NAND2_X1)                0.029 &    0.618 f
  rtr_wrap/cb/muxcont_4/U17/ZN (NAND4_X1)                0.028 &    0.646 r
  rtr_wrap/cb/muxcont_4/U18/ZN (AOI21_X1)                0.022 &    0.668 f
  rtr_wrap/cb/muxcont_4/U19/ZN (INV_X1)                  0.032 &    0.700 r
  rtr_wrap/cb/muxcont_4/U27/ZN (OAI21_X1)                0.024 &    0.725 f
  rtr_wrap/cb/muxcont_4/U28/ZN (INV_X1)                  0.022 &    0.747 r
  rtr_wrap/cb/muxcont_4/last_reg_2_/SE (SDFF_X1)         0.000 &    0.747 r
  data arrival time                                                 0.747

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_4/last_reg_2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.747
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.147


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_4/last_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_4/U9/ZN (NAND2_X1)                 0.017 &    0.493 f
  rtr_wrap/cb/muxcont_4/U10/ZN (NOR3_X1)                 0.097 &    0.589 r
  rtr_wrap/cb/muxcont_4/U15/ZN (NAND2_X1)                0.029 &    0.618 f
  rtr_wrap/cb/muxcont_4/U17/ZN (NAND4_X1)                0.028 &    0.646 r
  rtr_wrap/cb/muxcont_4/U18/ZN (AOI21_X1)                0.022 &    0.668 f
  rtr_wrap/cb/muxcont_4/U19/ZN (INV_X1)                  0.032 &    0.700 r
  rtr_wrap/cb/muxcont_4/U24/ZN (OAI21_X1)                0.023 &    0.723 f
  rtr_wrap/cb/muxcont_4/U25/ZN (INV_X1)                  0.022 &    0.745 r
  rtr_wrap/cb/muxcont_4/last_reg_1_/SE (SDFF_X1)         0.000 &    0.745 r
  data arrival time                                                 0.745

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_4/last_reg_1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.745
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.148


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_0/last_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_0/U10/ZN (NOR4_X1)                 0.018 &    0.494 f
  rtr_wrap/cb/muxcont_0/FE_OFC347_req_1/Z (CLKBUF_X1)    0.045 &    0.539 f
  rtr_wrap/cb/muxcont_0/U15/ZN (NAND2_X1)                0.024 &    0.563 r
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.031 &    0.594 f
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.071 &    0.665 r
  rtr_wrap/cb/muxcont_0/U19/ZN (INV_X1)                  0.020 &    0.685 f
  rtr_wrap/cb/muxcont_0/U21/ZN (OAI21_X1)                0.044 &    0.729 r
  rtr_wrap/cb/muxcont_0/U22/ZN (INV_X1)                  0.017 &    0.746 f
  rtr_wrap/cb/muxcont_0/last_reg_4_/SE (SDFF_X1)         0.000 &    0.746 f
  data arrival time                                                 0.746

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_0/last_reg_4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.746
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.148


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_2/last_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U19/ZN (INV_X1)                  0.030 &    0.692 r
  rtr_wrap/cb/muxcont_2/U21/ZN (OAI21_X1)                0.026 &    0.718 f
  rtr_wrap/cb/muxcont_2/U22/ZN (INV_X1)                  0.024 &    0.742 r
  rtr_wrap/cb/muxcont_2/last_reg_4_/SE (SDFF_X1)         0.000 &    0.742 r
  data arrival time                                                 0.742

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_2/last_reg_4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.742
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.152


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_2/last_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U19/ZN (INV_X1)                  0.030 &    0.692 r
  rtr_wrap/cb/muxcont_2/U24/ZN (OAI21_X1)                0.025 &    0.717 f
  rtr_wrap/cb/muxcont_2/U25/ZN (INV_X1)                  0.024 &    0.741 r
  rtr_wrap/cb/muxcont_2/last_reg_1_/SE (SDFF_X1)         0.000 &    0.741 r
  data arrival time                                                 0.741

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_2/last_reg_1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.741
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.152


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U64/ZN (OAI21_X1)                  0.038 &    0.490 f
  rtr_wrap/ic_4/ibuf1/U68/ZN (OR2_X1)                    0.068 &    0.558 f
  rtr_wrap/ic_4/ibuf1/U69/ZN (INV_X1)                    0.016 &    0.574 r
  rtr_wrap/ic_4/ibuf1/U72/ZN (NAND3_X1)                  0.017 &    0.591 f
  rtr_wrap/ic_4/ibuf1/U73/ZN (NAND2_X1)                  0.019 &    0.610 r
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.610 r
  data arrival time                                                 0.610

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.218      1.762
  data required time                                                1.762
  ------------------------------------------------------------------------------
  data required time                                                1.762
  data arrival time                                                -0.610
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.152


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_4/last_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_4/U9/ZN (NAND2_X1)                 0.017 &    0.493 f
  rtr_wrap/cb/muxcont_4/U10/ZN (NOR3_X1)                 0.097 &    0.589 r
  rtr_wrap/cb/muxcont_4/U15/ZN (NAND2_X1)                0.029 &    0.618 f
  rtr_wrap/cb/muxcont_4/U17/ZN (NAND4_X1)                0.028 &    0.646 r
  rtr_wrap/cb/muxcont_4/U18/ZN (AOI21_X1)                0.022 &    0.668 f
  rtr_wrap/cb/muxcont_4/FE_RC_4_0/ZN (OAI21_X1)          0.065 &    0.733 r
  rtr_wrap/cb/muxcont_4/last_reg_0_/SE (SDFF_X1)         0.000 &    0.733 r
  data arrival time                                                 0.733

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_4/last_reg_0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.091      1.889
  data required time                                                1.889
  ------------------------------------------------------------------------------
  data required time                                                1.889
  data arrival time                                                -0.733
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.155


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_2/last_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U19/ZN (INV_X1)                  0.030 &    0.692 r
  rtr_wrap/cb/muxcont_2/U27/ZN (OAI21_X1)                0.024 &    0.716 f
  rtr_wrap/cb/muxcont_2/U28/ZN (INV_X1)                  0.022 &    0.738 r
  rtr_wrap/cb/muxcont_2/last_reg_2_/SE (SDFF_X1)         0.000 &    0.738 r
  data arrival time                                                 0.738

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_2/last_reg_2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.738
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.155


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_2/last_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/FE_RC_2_0/ZN (OAI21_X1)          0.065 &    0.728 r
  rtr_wrap/cb/muxcont_2/last_reg_0_/SE (SDFF_X1)         0.000 &    0.728 r
  data arrival time                                                 0.728

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_2/last_reg_0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.728
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.161


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_4/last_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_4/U9/ZN (NAND2_X1)                 0.017 &    0.493 f
  rtr_wrap/cb/muxcont_4/U10/ZN (NOR3_X1)                 0.097 &    0.589 r
  rtr_wrap/cb/muxcont_4/U15/ZN (NAND2_X1)                0.029 &    0.618 f
  rtr_wrap/cb/muxcont_4/U17/ZN (NAND4_X1)                0.028 &    0.646 r
  rtr_wrap/cb/muxcont_4/U18/ZN (AOI21_X1)                0.022 &    0.668 f
  rtr_wrap/cb/muxcont_4/U30/ZN (AOI21_X1)                0.059 &    0.727 r
  rtr_wrap/cb/muxcont_4/last_reg_3_/SE (SDFF_X1)         0.000 &    0.727 r
  data arrival time                                                 0.727

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_4/last_reg_3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.727
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.161


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.498 f
  rtr_wrap/ic_1/ibuf1/U68/ZN (OR2_X1)                    0.066 &    0.564 f
  rtr_wrap/ic_1/ibuf1/U85/ZN (OAI21_X1)                  0.037 &    0.601 r
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_0_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.601 r
  data arrival time                                                 0.601

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_0_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.218      1.762
  data required time                                                1.762
  ------------------------------------------------------------------------------
  data required time                                                1.762
  data arrival time                                                -0.601
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.161


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U64/ZN (OAI21_X1)                  0.038 &    0.490 f
  rtr_wrap/ic_4/ibuf1/U68/ZN (OR2_X1)                    0.068 &    0.558 f
  rtr_wrap/ic_4/ibuf1/U85/ZN (OAI21_X1)                  0.038 &    0.596 r
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_0_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.596 r
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_0_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.220      1.760
  data required time                                                1.760
  ------------------------------------------------------------------------------
  data required time                                                1.760
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.164


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.498 f
  rtr_wrap/ic_1/ibuf1/U68/ZN (OR2_X1)                    0.066 &    0.564 f
  rtr_wrap/ic_1/ibuf1/U88/ZN (OAI21_X1)                  0.032 &    0.596 r
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_2_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.596 r
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_2_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.218      1.762
  data required time                                                1.762
  ------------------------------------------------------------------------------
  data required time                                                1.762
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.166


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.498 f
  rtr_wrap/ic_1/ibuf1/U68/ZN (OR2_X1)                    0.066 &    0.564 f
  rtr_wrap/ic_1/ibuf1/U90/ZN (OAI21_X1)                  0.030 &    0.595 r
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_3_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.595 r
  data arrival time                                                 0.595

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_3_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.218      1.762
  data required time                                                1.762
  ------------------------------------------------------------------------------
  data required time                                                1.762
  data arrival time                                                -0.595
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.168


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_0/last_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  my_xpos[1] (in)                                        0.022 &    0.122 f
  rtr_wrap/ic_2/rc1/U7/ZN (NAND2_X1)                     0.054 &    0.176 r
  rtr_wrap/ic_2/rc1/U10/ZN (INV_X1)                      0.009 &    0.184 f
  rtr_wrap/ic_2/rc1/U11/ZN (AOI21_X1)                    0.045 &    0.230 r
  rtr_wrap/ic_2/rc1/U19/ZN (OAI21_X1)                    0.031 &    0.260 f
  rtr_wrap/ic_2/rc1/U23/ZN (OAI221_X1)                   0.067 &    0.327 r
  rtr_wrap/ic_2/rc1/U25/ZN (OAI21_X1)                    0.042 &    0.369 f
  rtr_wrap/ic_2/vcmux/U96/ZN (AOI22_X1)                  0.054 &    0.422 r
  rtr_wrap/ic_2/vcmux/U97/ZN (INV_X1)                    0.023 &    0.446 f
  rtr_wrap/cb/muxcont_0/U12/ZN (NOR4_X1)                 0.127 &    0.573 r
  rtr_wrap/cb/muxcont_0/U16/ZN (NAND2_X1)                0.029 &    0.602 f
  rtr_wrap/cb/muxcont_0/U17/ZN (NAND4_X1)                0.032 &    0.634 r
  rtr_wrap/cb/muxcont_0/U18/ZN (AOI21_X1)                0.022 &    0.656 f
  rtr_wrap/cb/muxcont_0/FE_RC_0_0/ZN (OAI21_X1)          0.064 &    0.720 r
  rtr_wrap/cb/muxcont_0/last_reg_0_/SE (SDFF_X1)         0.000 &    0.720 r
  data arrival time                                                 0.720

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_0/last_reg_0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.091      1.889
  data required time                                                1.889
  ------------------------------------------------------------------------------
  data required time                                                1.889
  data arrival time                                                -0.720
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.168


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U64/ZN (OAI21_X1)                  0.038 &    0.490 f
  rtr_wrap/ic_4/ibuf1/U68/ZN (OR2_X1)                    0.068 &    0.558 f
  rtr_wrap/ic_4/ibuf1/U88/ZN (OAI21_X1)                  0.033 &    0.591 r
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_2_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.591 r
  data arrival time                                                 0.591

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_2_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.220      1.760
  data required time                                                1.760
  ------------------------------------------------------------------------------
  data required time                                                1.760
  data arrival time                                                -0.591
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.169


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_2/last_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_2/U9/ZN (NAND2_X1)                 0.017 &    0.475 f
  rtr_wrap/cb/muxcont_2/U10/ZN (NOR3_X1)                 0.108 &    0.583 r
  rtr_wrap/cb/muxcont_2/U15/ZN (NAND2_X1)                0.028 &    0.611 f
  rtr_wrap/cb/muxcont_2/U17/ZN (NAND4_X1)                0.029 &    0.640 r
  rtr_wrap/cb/muxcont_2/U18/ZN (AOI21_X1)                0.022 &    0.663 f
  rtr_wrap/cb/muxcont_2/U30/ZN (AOI21_X1)                0.057 &    0.719 r
  rtr_wrap/cb/muxcont_2/last_reg_3_/SE (SDFF_X1)         0.000 &    0.719 r
  data arrival time                                                 0.719

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_2/last_reg_3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.719
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.169


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_1/last_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_1/U10/ZN (NOR3_X1)                 0.027 &    0.503 f
  rtr_wrap/cb/muxcont_1/U15/ZN (NAND2_X1)                0.024 &    0.527 r
  rtr_wrap/cb/muxcont_1/U17/ZN (NAND4_X1)                0.031 &    0.558 f
  rtr_wrap/cb/muxcont_1/U18/ZN (AOI21_X1)                0.071 &    0.629 r
  rtr_wrap/cb/muxcont_1/U19/ZN (INV_X1)                  0.021 &    0.650 f
  rtr_wrap/cb/muxcont_1/U24/ZN (OAI21_X1)                0.057 &    0.706 r
  rtr_wrap/cb/muxcont_1/U25/ZN (INV_X1)                  0.017 &    0.723 f
  rtr_wrap/cb/muxcont_1/last_reg_1_/SE (SDFF_X1)         0.000 &    0.723 f
  data arrival time                                                 0.723

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_1/last_reg_1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.723
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.170


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U64/ZN (OAI21_X1)                  0.038 &    0.490 f
  rtr_wrap/ic_4/ibuf1/U68/ZN (OR2_X1)                    0.068 &    0.558 f
  rtr_wrap/ic_4/ibuf1/U90/ZN (OAI21_X1)                  0.030 &    0.588 r
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_3_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.588 r
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_3_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.220      1.760
  data required time                                                1.760
  ------------------------------------------------------------------------------
  data required time                                                1.760
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.173


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_1/last_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_0/rc0/U8/ZN (NOR2_X1)                      0.035 &    0.194 f
  rtr_wrap/ic_0/rc0/U27/ZN (AOI211_X1)                   0.074 &    0.267 r
  rtr_wrap/ic_0/rc0/U29/ZN (NAND4_X1)                    0.055 &    0.322 f
  rtr_wrap/ic_0/rc0/U31/ZN (OAI21_X1)                    0.086 &    0.408 r
  rtr_wrap/ic_0/vcmux/U94/ZN (AOI22_X1)                  0.027 &    0.435 f
  rtr_wrap/ic_0/vcmux/U95/ZN (INV_X1)                    0.042 &    0.477 r
  rtr_wrap/cb/muxcont_1/U4/ZN (NOR3_X1)                  0.012 &    0.488 f
  rtr_wrap/cb/muxcont_1/FE_OFC6_req_0/Z (CLKBUF_X1)      0.055 &    0.543 f
  rtr_wrap/cb/muxcont_1/a0/U2/ZN (NOR3_X1)               0.048 &    0.591 r
  rtr_wrap/cb/muxcont_1/a0/U4/ZN (AND3_X1)               0.048 &    0.639 r
  rtr_wrap/cb/muxcont_1/U20/ZN (INV_X1)                  0.010 &    0.650 f
  rtr_wrap/cb/muxcont_1/U21/ZN (OAI21_X1)                0.052 &    0.702 r
  rtr_wrap/cb/muxcont_1/U22/ZN (INV_X1)                  0.018 &    0.719 f
  rtr_wrap/cb/muxcont_1/last_reg_4_/SE (SDFF_X1)         0.000 &    0.719 f
  data arrival time                                                 0.719

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_1/last_reg_4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.719
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.174


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_0/last_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  my_xpos[1] (in)                                        0.022 &    0.122 f
  rtr_wrap/ic_0/rc1/U7/ZN (NAND2_X1)                     0.051 &    0.173 r
  rtr_wrap/ic_0/rc1/U10/ZN (INV_X1)                      0.009 &    0.182 f
  rtr_wrap/ic_0/rc1/U11/ZN (AOI21_X1)                    0.045 &    0.227 r
  rtr_wrap/ic_0/rc1/U19/ZN (OAI21_X1)                    0.030 &    0.257 f
  rtr_wrap/ic_0/rc1/U23/ZN (OAI221_X1)                   0.072 &    0.329 r
  rtr_wrap/ic_0/rc1/U25/ZN (OAI21_X1)                    0.042 &    0.370 f
  rtr_wrap/ic_0/vcmux/U96/ZN (AOI22_X1)                  0.059 &    0.429 r
  rtr_wrap/ic_0/vcmux/U97/ZN (INV_X1)                    0.024 &    0.453 f
  rtr_wrap/cb/muxcont_0/U4/ZN (NOR4_X1)                  0.081 &    0.534 r
  rtr_wrap/cb/muxcont_0/a0/FE_OFC348_grt0_0/Z (CLKBUF_X1)
                                                         0.071 &    0.605 r
  rtr_wrap/cb/muxcont_0/a0/U2/ZN (NOR3_X1)               0.015 &    0.620 f
  rtr_wrap/cb/muxcont_0/a0/U5/ZN (AND2_X1)               0.038 &    0.658 f
  rtr_wrap/cb/muxcont_0/U30/ZN (AOI21_X1)                0.053 &    0.711 r
  rtr_wrap/cb/muxcont_0/last_reg_3_/SE (SDFF_X1)         0.000 &    0.712 r
  data arrival time                                                 0.712

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_0/last_reg_3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.091      1.889
  data required time                                                1.889
  ------------------------------------------------------------------------------
  data required time                                                1.889
  data arrival time                                                -0.712
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.177


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_3/last_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_4/rc1/U8/ZN (NOR2_X1)                      0.041 &    0.199 f
  rtr_wrap/ic_4/rc1/U27/ZN (AOI211_X1)                   0.074 &    0.273 r
  rtr_wrap/ic_4/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.322 f
  rtr_wrap/ic_4/rc1/U31/ZN (OAI21_X1)                    0.088 &    0.410 r
  rtr_wrap/ic_4/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.445 f
  rtr_wrap/ic_4/vcmux/U95/ZN (INV_X1)                    0.042 &    0.486 r
  rtr_wrap/cb/muxcont_3/U8/ZN (NOR2_X1)                  0.016 &    0.503 f
  rtr_wrap/cb/muxcont_3/U14/ZN (NAND2_X1)                0.021 &    0.524 r
  rtr_wrap/cb/muxcont_3/U17/ZN (NAND4_X1)                0.029 &    0.554 f
  rtr_wrap/cb/muxcont_3/U18/ZN (AOI21_X1)                0.071 &    0.624 r
  rtr_wrap/cb/muxcont_3/U19/ZN (INV_X1)                  0.020 &    0.645 f
  rtr_wrap/cb/muxcont_3/U21/ZN (OAI21_X1)                0.055 &    0.700 r
  rtr_wrap/cb/muxcont_3/U22/ZN (INV_X1)                  0.016 &    0.716 f
  rtr_wrap/cb/muxcont_3/last_reg_4_/SE (SDFF_X1)         0.000 &    0.716 f
  data arrival time                                                 0.716

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_3/last_reg_4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.716
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.178


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_3/last_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_4/rc1/U8/ZN (NOR2_X1)                      0.041 &    0.199 f
  rtr_wrap/ic_4/rc1/U27/ZN (AOI211_X1)                   0.074 &    0.273 r
  rtr_wrap/ic_4/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.322 f
  rtr_wrap/ic_4/rc1/U31/ZN (OAI21_X1)                    0.088 &    0.410 r
  rtr_wrap/ic_4/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.445 f
  rtr_wrap/ic_4/vcmux/U95/ZN (INV_X1)                    0.042 &    0.486 r
  rtr_wrap/cb/muxcont_3/U8/ZN (NOR2_X1)                  0.016 &    0.503 f
  rtr_wrap/cb/muxcont_3/U14/ZN (NAND2_X1)                0.021 &    0.524 r
  rtr_wrap/cb/muxcont_3/U17/ZN (NAND4_X1)                0.029 &    0.554 f
  rtr_wrap/cb/muxcont_3/U18/ZN (AOI21_X1)                0.071 &    0.624 r
  rtr_wrap/cb/muxcont_3/U19/ZN (INV_X1)                  0.020 &    0.645 f
  rtr_wrap/cb/muxcont_3/U27/ZN (OAI21_X1)                0.051 &    0.696 r
  rtr_wrap/cb/muxcont_3/U28/ZN (INV_X1)                  0.016 &    0.711 f
  rtr_wrap/cb/muxcont_3/last_reg_2_/SE (SDFF_X1)         0.000 &    0.711 f
  data arrival time                                                 0.711

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_3/last_reg_2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.711
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.183


  Startpoint: my_xpos[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_1/last_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[0] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U5/ZN (NOR2_X1)                      0.034 &    0.193 f
  rtr_wrap/ic_1/rc1/U27/ZN (AOI211_X1)                   0.070 &    0.263 r
  rtr_wrap/ic_1/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.312 f
  rtr_wrap/ic_1/rc1/U31/ZN (OAI21_X1)                    0.089 &    0.401 r
  rtr_wrap/ic_1/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.435 f
  rtr_wrap/ic_1/vcmux/U95/ZN (INV_X1)                    0.041 &    0.476 r
  rtr_wrap/cb/muxcont_1/U10/ZN (NOR3_X1)                 0.027 &    0.503 f
  rtr_wrap/cb/muxcont_1/U15/ZN (NAND2_X1)                0.024 &    0.527 r
  rtr_wrap/cb/muxcont_1/U17/ZN (NAND4_X1)                0.031 &    0.558 f
  rtr_wrap/cb/muxcont_1/U18/ZN (AOI21_X1)                0.071 &    0.629 r
  rtr_wrap/cb/muxcont_1/U19/ZN (INV_X1)                  0.021 &    0.650 f
  rtr_wrap/cb/muxcont_1/U27/ZN (OAI21_X1)                0.046 &    0.695 r
  rtr_wrap/cb/muxcont_1/U28/ZN (INV_X1)                  0.015 &    0.710 f
  rtr_wrap/cb/muxcont_1/last_reg_2_/SE (SDFF_X1)         0.000 &    0.710 f
  data arrival time                                                 0.710

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_1/last_reg_2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.710
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.184


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_3/last_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_4/rc1/U8/ZN (NOR2_X1)                      0.041 &    0.199 f
  rtr_wrap/ic_4/rc1/U27/ZN (AOI211_X1)                   0.074 &    0.273 r
  rtr_wrap/ic_4/rc1/U29/ZN (NAND4_X1)                    0.049 &    0.322 f
  rtr_wrap/ic_4/rc1/U31/ZN (OAI21_X1)                    0.088 &    0.410 r
  rtr_wrap/ic_4/vcmux/U94/ZN (AOI22_X1)                  0.034 &    0.445 f
  rtr_wrap/ic_4/vcmux/U95/ZN (INV_X1)                    0.042 &    0.486 r
  rtr_wrap/cb/muxcont_3/U8/ZN (NOR2_X1)                  0.016 &    0.503 f
  rtr_wrap/cb/muxcont_3/U14/ZN (NAND2_X1)                0.021 &    0.524 r
  rtr_wrap/cb/muxcont_3/U17/ZN (NAND4_X1)                0.029 &    0.554 f
  rtr_wrap/cb/muxcont_3/U18/ZN (AOI21_X1)                0.071 &    0.624 r
  rtr_wrap/cb/muxcont_3/U19/ZN (INV_X1)                  0.020 &    0.645 f
  rtr_wrap/cb/muxcont_3/U24/ZN (OAI21_X1)                0.045 &    0.690 r
  rtr_wrap/cb/muxcont_3/U25/ZN (INV_X1)                  0.015 &    0.705 f
  rtr_wrap/cb/muxcont_3/last_reg_1_/SE (SDFF_X1)         0.000 &    0.705 f
  data arrival time                                                 0.705

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_3/last_reg_1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.705
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.190


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_1/last_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  my_xpos[1] (in)                                        0.022 &    0.122 f
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.045 &    0.166 r
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.009 &    0.176 f
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.047 &    0.223 r
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.031 &    0.255 f
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.072 &    0.326 r
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.043 &    0.369 f
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.056 &    0.425 r
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.023 &    0.449 f
  rtr_wrap/cb/muxcont_1/U10/ZN (NOR3_X1)                 0.102 &    0.551 r
  rtr_wrap/cb/muxcont_1/U15/ZN (NAND2_X1)                0.030 &    0.581 f
  rtr_wrap/cb/muxcont_1/U17/ZN (NAND4_X1)                0.030 &    0.611 r
  rtr_wrap/cb/muxcont_1/U18/ZN (AOI21_X1)                0.022 &    0.633 f
  rtr_wrap/cb/muxcont_1/FE_RC_1_0/ZN (OAI21_X1)          0.064 &    0.697 r
  rtr_wrap/cb/muxcont_1/last_reg_0_/SE (SDFF_X1)         0.000 &    0.697 r
  data arrival time                                                 0.697

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_1/last_reg_0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.091      1.889
  data required time                                                1.889
  ------------------------------------------------------------------------------
  data required time                                                1.889
  data arrival time                                                -0.697
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.192


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_1/last_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  my_xpos[1] (in)                                        0.022 &    0.122 f
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.045 &    0.166 r
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.009 &    0.176 f
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.047 &    0.223 r
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.031 &    0.255 f
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.072 &    0.326 r
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.043 &    0.369 f
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.056 &    0.425 r
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.023 &    0.449 f
  rtr_wrap/cb/muxcont_1/U10/ZN (NOR3_X1)                 0.102 &    0.551 r
  rtr_wrap/cb/muxcont_1/U15/ZN (NAND2_X1)                0.030 &    0.581 f
  rtr_wrap/cb/muxcont_1/U17/ZN (NAND4_X1)                0.030 &    0.611 r
  rtr_wrap/cb/muxcont_1/U18/ZN (AOI21_X1)                0.022 &    0.633 f
  rtr_wrap/cb/muxcont_1/U30/ZN (AOI21_X1)                0.057 &    0.690 r
  rtr_wrap/cb/muxcont_1/last_reg_3_/SE (SDFF_X1)         0.000 &    0.690 r
  data arrival time                                                 0.690

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_1/last_reg_3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.690
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.198


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_3/last_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_3/U9/ZN (NAND3_X1)                 0.025 &    0.482 f
  rtr_wrap/cb/muxcont_3/U10/ZN (NOR2_X1)                 0.063 &    0.545 r
  rtr_wrap/cb/muxcont_3/U15/ZN (NAND2_X1)                0.027 &    0.572 f
  rtr_wrap/cb/muxcont_3/U17/ZN (NAND4_X1)                0.026 &    0.599 r
  rtr_wrap/cb/muxcont_3/U18/ZN (AOI21_X1)                0.021 &    0.620 f
  rtr_wrap/cb/muxcont_3/FE_RC_3_0/ZN (OAI21_X1)          0.067 &    0.687 r
  rtr_wrap/cb/muxcont_3/last_reg_0_/SE (SDFF_X1)         0.000 &    0.687 r
  data arrival time                                                 0.687

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_3/last_reg_0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.687
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.201


  Startpoint: my_xpos[1] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/cb/muxcont_3/last_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  my_xpos[1] (in)                                        0.059 &    0.159 r
  rtr_wrap/ic_1/rc1/U7/ZN (NAND2_X1)                     0.040 &    0.198 f
  rtr_wrap/ic_1/rc1/U10/ZN (INV_X1)                      0.017 &    0.216 r
  rtr_wrap/ic_1/rc1/U11/ZN (AOI21_X1)                    0.014 &    0.230 f
  rtr_wrap/ic_1/rc1/U19/ZN (OAI21_X1)                    0.038 &    0.268 r
  rtr_wrap/ic_1/rc1/U23/ZN (OAI221_X1)                   0.045 &    0.313 f
  rtr_wrap/ic_1/rc1/U25/ZN (OAI21_X1)                    0.073 &    0.385 r
  rtr_wrap/ic_1/vcmux/U96/ZN (AOI22_X1)                  0.030 &    0.416 f
  rtr_wrap/ic_1/vcmux/U97/ZN (INV_X1)                    0.042 &    0.458 r
  rtr_wrap/cb/muxcont_3/U9/ZN (NAND3_X1)                 0.025 &    0.482 f
  rtr_wrap/cb/muxcont_3/U10/ZN (NOR2_X1)                 0.063 &    0.545 r
  rtr_wrap/cb/muxcont_3/U15/ZN (NAND2_X1)                0.027 &    0.572 f
  rtr_wrap/cb/muxcont_3/U17/ZN (NAND4_X1)                0.026 &    0.599 r
  rtr_wrap/cb/muxcont_3/U18/ZN (AOI21_X1)                0.021 &    0.620 f
  rtr_wrap/cb/muxcont_3/U30/ZN (AOI21_X1)                0.063 &    0.683 r
  rtr_wrap/cb/muxcont_3/last_reg_3_/SE (SDFF_X1)         0.000 &    0.683 r
  data arrival time                                                 0.683

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/cb/muxcont_3/last_reg_3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.683
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.205


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_4_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.498 f
  rtr_wrap/ic_1/ibuf1/U65/ZN (INV_X1)                    0.020 &    0.518 r
  rtr_wrap/ic_1/ibuf1/U66/ZN (NAND3_X1)                  0.021 &    0.539 f
  rtr_wrap/ic_1/ibuf1/U67/ZN (NAND2_X1)                  0.018 &    0.557 r
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_4_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.557 r
  data arrival time                                                 0.557

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/clk_gate_ram_reg_4_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.216      1.764
  data required time                                                1.764
  ------------------------------------------------------------------------------
  data required time                                                1.764
  data arrival time                                                -0.557
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.206


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_2 (in)                                            0.025 &    0.125 r
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.117 &    0.242 r
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.068 &    0.310 f
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.060 &    0.370 r
  rtr_wrap/ic_2/ibuf1/U64/ZN (OAI21_X1)                  0.039 &    0.409 f
  rtr_wrap/ic_2/ibuf1/U68/ZN (OR2_X1)                    0.067 &    0.477 f
  rtr_wrap/ic_2/ibuf1/U85/ZN (OAI21_X1)                  0.040 &    0.516 r
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_0_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.516 r
  data arrival time                                                 0.516

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_0_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.219      1.761
  data required time                                                1.761
  ------------------------------------------------------------------------------
  data required time                                                1.761
  data arrival time                                                -0.516
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.245


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_2 (in)                                            0.025 &    0.125 r
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.117 &    0.242 r
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.068 &    0.310 f
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.060 &    0.370 r
  rtr_wrap/ic_2/ibuf1/U64/ZN (OAI21_X1)                  0.039 &    0.409 f
  rtr_wrap/ic_2/ibuf1/U68/ZN (OR2_X1)                    0.067 &    0.477 f
  rtr_wrap/ic_2/ibuf1/U90/ZN (OAI21_X1)                  0.031 &    0.508 r
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_3_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.508 r
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_3_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.218      1.762
  data required time                                                1.762
  ------------------------------------------------------------------------------
  data required time                                                1.762
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.254


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/d_cnt_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U83/ZN (NAND3_X1)                  0.058 &    0.519 f
  rtr_wrap/ic_1/ibuf1/U92/ZN (INV_X1)                    0.024 &    0.543 r
  rtr_wrap/ic_1/ibuf1/U95/ZN (AOI22_X1)                  0.020 &    0.564 f
  rtr_wrap/ic_1/ibuf1/U277/ZN (OAI211_X1)                0.031 &    0.595 r
  rtr_wrap/ic_1/ibuf1/U278/ZN (OAI221_X1)                0.037 &    0.632 f
  rtr_wrap/ic_1/ibuf1/d_cnt_reg_3_/SE (SDFF_X1)          0.000 &    0.632 f
  data arrival time                                                 0.632

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/d_cnt_reg_3_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.632
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.259


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.462 f
  rtr_wrap/ic_0/ibuf1/U68/ZN (OR2_X1)                    0.066 &    0.528 f
  rtr_wrap/ic_0/ibuf1/U69/ZN (INV_X1)                    0.015 &    0.543 r
  rtr_wrap/ic_0/ibuf1/U72/ZN (NAND3_X1)                  0.017 &    0.561 f
  rtr_wrap/ic_0/ibuf1/U73/ZN (NAND2_X1)                  0.019 &    0.579 r
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.579 r
  data arrival time                                                 0.579

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.138      1.842
  data required time                                                1.842
  ------------------------------------------------------------------------------
  data required time                                                1.842
  data arrival time                                                -0.579
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.263


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U83/ZN (NAND3_X1)                  0.058 &    0.519 f
  rtr_wrap/ic_1/ibuf1/U96/ZN (NOR2_X1)                   0.048 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U97/ZN (AOI22_X1)                  0.025 &    0.593 f
  rtr_wrap/ic_1/ibuf1/U98/ZN (OAI21_X1)                  0.029 &    0.621 r
  rtr_wrap/ic_1/ibuf1/d_cnt_reg_2_/SE (SDFF_X1)          0.000 &    0.621 r
  data arrival time                                                 0.621

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.621
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.270


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/d_cnt_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.511 f
  rtr_wrap/ic_4/ibuf1/U92/ZN (INV_X1)                    0.024 &    0.535 r
  rtr_wrap/ic_4/ibuf1/U95/ZN (AOI22_X1)                  0.019 &    0.555 f
  rtr_wrap/ic_4/ibuf1/U277/ZN (OAI211_X1)                0.029 &    0.584 r
  rtr_wrap/ic_4/ibuf1/U278/ZN (OAI221_X1)                0.036 &    0.620 f
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_3_/SE (SDFF_X1)          0.000 &    0.620 f
  data arrival time                                                 0.620

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_3_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.620
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.271


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.511 f
  rtr_wrap/ic_4/ibuf1/U96/ZN (NOR2_X1)                   0.047 &    0.558 r
  rtr_wrap/ic_4/ibuf1/U97/ZN (AOI22_X1)                  0.025 &    0.584 f
  rtr_wrap/ic_4/ibuf1/U98/ZN (OAI21_X1)                  0.028 &    0.612 r
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_2_/SE (SDFF_X1)          0.000 &    0.612 r
  data arrival time                                                 0.612

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.612
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.280


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.462 f
  rtr_wrap/ic_0/ibuf1/U68/ZN (OR2_X1)                    0.066 &    0.528 f
  rtr_wrap/ic_0/ibuf1/U88/ZN (OAI21_X1)                  0.032 &    0.560 r
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.560 r
  data arrival time                                                 0.560

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.560
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.280


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U183/ZN (NOR2_X1)                        0.064 &    0.580 r
  rtr_wrap/ic_1/ibuf1/U39/ZN (INV_X1)                    0.031 &    0.611 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__7_/SE (SDFF_X1)         0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.280


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U183/ZN (NOR2_X1)                        0.064 &    0.580 r
  rtr_wrap/ic_1/ibuf1/U39/ZN (INV_X1)                    0.031 &    0.611 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__7_/SE (SDFF_X1)         0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.280


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U183/ZN (NOR2_X1)                        0.064 &    0.580 r
  rtr_wrap/ic_1/ibuf1/U39/ZN (INV_X1)                    0.031 &    0.611 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__7_/SE (SDFF_X1)         0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.280


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U183/ZN (NOR2_X1)                        0.064 &    0.580 r
  rtr_wrap/ic_1/ibuf1/U39/ZN (INV_X1)                    0.031 &    0.611 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__7_/SE (SDFF_X1)         0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.280


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U183/ZN (NOR2_X1)                        0.064 &    0.580 r
  rtr_wrap/ic_1/ibuf1/U39/ZN (INV_X1)                    0.031 &    0.611 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__7_/SE (SDFF_X1)         0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.280


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.462 f
  rtr_wrap/ic_0/ibuf1/U68/ZN (OR2_X1)                    0.066 &    0.528 f
  rtr_wrap/ic_0/ibuf1/U85/ZN (OAI21_X1)                  0.033 &    0.561 r
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.561 r
  data arrival time                                                 0.561

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.561
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.281


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U196/ZN (NOR2_X1)                        0.066 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U38/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__19_/SE (SDFF_X1)        0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.281


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U196/ZN (NOR2_X1)                        0.066 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U38/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__19_/SE (SDFF_X1)        0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.281


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U196/ZN (NOR2_X1)                        0.066 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U38/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__19_/SE (SDFF_X1)        0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.281


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U196/ZN (NOR2_X1)                        0.066 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U38/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__19_/SE (SDFF_X1)        0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.281


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U196/ZN (NOR2_X1)                        0.066 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U38/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__19_/SE (SDFF_X1)        0.000 &    0.611 f
  data arrival time                                                 0.611

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.611
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.281


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U194/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U33/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__17_/SE (SDFF_X1)        0.000 &    0.610 f
  data arrival time                                                 0.610

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.610
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U194/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U33/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__17_/SE (SDFF_X1)        0.000 &    0.610 f
  data arrival time                                                 0.610

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.610
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U194/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U33/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__17_/SE (SDFF_X1)        0.000 &    0.610 f
  data arrival time                                                 0.610

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.610
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U194/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U33/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__17_/SE (SDFF_X1)        0.000 &    0.610 f
  data arrival time                                                 0.610

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.610
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U194/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U33/ZN (INV_X1)                    0.029 &    0.610 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__17_/SE (SDFF_X1)        0.000 &    0.610 f
  data arrival time                                                 0.610

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.610
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U192/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U28/ZN (INV_X1)                    0.029 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__15_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U192/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U28/ZN (INV_X1)                    0.029 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__15_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U192/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U28/ZN (INV_X1)                    0.029 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__15_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U192/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U28/ZN (INV_X1)                    0.029 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__15_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U192/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U28/ZN (INV_X1)                    0.029 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__15_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.282


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U191/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U27/ZN (INV_X1)                    0.028 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__14_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.283


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U191/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U27/ZN (INV_X1)                    0.028 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__14_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.283


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U191/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U27/ZN (INV_X1)                    0.028 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__14_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.283


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U191/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U27/ZN (INV_X1)                    0.028 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__14_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.283


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U191/ZN (NOR2_X1)                        0.065 &    0.581 r
  rtr_wrap/ic_1/ibuf1/U27/ZN (INV_X1)                    0.028 &    0.609 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__14_/SE (SDFF_X1)        0.000 &    0.609 f
  data arrival time                                                 0.609

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.609
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.283


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U193/ZN (NOR2_X1)                        0.063 &    0.579 r
  rtr_wrap/ic_1/ibuf1/U31/ZN (INV_X1)                    0.028 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__16_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U193/ZN (NOR2_X1)                        0.063 &    0.579 r
  rtr_wrap/ic_1/ibuf1/U31/ZN (INV_X1)                    0.028 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__16_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U193/ZN (NOR2_X1)                        0.063 &    0.579 r
  rtr_wrap/ic_1/ibuf1/U31/ZN (INV_X1)                    0.028 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__16_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U193/ZN (NOR2_X1)                        0.063 &    0.579 r
  rtr_wrap/ic_1/ibuf1/U31/ZN (INV_X1)                    0.028 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__16_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U193/ZN (NOR2_X1)                        0.063 &    0.579 r
  rtr_wrap/ic_1/ibuf1/U31/ZN (INV_X1)                    0.028 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__16_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U198/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U37/ZN (INV_X1)                    0.029 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__21_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U198/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U37/ZN (INV_X1)                    0.029 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__21_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U198/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U37/ZN (INV_X1)                    0.029 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__21_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U198/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U37/ZN (INV_X1)                    0.029 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__21_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U198/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U37/ZN (INV_X1)                    0.029 &    0.607 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__21_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.284


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U197/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U36/ZN (INV_X1)                    0.029 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__20_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.285


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U197/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U36/ZN (INV_X1)                    0.029 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__20_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.285


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U197/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U36/ZN (INV_X1)                    0.029 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__20_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.285


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U197/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U36/ZN (INV_X1)                    0.029 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__20_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.285


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U197/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U36/ZN (INV_X1)                    0.029 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__20_/SE (SDFF_X1)        0.000 &    0.607 f
  data arrival time                                                 0.607

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.607
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.285


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.462 f
  rtr_wrap/ic_0/ibuf1/U68/ZN (OR2_X1)                    0.066 &    0.528 f
  rtr_wrap/ic_0/ibuf1/U90/ZN (OAI21_X1)                  0.028 &    0.556 r
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.556 r
  data arrival time                                                 0.556

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.556
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.286


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U195/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U34/ZN (INV_X1)                    0.028 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__18_/SE (SDFF_X1)        0.000 &    0.606 f
  data arrival time                                                 0.606

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.606
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.286


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U195/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U34/ZN (INV_X1)                    0.028 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__18_/SE (SDFF_X1)        0.000 &    0.606 f
  data arrival time                                                 0.606

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.606
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.286


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U195/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U34/ZN (INV_X1)                    0.028 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__18_/SE (SDFF_X1)        0.000 &    0.606 f
  data arrival time                                                 0.606

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.606
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.286


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U195/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U34/ZN (INV_X1)                    0.028 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__18_/SE (SDFF_X1)        0.000 &    0.606 f
  data arrival time                                                 0.606

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.606
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.286


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U195/ZN (NOR2_X1)                        0.062 &    0.578 r
  rtr_wrap/ic_1/ibuf1/U34/ZN (INV_X1)                    0.028 &    0.606 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__18_/SE (SDFF_X1)        0.000 &    0.606 f
  data arrival time                                                 0.606

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.606
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.286


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U199/ZN (NOR2_X1)                        0.059 &    0.575 r
  rtr_wrap/ic_1/ibuf1/U25/ZN (INV_X1)                    0.028 &    0.603 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__22_/SE (SDFF_X1)        0.000 &    0.604 f
  data arrival time                                                 0.604

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.604
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.288


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U199/ZN (NOR2_X1)                        0.059 &    0.575 r
  rtr_wrap/ic_1/ibuf1/U25/ZN (INV_X1)                    0.028 &    0.603 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__22_/SE (SDFF_X1)        0.000 &    0.604 f
  data arrival time                                                 0.604

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.604
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.288


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U199/ZN (NOR2_X1)                        0.059 &    0.575 r
  rtr_wrap/ic_1/ibuf1/U25/ZN (INV_X1)                    0.028 &    0.603 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__22_/SE (SDFF_X1)        0.000 &    0.604 f
  data arrival time                                                 0.604

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.604
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.288


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U199/ZN (NOR2_X1)                        0.059 &    0.575 r
  rtr_wrap/ic_1/ibuf1/U25/ZN (INV_X1)                    0.028 &    0.603 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__22_/SE (SDFF_X1)        0.000 &    0.604 f
  data arrival time                                                 0.604

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.604
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.288


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U199/ZN (NOR2_X1)                        0.059 &    0.575 r
  rtr_wrap/ic_1/ibuf1/U25/ZN (INV_X1)                    0.028 &    0.603 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__22_/SE (SDFF_X1)        0.000 &    0.604 f
  data arrival time                                                 0.604

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.604
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.288


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U187/ZN (NOR2_X1)                        0.067 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U24/ZN (INV_X1)                    0.031 &    0.602 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__11_/SE (SDFF_X1)        0.000 &    0.603 f
  data arrival time                                                 0.603

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.603
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.289


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U187/ZN (NOR2_X1)                        0.067 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U24/ZN (INV_X1)                    0.031 &    0.602 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__11_/SE (SDFF_X1)        0.000 &    0.603 f
  data arrival time                                                 0.603

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.603
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.289


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U187/ZN (NOR2_X1)                        0.067 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U24/ZN (INV_X1)                    0.031 &    0.602 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__11_/SE (SDFF_X1)        0.000 &    0.603 f
  data arrival time                                                 0.603

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.603
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.289


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U187/ZN (NOR2_X1)                        0.067 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U24/ZN (INV_X1)                    0.031 &    0.602 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__11_/SE (SDFF_X1)        0.000 &    0.603 f
  data arrival time                                                 0.603

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.603
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.289


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U187/ZN (NOR2_X1)                        0.067 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U24/ZN (INV_X1)                    0.031 &    0.602 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__11_/SE (SDFF_X1)        0.000 &    0.603 f
  data arrival time                                                 0.603

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.603
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.289


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U188/ZN (NOR2_X1)                        0.066 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U25/ZN (INV_X1)                    0.031 &    0.601 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__12_/SE (SDFF_X1)        0.000 &    0.601 f
  data arrival time                                                 0.601

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.601
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.290


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U188/ZN (NOR2_X1)                        0.066 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U25/ZN (INV_X1)                    0.031 &    0.601 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__12_/SE (SDFF_X1)        0.000 &    0.601 f
  data arrival time                                                 0.601

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.601
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.290


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U188/ZN (NOR2_X1)                        0.066 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U25/ZN (INV_X1)                    0.031 &    0.601 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__12_/SE (SDFF_X1)        0.000 &    0.601 f
  data arrival time                                                 0.601

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.601
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.290


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U188/ZN (NOR2_X1)                        0.066 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U25/ZN (INV_X1)                    0.031 &    0.601 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__12_/SE (SDFF_X1)        0.000 &    0.601 f
  data arrival time                                                 0.601

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.601
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.290


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U188/ZN (NOR2_X1)                        0.066 &    0.571 r
  rtr_wrap/ic_4/ibuf1/U25/ZN (INV_X1)                    0.031 &    0.601 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__12_/SE (SDFF_X1)        0.000 &    0.601 f
  data arrival time                                                 0.601

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.601
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.290


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U186/ZN (NOR2_X1)                        0.065 &    0.570 r
  rtr_wrap/ic_4/ibuf1/U23/ZN (INV_X1)                    0.030 &    0.600 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__10_/SE (SDFF_X1)        0.000 &    0.600 f
  data arrival time                                                 0.600

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.600
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.291


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U186/ZN (NOR2_X1)                        0.065 &    0.570 r
  rtr_wrap/ic_4/ibuf1/U23/ZN (INV_X1)                    0.030 &    0.600 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__10_/SE (SDFF_X1)        0.000 &    0.600 f
  data arrival time                                                 0.600

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.600
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.291


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U186/ZN (NOR2_X1)                        0.065 &    0.570 r
  rtr_wrap/ic_4/ibuf1/U23/ZN (INV_X1)                    0.030 &    0.600 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__10_/SE (SDFF_X1)        0.000 &    0.600 f
  data arrival time                                                 0.600

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.600
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.291


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U186/ZN (NOR2_X1)                        0.065 &    0.570 r
  rtr_wrap/ic_4/ibuf1/U23/ZN (INV_X1)                    0.030 &    0.600 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__10_/SE (SDFF_X1)        0.000 &    0.600 f
  data arrival time                                                 0.600

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.600
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.291


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U186/ZN (NOR2_X1)                        0.065 &    0.570 r
  rtr_wrap/ic_4/ibuf1/U23/ZN (INV_X1)                    0.030 &    0.600 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__10_/SE (SDFF_X1)        0.000 &    0.600 f
  data arrival time                                                 0.600

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.600
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.291


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_4_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U64/ZN (OAI21_X1)                  0.038 &    0.490 f
  rtr_wrap/ic_4/ibuf1/U65/ZN (INV_X1)                    0.020 &    0.510 r
  rtr_wrap/ic_4/ibuf1/U66/ZN (NAND3_X1)                  0.021 &    0.531 f
  rtr_wrap/ic_4/ibuf1/U67/ZN (NAND2_X1)                  0.018 &    0.549 r
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_4_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.549 r
  data arrival time                                                 0.549

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/clk_gate_ram_reg_4_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.549
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.291


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U191/ZN (NOR2_X1)                        0.064 &    0.569 r
  rtr_wrap/ic_4/ibuf1/U27/ZN (INV_X1)                    0.030 &    0.599 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__14_/SE (SDFF_X1)        0.000 &    0.599 f
  data arrival time                                                 0.599

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.599
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.292


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U191/ZN (NOR2_X1)                        0.064 &    0.569 r
  rtr_wrap/ic_4/ibuf1/U27/ZN (INV_X1)                    0.030 &    0.599 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__14_/SE (SDFF_X1)        0.000 &    0.599 f
  data arrival time                                                 0.599

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.599
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.292


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U191/ZN (NOR2_X1)                        0.064 &    0.569 r
  rtr_wrap/ic_4/ibuf1/U27/ZN (INV_X1)                    0.030 &    0.599 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__14_/SE (SDFF_X1)        0.000 &    0.599 f
  data arrival time                                                 0.599

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.599
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.292


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U191/ZN (NOR2_X1)                        0.064 &    0.569 r
  rtr_wrap/ic_4/ibuf1/U27/ZN (INV_X1)                    0.030 &    0.599 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__14_/SE (SDFF_X1)        0.000 &    0.599 f
  data arrival time                                                 0.599

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.599
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.292


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U191/ZN (NOR2_X1)                        0.064 &    0.569 r
  rtr_wrap/ic_4/ibuf1/U27/ZN (INV_X1)                    0.030 &    0.599 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__14_/SE (SDFF_X1)        0.000 &    0.599 f
  data arrival time                                                 0.599

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.599
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.292


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U192/ZN (NOR2_X1)                        0.063 &    0.567 r
  rtr_wrap/ic_4/ibuf1/U28/ZN (INV_X1)                    0.030 &    0.597 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__15_/SE (SDFF_X1)        0.000 &    0.598 f
  data arrival time                                                 0.598

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.598
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.294


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U192/ZN (NOR2_X1)                        0.063 &    0.567 r
  rtr_wrap/ic_4/ibuf1/U28/ZN (INV_X1)                    0.030 &    0.597 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__15_/SE (SDFF_X1)        0.000 &    0.598 f
  data arrival time                                                 0.598

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.598
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.294


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U192/ZN (NOR2_X1)                        0.063 &    0.567 r
  rtr_wrap/ic_4/ibuf1/U28/ZN (INV_X1)                    0.030 &    0.597 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__15_/SE (SDFF_X1)        0.000 &    0.598 f
  data arrival time                                                 0.598

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.598
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.294


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U192/ZN (NOR2_X1)                        0.063 &    0.567 r
  rtr_wrap/ic_4/ibuf1/U28/ZN (INV_X1)                    0.030 &    0.597 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__15_/SE (SDFF_X1)        0.000 &    0.598 f
  data arrival time                                                 0.598

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.598
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.294


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U192/ZN (NOR2_X1)                        0.063 &    0.567 r
  rtr_wrap/ic_4/ibuf1/U28/ZN (INV_X1)                    0.030 &    0.597 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__15_/SE (SDFF_X1)        0.000 &    0.598 f
  data arrival time                                                 0.598

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.598
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.294


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_4_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_2 (in)                                            0.025 &    0.125 r
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.117 &    0.242 r
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.068 &    0.310 f
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.060 &    0.370 r
  rtr_wrap/ic_2/ibuf1/U64/ZN (OAI21_X1)                  0.039 &    0.409 f
  rtr_wrap/ic_2/ibuf1/U65/ZN (INV_X1)                    0.019 &    0.428 r
  rtr_wrap/ic_2/ibuf1/U66/ZN (NAND3_X1)                  0.021 &    0.449 f
  rtr_wrap/ic_2/ibuf1/U67/ZN (NAND2_X1)                  0.020 &    0.469 r
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_4_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.469 r
  data arrival time                                                 0.469

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_4_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.216      1.764
  data required time                                                1.764
  ------------------------------------------------------------------------------
  data required time                                                1.764
  data arrival time                                                -0.469
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.294


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U181/ZN (NOR2_X1)                        0.060 &    0.565 r
  rtr_wrap/ic_4/ibuf1/U18/ZN (INV_X1)                    0.031 &    0.596 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__5_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.295


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U181/ZN (NOR2_X1)                        0.060 &    0.565 r
  rtr_wrap/ic_4/ibuf1/U18/ZN (INV_X1)                    0.031 &    0.596 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__5_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.295


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U181/ZN (NOR2_X1)                        0.060 &    0.565 r
  rtr_wrap/ic_4/ibuf1/U18/ZN (INV_X1)                    0.031 &    0.596 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__5_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.295


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U181/ZN (NOR2_X1)                        0.060 &    0.565 r
  rtr_wrap/ic_4/ibuf1/U18/ZN (INV_X1)                    0.031 &    0.596 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__5_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.295


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U181/ZN (NOR2_X1)                        0.060 &    0.565 r
  rtr_wrap/ic_4/ibuf1/U18/ZN (INV_X1)                    0.031 &    0.596 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__5_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.295


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U186/ZN (NOR2_X1)                        0.053 &    0.569 r
  rtr_wrap/ic_1/ibuf1/U35/ZN (INV_X1)                    0.027 &    0.596 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__10_/SE (SDFF_X1)        0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.296


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U186/ZN (NOR2_X1)                        0.053 &    0.569 r
  rtr_wrap/ic_1/ibuf1/U35/ZN (INV_X1)                    0.027 &    0.596 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__10_/SE (SDFF_X1)        0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.296


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U186/ZN (NOR2_X1)                        0.053 &    0.569 r
  rtr_wrap/ic_1/ibuf1/U35/ZN (INV_X1)                    0.027 &    0.596 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__10_/SE (SDFF_X1)        0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.296


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U186/ZN (NOR2_X1)                        0.053 &    0.569 r
  rtr_wrap/ic_1/ibuf1/U35/ZN (INV_X1)                    0.027 &    0.596 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__10_/SE (SDFF_X1)        0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.296


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U186/ZN (NOR2_X1)                        0.053 &    0.569 r
  rtr_wrap/ic_1/ibuf1/U35/ZN (INV_X1)                    0.027 &    0.596 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__10_/SE (SDFF_X1)        0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.296


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U185/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__9_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U185/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__9_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U185/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__9_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U185/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__9_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U185/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__9_/SE (SDFF_X1)         0.000 &    0.596 f
  data arrival time                                                 0.596

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.596
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U187/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U26/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__11_/SE (SDFF_X1)        0.000 &    0.595 f
  data arrival time                                                 0.595

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.595
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U187/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U26/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__11_/SE (SDFF_X1)        0.000 &    0.595 f
  data arrival time                                                 0.595

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.595
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U187/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U26/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__11_/SE (SDFF_X1)        0.000 &    0.595 f
  data arrival time                                                 0.595

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.595
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U187/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U26/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__11_/SE (SDFF_X1)        0.000 &    0.595 f
  data arrival time                                                 0.595

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.595
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U187/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U26/ZN (INV_X1)                    0.027 &    0.595 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__11_/SE (SDFF_X1)        0.000 &    0.595 f
  data arrival time                                                 0.595

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.595
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.138 &    0.538 r
  rtr_wrap/ic_1/U181/ZN (NOR2_X1)                        0.010 &    0.548 f
  rtr_wrap/ic_1/ibuf1/U20/ZN (INV_X1)                    0.044 &    0.593 r
  rtr_wrap/ic_1/ibuf1/ram_reg_3__5_/SE (SDFF_X1)         0.000 &    0.593 r
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.138 &    0.538 r
  rtr_wrap/ic_1/U181/ZN (NOR2_X1)                        0.010 &    0.548 f
  rtr_wrap/ic_1/ibuf1/U20/ZN (INV_X1)                    0.044 &    0.593 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__5_/SE (SDFF_X1)         0.000 &    0.593 r
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.138 &    0.538 r
  rtr_wrap/ic_1/U181/ZN (NOR2_X1)                        0.010 &    0.548 f
  rtr_wrap/ic_1/ibuf1/U20/ZN (INV_X1)                    0.044 &    0.593 r
  rtr_wrap/ic_1/ibuf1/ram_reg_4__5_/SE (SDFF_X1)         0.000 &    0.593 r
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.138 &    0.538 r
  rtr_wrap/ic_1/U181/ZN (NOR2_X1)                        0.010 &    0.548 f
  rtr_wrap/ic_1/ibuf1/U20/ZN (INV_X1)                    0.044 &    0.593 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__5_/SE (SDFF_X1)         0.000 &    0.593 r
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.138 &    0.538 r
  rtr_wrap/ic_1/U181/ZN (NOR2_X1)                        0.010 &    0.548 f
  rtr_wrap/ic_1/ibuf1/U20/ZN (INV_X1)                    0.044 &    0.593 r
  rtr_wrap/ic_1/ibuf1/ram_reg_2__5_/SE (SDFF_X1)         0.000 &    0.593 r
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.297


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U190/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U40/ZN (INV_X1)                    0.026 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__13_/SE (SDFF_X1)        0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U190/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U40/ZN (INV_X1)                    0.026 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__13_/SE (SDFF_X1)        0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U190/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U40/ZN (INV_X1)                    0.026 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__13_/SE (SDFF_X1)        0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U190/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U40/ZN (INV_X1)                    0.026 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__13_/SE (SDFF_X1)        0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U190/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U40/ZN (INV_X1)                    0.026 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__13_/SE (SDFF_X1)        0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U182/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U21/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__6_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U182/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U21/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__6_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U182/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U21/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__6_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U182/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U21/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__6_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U182/ZN (NOR2_X1)                        0.052 &    0.568 r
  rtr_wrap/ic_1/ibuf1/U21/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__6_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U180/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U19/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__4_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U180/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U19/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__4_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U180/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U19/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__4_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U180/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U19/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__4_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U180/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U19/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__4_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U178/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U17/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__2_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U178/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U17/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__2_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U178/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U17/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__2_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U178/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U17/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__2_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U178/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U17/ZN (INV_X1)                    0.027 &    0.594 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__2_/SE (SDFF_X1)         0.000 &    0.594 f
  data arrival time                                                 0.594

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.594
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.298


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U197/ZN (NOR2_X1)                        0.057 &    0.562 r
  rtr_wrap/ic_4/ibuf1/U33/ZN (INV_X1)                    0.030 &    0.592 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__20_/SE (SDFF_X1)        0.000 &    0.592 f
  data arrival time                                                 0.592

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.592
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U197/ZN (NOR2_X1)                        0.057 &    0.562 r
  rtr_wrap/ic_4/ibuf1/U33/ZN (INV_X1)                    0.030 &    0.592 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__20_/SE (SDFF_X1)        0.000 &    0.592 f
  data arrival time                                                 0.592

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.592
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U197/ZN (NOR2_X1)                        0.057 &    0.562 r
  rtr_wrap/ic_4/ibuf1/U33/ZN (INV_X1)                    0.030 &    0.592 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__20_/SE (SDFF_X1)        0.000 &    0.592 f
  data arrival time                                                 0.592

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.592
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U197/ZN (NOR2_X1)                        0.057 &    0.562 r
  rtr_wrap/ic_4/ibuf1/U33/ZN (INV_X1)                    0.030 &    0.592 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__20_/SE (SDFF_X1)        0.000 &    0.592 f
  data arrival time                                                 0.592

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.592
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U197/ZN (NOR2_X1)                        0.057 &    0.562 r
  rtr_wrap/ic_4/ibuf1/U33/ZN (INV_X1)                    0.030 &    0.592 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__20_/SE (SDFF_X1)        0.000 &    0.592 f
  data arrival time                                                 0.592

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.592
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U176/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U15/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__0_/SE (SDFF_X1)         0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U176/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U15/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__0_/SE (SDFF_X1)         0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U176/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U15/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__0_/SE (SDFF_X1)         0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U176/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U15/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__0_/SE (SDFF_X1)         0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U176/ZN (NOR2_X1)                        0.051 &    0.567 r
  rtr_wrap/ic_1/ibuf1/U15/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__0_/SE (SDFF_X1)         0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.299


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U188/ZN (NOR2_X1)                        0.050 &    0.566 r
  rtr_wrap/ic_1/ibuf1/U30/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__12_/SE (SDFF_X1)        0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.300


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U188/ZN (NOR2_X1)                        0.050 &    0.566 r
  rtr_wrap/ic_1/ibuf1/U30/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__12_/SE (SDFF_X1)        0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.300


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U188/ZN (NOR2_X1)                        0.050 &    0.566 r
  rtr_wrap/ic_1/ibuf1/U30/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__12_/SE (SDFF_X1)        0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.300


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U188/ZN (NOR2_X1)                        0.050 &    0.566 r
  rtr_wrap/ic_1/ibuf1/U30/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__12_/SE (SDFF_X1)        0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.300


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/FE_OFC401_FE_DBTN3_ivch_1/Z (CLKBUF_X1)
                                                         0.127 &    0.516 f
  rtr_wrap/ic_1/U188/ZN (NOR2_X1)                        0.050 &    0.566 r
  rtr_wrap/ic_1/ibuf1/U30/ZN (INV_X1)                    0.026 &    0.593 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__12_/SE (SDFF_X1)        0.000 &    0.593 f
  data arrival time                                                 0.593

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.593
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.300


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U183/ZN (NOR2_X1)                        0.012 &    0.540 f
  rtr_wrap/ic_4/ibuf1/U20/ZN (INV_X1)                    0.049 &    0.589 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__7_/SE (SDFF_X1)         0.000 &    0.589 r
  data arrival time                                                 0.589

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.589
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.301


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U183/ZN (NOR2_X1)                        0.012 &    0.540 f
  rtr_wrap/ic_4/ibuf1/U20/ZN (INV_X1)                    0.049 &    0.589 r
  rtr_wrap/ic_4/ibuf1/ram_reg_0__7_/SE (SDFF_X1)         0.000 &    0.589 r
  data arrival time                                                 0.589

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.589
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.301


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U183/ZN (NOR2_X1)                        0.012 &    0.540 f
  rtr_wrap/ic_4/ibuf1/U20/ZN (INV_X1)                    0.049 &    0.589 r
  rtr_wrap/ic_4/ibuf1/ram_reg_4__7_/SE (SDFF_X1)         0.000 &    0.589 r
  data arrival time                                                 0.589

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.589
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.301


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U183/ZN (NOR2_X1)                        0.012 &    0.540 f
  rtr_wrap/ic_4/ibuf1/U20/ZN (INV_X1)                    0.049 &    0.589 r
  rtr_wrap/ic_4/ibuf1/ram_reg_1__7_/SE (SDFF_X1)         0.000 &    0.589 r
  data arrival time                                                 0.589

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.589
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.301


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U183/ZN (NOR2_X1)                        0.012 &    0.540 f
  rtr_wrap/ic_4/ibuf1/U20/ZN (INV_X1)                    0.049 &    0.589 r
  rtr_wrap/ic_4/ibuf1/ram_reg_2__7_/SE (SDFF_X1)         0.000 &    0.589 r
  data arrival time                                                 0.589

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.589
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.301


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/d_cnt_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.483 f
  rtr_wrap/ic_0/ibuf1/U92/ZN (INV_X1)                    0.024 &    0.507 r
  rtr_wrap/ic_0/ibuf1/U95/ZN (AOI22_X1)                  0.019 &    0.526 f
  rtr_wrap/ic_0/ibuf1/U277/ZN (OAI211_X1)                0.029 &    0.555 r
  rtr_wrap/ic_0/ibuf1/U278/ZN (OAI221_X1)                0.035 &    0.590 f
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_3_/SE (SDFF_X1)          0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_3_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.301


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U178/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U15/ZN (INV_X1)                    0.029 &    0.590 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__2_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U178/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U15/ZN (INV_X1)                    0.029 &    0.590 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__2_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U178/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U15/ZN (INV_X1)                    0.029 &    0.590 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__2_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U178/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U15/ZN (INV_X1)                    0.029 &    0.590 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__2_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U178/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U15/ZN (INV_X1)                    0.029 &    0.590 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__2_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U185/ZN (NOR2_X1)                        0.055 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__9_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U185/ZN (NOR2_X1)                        0.055 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__9_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U185/ZN (NOR2_X1)                        0.055 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__9_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U185/ZN (NOR2_X1)                        0.055 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__9_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U185/ZN (NOR2_X1)                        0.055 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__9_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U184/ZN (NOR2_X1)                        0.056 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U21/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__8_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U184/ZN (NOR2_X1)                        0.056 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U21/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__8_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U184/ZN (NOR2_X1)                        0.056 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U21/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__8_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U184/ZN (NOR2_X1)                        0.056 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U21/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__8_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U184/ZN (NOR2_X1)                        0.056 &    0.560 r
  rtr_wrap/ic_4/ibuf1/U21/ZN (INV_X1)                    0.029 &    0.589 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__8_/SE (SDFF_X1)         0.000 &    0.590 f
  data arrival time                                                 0.590

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.590
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.302


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U190/ZN (NOR2_X1)                        0.054 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U26/ZN (INV_X1)                    0.029 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__13_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U190/ZN (NOR2_X1)                        0.054 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U26/ZN (INV_X1)                    0.029 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__13_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U190/ZN (NOR2_X1)                        0.054 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U26/ZN (INV_X1)                    0.029 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__13_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U190/ZN (NOR2_X1)                        0.054 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U26/ZN (INV_X1)                    0.029 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__13_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U190/ZN (NOR2_X1)                        0.054 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U26/ZN (INV_X1)                    0.029 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__13_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U179/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U16/ZN (INV_X1)                    0.028 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__3_/SE (SDFF_X1)         0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U179/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U16/ZN (INV_X1)                    0.028 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__3_/SE (SDFF_X1)         0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U179/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U16/ZN (INV_X1)                    0.028 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__3_/SE (SDFF_X1)         0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U179/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U16/ZN (INV_X1)                    0.028 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__3_/SE (SDFF_X1)         0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U179/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U16/ZN (INV_X1)                    0.028 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__3_/SE (SDFF_X1)         0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U210/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U12/ZN (INV_X1)                    0.027 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__32_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U210/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U12/ZN (INV_X1)                    0.027 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__32_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U210/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U12/ZN (INV_X1)                    0.027 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__32_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U210/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U12/ZN (INV_X1)                    0.027 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__32_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U210/ZN (NOR2_X1)                        0.056 &    0.561 r
  rtr_wrap/ic_4/ibuf1/U12/ZN (INV_X1)                    0.027 &    0.588 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__32_/SE (SDFF_X1)        0.000 &    0.588 f
  data arrival time                                                 0.588

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.588
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.304


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U176/ZN (NOR2_X1)                        0.011 &    0.539 f
  rtr_wrap/ic_4/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_2__0_/SE (SDFF_X1)         0.000 &    0.585 r
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U176/ZN (NOR2_X1)                        0.011 &    0.539 f
  rtr_wrap/ic_4/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__0_/SE (SDFF_X1)         0.000 &    0.585 r
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U176/ZN (NOR2_X1)                        0.011 &    0.539 f
  rtr_wrap/ic_4/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_0__0_/SE (SDFF_X1)         0.000 &    0.585 r
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U176/ZN (NOR2_X1)                        0.011 &    0.539 f
  rtr_wrap/ic_4/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_4__0_/SE (SDFF_X1)         0.000 &    0.585 r
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U176/ZN (NOR2_X1)                        0.011 &    0.539 f
  rtr_wrap/ic_4/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_1__0_/SE (SDFF_X1)         0.000 &    0.585 r
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U212/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U10/ZN (INV_X1)                    0.027 &    0.586 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__34_/SE (SDFF_X1)        0.000 &    0.586 f
  data arrival time                                                 0.586

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.586
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U212/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U10/ZN (INV_X1)                    0.027 &    0.586 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__34_/SE (SDFF_X1)        0.000 &    0.586 f
  data arrival time                                                 0.586

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.586
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U212/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U10/ZN (INV_X1)                    0.027 &    0.586 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__34_/SE (SDFF_X1)        0.000 &    0.586 f
  data arrival time                                                 0.586

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.586
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U212/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U10/ZN (INV_X1)                    0.027 &    0.586 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__34_/SE (SDFF_X1)        0.000 &    0.586 f
  data arrival time                                                 0.586

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.586
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U212/ZN (NOR2_X1)                        0.055 &    0.559 r
  rtr_wrap/ic_4/ibuf1/U10/ZN (INV_X1)                    0.027 &    0.586 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__34_/SE (SDFF_X1)        0.000 &    0.586 f
  data arrival time                                                 0.586

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.586
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U182/ZN (NOR2_X1)                        0.011 &    0.538 f
  rtr_wrap/ic_4/ibuf1/U19/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__6_/SE (SDFF_X1)         0.000 &    0.584 r
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U182/ZN (NOR2_X1)                        0.011 &    0.538 f
  rtr_wrap/ic_4/ibuf1/U19/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_0__6_/SE (SDFF_X1)         0.000 &    0.584 r
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U182/ZN (NOR2_X1)                        0.011 &    0.538 f
  rtr_wrap/ic_4/ibuf1/U19/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_4__6_/SE (SDFF_X1)         0.000 &    0.584 r
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U182/ZN (NOR2_X1)                        0.011 &    0.538 f
  rtr_wrap/ic_4/ibuf1/U19/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_1__6_/SE (SDFF_X1)         0.000 &    0.584 r
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_4 (in)                                            0.014 &    0.114 f
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.147 &    0.261 f
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.127 &    0.388 r
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.139 &    0.528 r
  rtr_wrap/ic_4/U182/ZN (NOR2_X1)                        0.011 &    0.538 f
  rtr_wrap/ic_4/ibuf1/U19/ZN (INV_X1)                    0.046 &    0.584 r
  rtr_wrap/ic_4/ibuf1/ram_reg_2__6_/SE (SDFF_X1)         0.000 &    0.584 r
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.306


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U177/ZN (NOR2_X1)                        0.053 &    0.558 r
  rtr_wrap/ic_4/ibuf1/U40/ZN (INV_X1)                    0.027 &    0.585 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__1_/SE (SDFF_X1)         0.000 &    0.585 f
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.307


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U177/ZN (NOR2_X1)                        0.053 &    0.558 r
  rtr_wrap/ic_4/ibuf1/U40/ZN (INV_X1)                    0.027 &    0.585 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__1_/SE (SDFF_X1)         0.000 &    0.585 f
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.307


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U177/ZN (NOR2_X1)                        0.053 &    0.558 r
  rtr_wrap/ic_4/ibuf1/U40/ZN (INV_X1)                    0.027 &    0.585 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__1_/SE (SDFF_X1)         0.000 &    0.585 f
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.307


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U177/ZN (NOR2_X1)                        0.053 &    0.558 r
  rtr_wrap/ic_4/ibuf1/U40/ZN (INV_X1)                    0.027 &    0.585 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__1_/SE (SDFF_X1)         0.000 &    0.585 f
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.307


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U177/ZN (NOR2_X1)                        0.053 &    0.558 r
  rtr_wrap/ic_4/ibuf1/U40/ZN (INV_X1)                    0.027 &    0.585 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__1_/SE (SDFF_X1)         0.000 &    0.585 f
  data arrival time                                                 0.585

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.585
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.307


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_2 (in)                                            0.025 &    0.125 r
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.117 &    0.242 r
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.068 &    0.310 f
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.060 &    0.370 r
  rtr_wrap/ic_2/ibuf1/U64/ZN (OAI21_X1)                  0.039 &    0.409 f
  rtr_wrap/ic_2/ibuf1/U68/ZN (OR2_X1)                    0.067 &    0.477 f
  rtr_wrap/ic_2/ibuf1/U69/ZN (INV_X1)                    0.016 &    0.492 r
  rtr_wrap/ic_2/ibuf1/U72/ZN (NAND3_X1)                  0.018 &    0.510 f
  rtr_wrap/ic_2/ibuf1/U73/ZN (NAND2_X1)                  0.024 &    0.534 r
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.534 r
  data arrival time                                                 0.534

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.534
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.307


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.483 f
  rtr_wrap/ic_0/ibuf1/U96/ZN (NOR2_X1)                   0.048 &    0.531 r
  rtr_wrap/ic_0/ibuf1/U97/ZN (AOI22_X1)                  0.025 &    0.556 f
  rtr_wrap/ic_0/ibuf1/U98/ZN (OAI21_X1)                  0.027 &    0.583 r
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_2_/SE (SDFF_X1)          0.000 &    0.584 r
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.308


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U211/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U11/ZN (INV_X1)                    0.027 &    0.584 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__33_/SE (SDFF_X1)        0.000 &    0.584 f
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.308


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U211/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U11/ZN (INV_X1)                    0.027 &    0.584 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__33_/SE (SDFF_X1)        0.000 &    0.584 f
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.308


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U211/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U11/ZN (INV_X1)                    0.027 &    0.584 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__33_/SE (SDFF_X1)        0.000 &    0.584 f
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.308


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U211/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U11/ZN (INV_X1)                    0.027 &    0.584 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__33_/SE (SDFF_X1)        0.000 &    0.584 f
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.308


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U211/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U11/ZN (INV_X1)                    0.027 &    0.584 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__33_/SE (SDFF_X1)        0.000 &    0.584 f
  data arrival time                                                 0.584

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.584
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.308


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U180/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U17/ZN (INV_X1)                    0.026 &    0.583 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__4_/SE (SDFF_X1)         0.000 &    0.583 f
  data arrival time                                                 0.583

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.583
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.309


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U180/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U17/ZN (INV_X1)                    0.026 &    0.583 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__4_/SE (SDFF_X1)         0.000 &    0.583 f
  data arrival time                                                 0.583

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.583
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.309


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U180/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U17/ZN (INV_X1)                    0.026 &    0.583 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__4_/SE (SDFF_X1)         0.000 &    0.583 f
  data arrival time                                                 0.583

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.583
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.309


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U180/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U17/ZN (INV_X1)                    0.026 &    0.583 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__4_/SE (SDFF_X1)         0.000 &    0.583 f
  data arrival time                                                 0.583

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.583
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.309


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/FE_OFC404_FE_DBTN0_ivch_4/Z (CLKBUF_X1)
                                                         0.128 &    0.505 f
  rtr_wrap/ic_4/U180/ZN (NOR2_X1)                        0.052 &    0.557 r
  rtr_wrap/ic_4/ibuf1/U17/ZN (INV_X1)                    0.026 &    0.583 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__4_/SE (SDFF_X1)         0.000 &    0.583 f
  data arrival time                                                 0.583

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.583
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.309


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_2 (in)                                            0.025 &    0.125 r
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.117 &    0.242 r
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.068 &    0.310 f
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.060 &    0.370 r
  rtr_wrap/ic_2/ibuf1/U64/ZN (OAI21_X1)                  0.039 &    0.409 f
  rtr_wrap/ic_2/ibuf1/U68/ZN (OR2_X1)                    0.067 &    0.477 f
  rtr_wrap/ic_2/ibuf1/U88/ZN (OAI21_X1)                  0.041 &    0.518 r
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.518 r
  data arrival time                                                 0.518

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/clk_gate_ram_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.518
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.320


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_4_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.462 f
  rtr_wrap/ic_0/ibuf1/U65/ZN (INV_X1)                    0.019 &    0.481 r
  rtr_wrap/ic_0/ibuf1/U66/ZN (NAND3_X1)                  0.021 &    0.502 f
  rtr_wrap/ic_0/ibuf1/U67/ZN (NAND2_X1)                  0.020 &    0.522 r
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_4_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.522 r
  data arrival time                                                 0.522

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/clk_gate_ram_reg_4_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.138      1.842
  data required time                                                1.842
  ------------------------------------------------------------------------------
  data required time                                                1.842
  data arrival time                                                -0.522
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.320


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/d_cnt_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U83/ZN (NAND3_X1)                  0.058 &    0.519 f
  rtr_wrap/ic_1/ibuf1/U281/ZN (NAND2_X1)                 0.029 &    0.548 r
  rtr_wrap/ic_1/ibuf1/U282/ZN (OAI21_X1)                 0.022 &    0.570 f
  rtr_wrap/ic_1/ibuf1/d_cnt_reg_1_/SE (SDFF_X1)          0.000 &    0.570 f
  data arrival time                                                 0.570

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/d_cnt_reg_1_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.570
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.322


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/d_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U83/ZN (NAND3_X1)                  0.058 &    0.519 f
  rtr_wrap/ic_1/ibuf1/U91/ZN (AOI21_X1)                  0.048 &    0.568 r
  rtr_wrap/ic_1/ibuf1/d_cnt_reg_0_/SE (SDFF_X1)          0.000 &    0.568 r
  data arrival time                                                 0.568

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/d_cnt_reg_0_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.568
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.323


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/d_cnt_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.511 f
  rtr_wrap/ic_4/ibuf1/U281/ZN (NAND2_X1)                 0.030 &    0.541 r
  rtr_wrap/ic_4/ibuf1/U282/ZN (OAI21_X1)                 0.021 &    0.562 f
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_1_/SE (SDFF_X1)          0.000 &    0.562 f
  data arrival time                                                 0.562

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_1_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.562
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.330


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/d_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.511 f
  rtr_wrap/ic_4/ibuf1/U91/ZN (AOI21_X1)                  0.047 &    0.558 r
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_0_/SE (SDFF_X1)          0.000 &    0.558 r
  data arrival time                                                 0.558

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_0_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.558
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.334


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.064 &    0.264 f
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.073 &    0.337 f
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.111 &    0.448 f
  rtr_wrap/ic_0/ibuf0/U83/ZN (OAI21_X1)                  0.053 &    0.501 r
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.501 r
  data arrival time                                                 0.501

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.501
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.337


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.065 &    0.265 f
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.084 &    0.349 f
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.024 &    0.372 r
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.029 &    0.401 f
  rtr_wrap/ic_1/ibuf0/U73/ZN (NAND2_X1)                  0.021 &    0.423 r
  rtr_wrap/ic_1/ibuf0/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X8)
                                                         0.000 &    0.423 r
  data arrival time                                                 0.423

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X8)
                                                                    1.980 r
  clock gating setup time                               -0.215      1.765
  data required time                                                1.765
  ------------------------------------------------------------------------------
  data required time                                                1.765
  data arrival time                                                -0.423
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.342


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.064 &    0.264 f
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.073 &    0.337 f
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.111 &    0.448 f
  rtr_wrap/ic_0/ibuf0/U86/ZN (OAI21_X1)                  0.048 &    0.495 r
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.495 r
  data arrival time                                                 0.495

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.142      1.838
  data required time                                                1.838
  ------------------------------------------------------------------------------
  data required time                                                1.838
  data arrival time                                                -0.495
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.343


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U212/ZN (NOR2_X1)                        0.019 &    0.500 f
  rtr_wrap/ic_2/ibuf1/U14/ZN (INV_X1)                    0.046 &    0.546 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__34_/SE (SDFF_X1)        0.000 &    0.547 r
  data arrival time                                                 0.547

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.547
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.344


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U212/ZN (NOR2_X1)                        0.019 &    0.500 f
  rtr_wrap/ic_2/ibuf1/U14/ZN (INV_X1)                    0.046 &    0.546 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__34_/SE (SDFF_X1)        0.000 &    0.547 r
  data arrival time                                                 0.547

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.547
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.344


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U212/ZN (NOR2_X1)                        0.019 &    0.500 f
  rtr_wrap/ic_2/ibuf1/U14/ZN (INV_X1)                    0.046 &    0.546 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__34_/SE (SDFF_X1)        0.000 &    0.547 r
  data arrival time                                                 0.547

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.547
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.344


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U212/ZN (NOR2_X1)                        0.019 &    0.500 f
  rtr_wrap/ic_2/ibuf1/U14/ZN (INV_X1)                    0.046 &    0.546 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__34_/SE (SDFF_X1)        0.000 &    0.547 r
  data arrival time                                                 0.547

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.547
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.344


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U212/ZN (NOR2_X1)                        0.019 &    0.500 f
  rtr_wrap/ic_2/ibuf1/U14/ZN (INV_X1)                    0.046 &    0.546 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__34_/SE (SDFF_X1)        0.000 &    0.547 r
  data arrival time                                                 0.547

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.547
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.344


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U180/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U29/ZN (INV_X1)                    0.046 &    0.545 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__4_/SE (SDFF_X1)         0.000 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.345


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U180/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U29/ZN (INV_X1)                    0.046 &    0.545 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__4_/SE (SDFF_X1)         0.000 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.345


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U180/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U29/ZN (INV_X1)                    0.046 &    0.545 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__4_/SE (SDFF_X1)         0.000 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.345


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U180/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U29/ZN (INV_X1)                    0.046 &    0.545 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__4_/SE (SDFF_X1)         0.000 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.345


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U180/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U29/ZN (INV_X1)                    0.046 &    0.545 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__4_/SE (SDFF_X1)         0.000 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.345


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U206/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U8/ZN (INV_X1)                     0.046 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__28_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.346


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U206/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U8/ZN (INV_X1)                     0.046 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__28_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.346


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U206/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U8/ZN (INV_X1)                     0.046 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__28_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.346


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U206/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U8/ZN (INV_X1)                     0.046 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__28_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.346


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U206/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U8/ZN (INV_X1)                     0.046 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__28_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.346


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U209/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U11/ZN (INV_X1)                    0.045 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__31_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U209/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U11/ZN (INV_X1)                    0.045 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__31_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U209/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U11/ZN (INV_X1)                    0.045 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__31_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U209/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U11/ZN (INV_X1)                    0.045 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__31_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U209/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U11/ZN (INV_X1)                    0.045 &    0.544 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__31_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U211/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U13/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__33_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U211/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U13/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__33_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U211/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U13/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__33_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U211/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U13/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__33_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U211/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U13/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__33_/SE (SDFF_X1)        0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U181/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U31/ZN (INV_X1)                    0.047 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__5_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U181/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U31/ZN (INV_X1)                    0.047 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__5_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U181/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U31/ZN (INV_X1)                    0.047 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__5_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U181/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U31/ZN (INV_X1)                    0.047 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__5_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U181/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U31/ZN (INV_X1)                    0.047 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__5_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U176/ZN (NOR2_X1)                        0.016 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U37/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__0_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U176/ZN (NOR2_X1)                        0.016 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U37/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__0_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U176/ZN (NOR2_X1)                        0.016 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U37/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__0_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U176/ZN (NOR2_X1)                        0.016 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U37/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__0_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U176/ZN (NOR2_X1)                        0.016 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U37/ZN (INV_X1)                    0.045 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__0_/SE (SDFF_X1)         0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.347


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/clk_gate_d_cnt_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U83/ZN (NAND3_X1)                  0.058 &    0.519 f
  rtr_wrap/ic_1/ibuf1/U84/ZN (NAND3_X1)                  0.031 &    0.550 r
  rtr_wrap/ic_1/ibuf1/clk_gate_d_cnt_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.550 r
  data arrival time                                                 0.550

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/clk_gate_d_cnt_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.550
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U210/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U12/ZN (INV_X1)                    0.044 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__32_/SE (SDFF_X1)        0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U210/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U12/ZN (INV_X1)                    0.044 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__32_/SE (SDFF_X1)        0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U210/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U12/ZN (INV_X1)                    0.044 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__32_/SE (SDFF_X1)        0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U210/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U12/ZN (INV_X1)                    0.044 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__32_/SE (SDFF_X1)        0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U210/ZN (NOR2_X1)                        0.017 &    0.499 f
  rtr_wrap/ic_2/ibuf1/U12/ZN (INV_X1)                    0.044 &    0.543 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__32_/SE (SDFF_X1)        0.000 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U179/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U30/ZN (INV_X1)                    0.045 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__3_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U179/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U30/ZN (INV_X1)                    0.045 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__3_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U179/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U30/ZN (INV_X1)                    0.045 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__3_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U179/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U30/ZN (INV_X1)                    0.045 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__3_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U179/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U30/ZN (INV_X1)                    0.045 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__3_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.348


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U177/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U33/ZN (INV_X1)                    0.043 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__1_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.349


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U177/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U33/ZN (INV_X1)                    0.043 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__1_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.349


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U177/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U33/ZN (INV_X1)                    0.043 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__1_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.349


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U177/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U33/ZN (INV_X1)                    0.043 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__1_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.349


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U177/ZN (NOR2_X1)                        0.017 &    0.498 f
  rtr_wrap/ic_2/ibuf1/U33/ZN (INV_X1)                    0.043 &    0.542 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__1_/SE (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.349


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.064 &    0.264 f
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.073 &    0.337 f
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.111 &    0.448 f
  rtr_wrap/ic_0/ibuf0/U88/ZN (OAI21_X1)                  0.043 &    0.490 r
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.141      1.839
  data required time                                                1.839
  ------------------------------------------------------------------------------
  data required time                                                1.839
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.349


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U182/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U34/ZN (INV_X1)                    0.044 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__6_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U182/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U34/ZN (INV_X1)                    0.044 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__6_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U182/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U34/ZN (INV_X1)                    0.044 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__6_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U182/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U34/ZN (INV_X1)                    0.044 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__6_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U182/ZN (NOR2_X1)                        0.014 &    0.495 f
  rtr_wrap/ic_2/ibuf1/U34/ZN (INV_X1)                    0.044 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__6_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U178/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U32/ZN (INV_X1)                    0.043 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__2_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U178/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U32/ZN (INV_X1)                    0.043 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__2_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U178/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U32/ZN (INV_X1)                    0.043 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__2_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U178/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U32/ZN (INV_X1)                    0.043 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__2_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U178/ZN (NOR2_X1)                        0.016 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U32/ZN (INV_X1)                    0.043 &    0.540 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__2_/SE (SDFF_X1)         0.000 &    0.540 r
  data arrival time                                                 0.540

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.540
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U205/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U7/ZN (INV_X1)                     0.047 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__27_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U205/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U7/ZN (INV_X1)                     0.047 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__27_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U205/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U7/ZN (INV_X1)                     0.047 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__27_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U205/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U7/ZN (INV_X1)                     0.047 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__27_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U205/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U7/ZN (INV_X1)                     0.047 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__27_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U184/ZN (NOR2_X1)                        0.012 &    0.493 f
  rtr_wrap/ic_2/ibuf1/U39/ZN (INV_X1)                    0.046 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__8_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U184/ZN (NOR2_X1)                        0.012 &    0.493 f
  rtr_wrap/ic_2/ibuf1/U39/ZN (INV_X1)                    0.046 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__8_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U184/ZN (NOR2_X1)                        0.012 &    0.493 f
  rtr_wrap/ic_2/ibuf1/U39/ZN (INV_X1)                    0.046 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__8_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U184/ZN (NOR2_X1)                        0.012 &    0.493 f
  rtr_wrap/ic_2/ibuf1/U39/ZN (INV_X1)                    0.046 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__8_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U184/ZN (NOR2_X1)                        0.012 &    0.493 f
  rtr_wrap/ic_2/ibuf1/U39/ZN (INV_X1)                    0.046 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__8_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.351


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U185/ZN (NOR2_X1)                        0.012 &    0.494 f
  rtr_wrap/ic_2/ibuf1/U40/ZN (INV_X1)                    0.045 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__9_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U185/ZN (NOR2_X1)                        0.012 &    0.494 f
  rtr_wrap/ic_2/ibuf1/U40/ZN (INV_X1)                    0.045 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__9_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U185/ZN (NOR2_X1)                        0.012 &    0.494 f
  rtr_wrap/ic_2/ibuf1/U40/ZN (INV_X1)                    0.045 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__9_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U185/ZN (NOR2_X1)                        0.012 &    0.494 f
  rtr_wrap/ic_2/ibuf1/U40/ZN (INV_X1)                    0.045 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__9_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U185/ZN (NOR2_X1)                        0.012 &    0.494 f
  rtr_wrap/ic_2/ibuf1/U40/ZN (INV_X1)                    0.045 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__9_/SE (SDFF_X1)         0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/clk_gate_d_cnt_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.511 f
  rtr_wrap/ic_4/ibuf1/U84/ZN (NAND3_X1)                  0.033 &    0.544 r
  rtr_wrap/ic_4/ibuf1/clk_gate_d_cnt_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/clk_gate_d_cnt_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U204/ZN (NOR2_X1)                        0.011 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U6/ZN (INV_X1)                     0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__26_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U204/ZN (NOR2_X1)                        0.011 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U6/ZN (INV_X1)                     0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__26_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U204/ZN (NOR2_X1)                        0.011 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U6/ZN (INV_X1)                     0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__26_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U204/ZN (NOR2_X1)                        0.011 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U6/ZN (INV_X1)                     0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__26_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U204/ZN (NOR2_X1)                        0.011 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U6/ZN (INV_X1)                     0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__26_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U194/ZN (NOR2_X1)                        0.015 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U17/ZN (INV_X1)                    0.042 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__17_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U194/ZN (NOR2_X1)                        0.015 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U17/ZN (INV_X1)                    0.042 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__17_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U194/ZN (NOR2_X1)                        0.015 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U17/ZN (INV_X1)                    0.042 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__17_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U194/ZN (NOR2_X1)                        0.015 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U17/ZN (INV_X1)                    0.042 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__17_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U194/ZN (NOR2_X1)                        0.015 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U17/ZN (INV_X1)                    0.042 &    0.539 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__17_/SE (SDFF_X1)        0.000 &    0.539 r
  data arrival time                                                 0.539

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.539
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U183/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__7_/SE (SDFF_X1)         0.000 &    0.538 r
  data arrival time                                                 0.538

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.538
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U183/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__7_/SE (SDFF_X1)         0.000 &    0.538 r
  data arrival time                                                 0.538

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.538
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U183/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__7_/SE (SDFF_X1)         0.000 &    0.538 r
  data arrival time                                                 0.538

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.538
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U183/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__7_/SE (SDFF_X1)         0.000 &    0.538 r
  data arrival time                                                 0.538

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.538
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U183/ZN (NOR2_X1)                        0.010 &    0.492 f
  rtr_wrap/ic_2/ibuf1/U38/ZN (INV_X1)                    0.046 &    0.538 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__7_/SE (SDFF_X1)         0.000 &    0.538 r
  data arrival time                                                 0.538

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.538
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_1__22_/D (SDFF_X1)         0.003 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_1__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_2__23_/D (SDFF_X1)         0.003 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_2__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_1__23_/D (SDFF_X1)         0.003 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_1__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_1__24_/D (SDFF_X1)         0.003 &    0.545 r
  data arrival time                                                 0.545

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_1__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.545
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_2__24_/D (SDFF_X1)         0.003 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_2__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__23_/D (SDFF_X1)         0.003 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__24_/D (SDFF_X1)         0.003 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.352


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_3__29_/D (SDFF_X1)         0.003 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_3__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.353


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__26_/D (SDFF_X1)         0.003 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.353


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__25_/D (SDFF_X1)         0.002 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.353


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__27_/D (SDFF_X1)         0.002 &    0.544 r
  data arrival time                                                 0.544

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.544
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.353


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__29_/D (SDFF_X1)         0.002 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.353


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_1__25_/D (SDFF_X1)         0.002 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_1__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.354


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_2__28_/D (SDFF_X1)         0.002 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_2__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.354


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_1__28_/D (SDFF_X1)         0.001 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_1__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.354


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_1__29_/D (SDFF_X1)         0.001 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_1__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.354


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_2__29_/D (SDFF_X1)         0.001 &    0.543 r
  data arrival time                                                 0.543

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_2__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.543
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.354


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_2__27_/D (SDFF_X1)         0.001 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_2__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/d_cnt_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.022 &    0.360 f
  rtr_wrap/ic_2/ibuf1/U81/ZN (NOR2_X1)                   0.073 &    0.432 r
  rtr_wrap/ic_2/ibuf1/U95/ZN (AOI22_X1)                  0.038 &    0.470 f
  rtr_wrap/ic_2/ibuf1/U277/ZN (OAI211_X1)                0.029 &    0.499 r
  rtr_wrap/ic_2/ibuf1/U278/ZN (OAI221_X1)                0.037 &    0.536 f
  rtr_wrap/ic_2/ibuf1/d_cnt_reg_3_/SE (SDFF_X1)          0.000 &    0.536 f
  data arrival time                                                 0.536

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/d_cnt_reg_3_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.536
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_1__26_/D (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_1__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC16_rst/ZN (INV_X1)                 0.093 &    0.278 r
  rtr_wrap/ic_1/FE_OFC60_rst/Z (BUF_X1)                  0.107 &    0.385 r
  rtr_wrap/ic_1/ibuf0/FE_OFC126_rst/ZN (INV_X1)          0.010 &    0.395 f
  rtr_wrap/ic_1/ibuf0/FE_OFC197_rst/ZN (INV_X1)          0.056 &    0.451 r
  rtr_wrap/ic_1/ibuf0/FE_OFC199_rst/ZN (INV_X1)          0.011 &    0.462 f
  rtr_wrap/ic_1/ibuf0/FE_OFC200_rst/ZN (INV_X1)          0.079 &    0.542 r
  rtr_wrap/ic_1/ibuf0/ram_reg_2__26_/D (SDFF_X1)         0.000 &    0.542 r
  data arrival time                                                 0.542

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_2__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.542
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U201/ZN (NOR2_X1)                        0.010 &    0.491 f
  rtr_wrap/ic_2/ibuf1/U27/ZN (INV_X1)                    0.044 &    0.535 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__24_/SE (SDFF_X1)        0.000 &    0.535 r
  data arrival time                                                 0.535

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.535
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U201/ZN (NOR2_X1)                        0.010 &    0.491 f
  rtr_wrap/ic_2/ibuf1/U27/ZN (INV_X1)                    0.044 &    0.535 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__24_/SE (SDFF_X1)        0.000 &    0.535 r
  data arrival time                                                 0.535

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.535
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U201/ZN (NOR2_X1)                        0.010 &    0.491 f
  rtr_wrap/ic_2/ibuf1/U27/ZN (INV_X1)                    0.044 &    0.535 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__24_/SE (SDFF_X1)        0.000 &    0.535 r
  data arrival time                                                 0.535

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.535
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U201/ZN (NOR2_X1)                        0.010 &    0.491 f
  rtr_wrap/ic_2/ibuf1/U27/ZN (INV_X1)                    0.044 &    0.535 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__24_/SE (SDFF_X1)        0.000 &    0.535 r
  data arrival time                                                 0.535

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.535
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U201/ZN (NOR2_X1)                        0.010 &    0.491 f
  rtr_wrap/ic_2/ibuf1/U27/ZN (INV_X1)                    0.044 &    0.535 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__24_/SE (SDFF_X1)        0.000 &    0.535 r
  data arrival time                                                 0.535

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.535
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.064 &    0.264 f
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.073 &    0.337 f
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.111 &    0.448 f
  rtr_wrap/ic_0/ibuf0/U71/ZN (NAND2_X1)                  0.037 &    0.485 r
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.485 r
  data arrival time                                                 0.485

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.485
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.355


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.061 &    0.251 f
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.075 &    0.326 f
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.124 &    0.449 f
  rtr_wrap/ic_3/ibuf1/U73/ZN (NAND2_X1)                  0.035 &    0.484 r
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.484 r
  data arrival time                                                 0.484

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.484
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.356


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/d_cnt_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.483 f
  rtr_wrap/ic_0/ibuf1/U281/ZN (NAND2_X1)                 0.029 &    0.513 r
  rtr_wrap/ic_0/ibuf1/U282/ZN (OAI21_X1)                 0.021 &    0.534 f
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_1_/SE (SDFF_X1)          0.000 &    0.534 f
  data arrival time                                                 0.534

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_1_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.534
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.358


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U193/ZN (NOR2_X1)                        0.009 &    0.490 f
  rtr_wrap/ic_2/ibuf1/U18/ZN (INV_X1)                    0.042 &    0.532 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__16_/SE (SDFF_X1)        0.000 &    0.532 r
  data arrival time                                                 0.532

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.532
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.358


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U193/ZN (NOR2_X1)                        0.009 &    0.490 f
  rtr_wrap/ic_2/ibuf1/U18/ZN (INV_X1)                    0.042 &    0.532 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__16_/SE (SDFF_X1)        0.000 &    0.532 r
  data arrival time                                                 0.532

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.532
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.358


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U193/ZN (NOR2_X1)                        0.009 &    0.490 f
  rtr_wrap/ic_2/ibuf1/U18/ZN (INV_X1)                    0.042 &    0.532 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__16_/SE (SDFF_X1)        0.000 &    0.532 r
  data arrival time                                                 0.532

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.532
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.358


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U193/ZN (NOR2_X1)                        0.009 &    0.490 f
  rtr_wrap/ic_2/ibuf1/U18/ZN (INV_X1)                    0.042 &    0.532 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__16_/SE (SDFF_X1)        0.000 &    0.532 r
  data arrival time                                                 0.532

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.532
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.358


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/FE_OFC402_FE_DBTN2_ivch_2/Z (CLKBUF_X1)
                                                         0.144 &    0.482 r
  rtr_wrap/ic_2/U193/ZN (NOR2_X1)                        0.009 &    0.490 f
  rtr_wrap/ic_2/ibuf1/U18/ZN (INV_X1)                    0.042 &    0.532 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__16_/SE (SDFF_X1)        0.000 &    0.532 r
  data arrival time                                                 0.532

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.532
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.358


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/d_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.483 f
  rtr_wrap/ic_0/ibuf1/U91/ZN (AOI21_X1)                  0.047 &    0.530 r
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_0_/SE (SDFF_X1)          0.000 &    0.530 r
  data arrival time                                                 0.530

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_0_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.530
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.361


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.077 &    0.277 f
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.076 &    0.352 f
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.087 &    0.440 f
  rtr_wrap/ic_2/ibuf0/U90/ZN (OAI21_X1)                  0.038 &    0.478 r
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.478 r
  data arrival time                                                 0.478

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.478
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.363


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_4_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.064 &    0.264 f
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.073 &    0.337 f
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.111 &    0.448 f
  rtr_wrap/ic_0/ibuf0/U65/ZN (NAND2_X1)                  0.030 &    0.478 r
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_4_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.478 r
  data arrival time                                                 0.478

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/clk_gate_ram_reg_4_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.478
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.363


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_2 (in)                                            0.025 &    0.125 r
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.117 &    0.242 r
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.068 &    0.310 f
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.060 &    0.370 r
  rtr_wrap/ic_2/ibuf1/U83/ZN (NAND3_X1)                  0.055 &    0.425 f
  rtr_wrap/ic_2/ibuf1/U96/ZN (NOR2_X1)                   0.047 &    0.472 r
  rtr_wrap/ic_2/ibuf1/U97/ZN (AOI22_X1)                  0.025 &    0.497 f
  rtr_wrap/ic_2/ibuf1/U98/ZN (OAI21_X1)                  0.028 &    0.524 r
  rtr_wrap/ic_2/ibuf1/d_cnt_reg_2_/SE (SDFF_X1)          0.000 &    0.524 r
  data arrival time                                                 0.524

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.524
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.367


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.077 &    0.277 f
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.076 &    0.352 f
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.084 &    0.436 f
  rtr_wrap/ic_2/ibuf0/U88/ZN (OAI21_X1)                  0.037 &    0.473 r
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.368


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.077 &    0.277 f
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.076 &    0.352 f
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.084 &    0.436 f
  rtr_wrap/ic_2/ibuf0/U85/ZN (OAI21_X1)                  0.035 &    0.471 r
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.471 r
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.370


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/clk_gate_ovalid_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.062 &    0.251 f
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.069 &    0.320 f
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.102 &    0.422 f
  rtr_wrap/oc_2/U49/ZN (NAND3_X1)                        0.041 &    0.463 r
  rtr_wrap/oc_2/clk_gate_ovalid_reg/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.463 r
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/clk_gate_ovalid_reg/latch/CK (CLKGATETST_X4)        1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.377


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_4_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.077 &    0.277 f
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.076 &    0.352 f
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.084 &    0.436 f
  rtr_wrap/ic_2/ibuf0/U67/ZN (NAND2_X1)                  0.028 &    0.465 r
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_4_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.465 r
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_4_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.138      1.842
  data required time                                                1.842
  ------------------------------------------------------------------------------
  data required time                                                1.842
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.377


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/clk_gate_wr_addr_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U213/ZN (NOR2_X1)                        0.072 &    0.461 r
  rtr_wrap/ic_1/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.498 f
  rtr_wrap/ic_1/ibuf1/U74/ZN (NAND2_X1)                  0.023 &    0.521 r
  rtr_wrap/ic_1/ibuf1/clk_gate_wr_addr_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.521 r
  data arrival time                                                 0.521

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/clk_gate_wr_addr_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.521
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.378


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/rd_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/U49/ZN (INV_X1)                    0.022 &    0.508 f
  rtr_wrap/ic_4/ibuf0/rd_addr_reg_0_/SI (SDFF_X1)        0.000 &    0.508 f
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/rd_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.380


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/rd_addr_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/U49/ZN (INV_X1)                    0.022 &    0.508 f
  rtr_wrap/ic_4/ibuf0/rd_addr_reg_1_/SI (SDFF_X1)        0.000 &    0.508 f
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/rd_addr_reg_1_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.380


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/wr_addr_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/U49/ZN (INV_X1)                    0.022 &    0.508 f
  rtr_wrap/ic_4/ibuf0/wr_addr_reg_2_/SI (SDFF_X1)        0.000 &    0.508 f
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/wr_addr_reg_2_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.380


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/U49/ZN (INV_X1)                    0.022 &    0.508 f
  rtr_wrap/ic_4/ibuf0/d_cnt_reg_2_/SI (SDFF_X1)          0.000 &    0.508 f
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.380


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.077 &    0.277 f
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.076 &    0.352 f
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.084 &    0.436 f
  rtr_wrap/ic_2/ibuf0/U73/ZN (NAND2_X1)                  0.025 &    0.462 r
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.462 r
  data arrival time                                                 0.462

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.138      1.842
  data required time                                                1.842
  ------------------------------------------------------------------------------
  data required time                                                1.842
  data arrival time                                                -0.462
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.380


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/clk_gate_wr_addr_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U213/ZN (NOR2_X1)                        0.075 &    0.452 r
  rtr_wrap/ic_4/ibuf1/U64/ZN (OAI21_X1)                  0.038 &    0.490 f
  rtr_wrap/ic_4/ibuf1/U74/ZN (NAND2_X1)                  0.024 &    0.514 r
  rtr_wrap/ic_4/ibuf1/clk_gate_wr_addr_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.514 r
  data arrival time                                                 0.514

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/clk_gate_wr_addr_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.514
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.382


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/clk_gate_d_cnt_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U83/ZN (NAND3_X1)                  0.059 &    0.483 f
  rtr_wrap/ic_0/ibuf1/U84/ZN (NAND3_X1)                  0.031 &    0.514 r
  rtr_wrap/ic_0/ibuf1/clk_gate_d_cnt_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.514 r
  data arrival time                                                 0.514

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/clk_gate_d_cnt_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.514
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.383


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__24_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__24_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__23_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__24_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__23_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__24_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__31_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__23_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__24_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__22_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__14_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__22_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__22_/D (SDFF_X1)         0.001 &    0.511 r
  data arrival time                                                 0.511

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.511
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.386


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__19_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__19_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__19_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__5_/D (SDFF_X1)          0.000 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__15_/D (SDFF_X1)         0.000 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__14_/D (SDFF_X1)         0.000 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC136_rst/Z (BUF_X1)           0.097 &    0.510 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__15_/D (SDFF_X1)         0.000 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__25_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__25_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__27_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__26_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__25_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__31_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__24_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__28_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__27_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__24_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__31_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__26_/D (SDFF_X1)         0.001 &    0.510 r
  data arrival time                                                 0.510

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.510
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.387


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_3/clk_gate_ovalid_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.062 &    0.251 f
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.069 &    0.320 f
  rtr_wrap/FE_OFC98_rst/Z (CLKBUF_X1)                    0.100 &    0.421 f
  rtr_wrap/oc_3/U49/ZN (NAND3_X1)                        0.032 &    0.453 r
  rtr_wrap/oc_3/clk_gate_ovalid_reg/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.453 r
  data arrival time                                                 0.453

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_3/clk_gate_ovalid_reg/latch/CK (CLKGATETST_X4)        1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.453
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__24_/D (SDFF_X1)         0.001 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__25_/D (SDFF_X1)         0.001 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__20_/D (SDFF_X1)         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__25_/D (SDFF_X1)         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__30_/D (SDFF_X1)         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/rd_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/U45/ZN (INV_X1)                    0.026 &    0.500 f
  rtr_wrap/ic_0/ibuf0/rd_addr_reg_0_/SI (SDFF_X1)        0.000 &    0.500 f
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/rd_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/rd_addr_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/U45/ZN (INV_X1)                    0.026 &    0.500 f
  rtr_wrap/ic_0/ibuf0/rd_addr_reg_1_/SI (SDFF_X1)        0.000 &    0.500 f
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/rd_addr_reg_1_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/U45/ZN (INV_X1)                    0.026 &    0.500 f
  rtr_wrap/ic_0/ibuf0/d_cnt_reg_2_/SI (SDFF_X1)          0.000 &    0.500 f
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.092      1.888
  data required time                                                1.888
  ------------------------------------------------------------------------------
  data required time                                                1.888
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__29_/D (SDFF_X1)         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__29_/D (SDFF_X1)         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC152_rst/Z (BUF_X1)                 0.099 &    0.509 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__29_/D (SDFF_X1)         0.000 &    0.509 r
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.388


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__4_/D (SDFF_X1)          0.001 &    0.508 r
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt0_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.106 &    0.454 r
  rtr_wrap/oc_2/U5/ZN (INV_X1)                           0.042 &    0.496 f
  rtr_wrap/oc_2/cnt0_reg_0_/SI (SDFF_X1)                 0.001 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt0_reg_0_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt0_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.106 &    0.454 r
  rtr_wrap/oc_2/U5/ZN (INV_X1)                           0.042 &    0.496 f
  rtr_wrap/oc_2/cnt0_reg_3_/SI (SDFF_X1)                 0.001 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt0_reg_3_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__31_/D (SDFF_X1)         0.001 &    0.508 r
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__31_/D (SDFF_X1)         0.001 &    0.508 r
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt0_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.106 &    0.454 r
  rtr_wrap/oc_2/U5/ZN (INV_X1)                           0.042 &    0.496 f
  rtr_wrap/oc_2/cnt0_reg_2_/SI (SDFF_X1)                 0.001 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt0_reg_2_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__31_/D (SDFF_X1)         0.001 &    0.508 r
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__0_/D (SDFF_X1)          0.001 &    0.508 r
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__3_/D (SDFF_X1)          0.001 &    0.508 r
  data arrival time                                                 0.508

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.508
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__0_/D (SDFF_X1)          0.001 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt1_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.106 &    0.454 r
  rtr_wrap/oc_2/U5/ZN (INV_X1)                           0.042 &    0.496 f
  rtr_wrap/oc_2/cnt1_reg_2_/SI (SDFF_X1)                 0.000 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt1_reg_2_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.389


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt1_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.106 &    0.454 r
  rtr_wrap/oc_2/U5/ZN (INV_X1)                           0.042 &    0.496 f
  rtr_wrap/oc_2/cnt1_reg_0_/SI (SDFF_X1)                 0.000 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt1_reg_0_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt1_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.106 &    0.454 r
  rtr_wrap/oc_2/U5/ZN (INV_X1)                           0.042 &    0.496 f
  rtr_wrap/oc_2/cnt1_reg_3_/SI (SDFF_X1)                 0.000 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt1_reg_3_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__33_/D (SDFF_X1)         0.001 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__8_/D (SDFF_X1)          0.003 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__8_/D (SDFF_X1)          0.003 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__22_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__33_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__22_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__32_/D (SDFF_X1)         0.001 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__1_/D (SDFF_X1)          0.001 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__32_/D (SDFF_X1)         0.001 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__1_/D (SDFF_X1)          0.001 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__33_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__23_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__32_/D (SDFF_X1)         0.001 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__34_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__33_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__32_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__8_/D (SDFF_X1)          0.000 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__28_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__34_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__31_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__1_/D (SDFF_X1)          0.000 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__2_/D (SDFF_X1)          0.000 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__4_/D (SDFF_X1)          0.000 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__32_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__32_/D (SDFF_X1)         0.002 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__1_/D (SDFF_X1)          0.000 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__32_/D (SDFF_X1)         0.000 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC130_rst/Z (BUF_X1)           0.099 &    0.506 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__8_/D (SDFF_X1)          0.000 &    0.507 r
  data arrival time                                                 0.507

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.507
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.390


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__34_/D (SDFF_X1)         0.001 &    0.506 r
  data arrival time                                                 0.506

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.506
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.391


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__34_/D (SDFF_X1)         0.001 &    0.506 r
  data arrival time                                                 0.506

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.506
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.391


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__7_/D (SDFF_X1)          0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__10_/D (SDFF_X1)         0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__5_/D (SDFF_X1)          0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__4_/D (SDFF_X1)          0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__5_/D (SDFF_X1)          0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/ibuf0/FE_OFC154_rst/Z (BUF_X1)           0.096 &    0.505 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__24_/D (SDFF_X1)         0.000 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__10_/D (SDFF_X1)         0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_1__7_/D (SDFF_X1)          0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_1__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__9_/D (SDFF_X1)          0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__9_/D (SDFF_X1)          0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__12_/D (SDFF_X1)         0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__11_/D (SDFF_X1)         0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__10_/D (SDFF_X1)         0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__10_/D (SDFF_X1)         0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__7_/D (SDFF_X1)          0.001 &    0.505 r
  data arrival time                                                 0.505

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.505
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__10_/D (SDFF_X1)         0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.392


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_3__26_/D (SDFF_X1)         0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_3__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__4_/D (SDFF_X1)          0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_3__23_/D (SDFF_X1)         0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_3__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_0__21_/D (SDFF_X1)         0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_0__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__4_/D (SDFF_X1)          0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__5_/D (SDFF_X1)          0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__26_/D (SDFF_X1)         0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__23_/D (SDFF_X1)         0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__19_/D (SDFF_X1)         0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__22_/D (SDFF_X1)         0.000 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__6_/D (SDFF_X1)          0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_4__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_4__22_/D (SDFF_X1)         0.000 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_4__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__6_/D (SDFF_X1)          0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__5_/D (SDFF_X1)          0.001 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/FE_OFC134_rst/Z (BUF_X1)                 0.095 &    0.504 r
  rtr_wrap/ic_0/ibuf1/ram_reg_3__19_/D (SDFF_X1)         0.000 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_3__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__5_/D (SDFF_X1)          0.000 &    0.504 r
  data arrival time                                                 0.504

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.504
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__9_/D (SDFF_X1)          0.000 &    0.503 r
  data arrival time                                                 0.503

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.503
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__7_/D (SDFF_X1)          0.000 &    0.503 r
  data arrival time                                                 0.503

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.503
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__9_/D (SDFF_X1)          0.000 &    0.503 r
  data arrival time                                                 0.503

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.503
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__7_/D (SDFF_X1)          0.000 &    0.503 r
  data arrival time                                                 0.503

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.503
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__6_/D (SDFF_X1)          0.000 &    0.503 r
  data arrival time                                                 0.503

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.503
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.393


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__9_/D (SDFF_X1)          0.000 &    0.503 r
  data arrival time                                                 0.503

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.503
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.394


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/ibuf1/FE_OFC148_rst/Z (BUF_X1)           0.099 &    0.503 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__5_/D (SDFF_X1)          0.000 &    0.503 r
  data arrival time                                                 0.503

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.503
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.394


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/wr_addr_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/U44/ZN (INV_X1)                    0.009 &    0.496 f
  rtr_wrap/ic_3/ibuf1/wr_addr_reg_2_/SI (SDFF_X1)        0.000 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/wr_addr_reg_2_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.395


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/clk_gate_d_cnt_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/U84/ZN (NAND3_X1)                  0.028 &    0.514 f
  rtr_wrap/ic_4/ibuf0/clk_gate_d_cnt_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.514 f
  data arrival time                                                 0.514

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/clk_gate_d_cnt_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.514
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.396


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/d_cnt_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/U45/ZN (INV_X1)                    0.026 &    0.500 f
  rtr_wrap/ic_0/ibuf0/d_cnt_reg_1_/D (SDFF_X1)           0.000 &    0.500 f
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/d_cnt_reg_1_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.397


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/d_cnt_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/U45/ZN (INV_X1)                    0.026 &    0.500 f
  rtr_wrap/ic_0/ibuf0/d_cnt_reg_3_/D (SDFF_X1)           0.000 &    0.500 f
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/d_cnt_reg_3_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.397


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__12_/D (SDFF_X1)         0.002 &    0.500 r
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__14_/D (SDFF_X1)         0.002 &    0.500 r
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__12_/D (SDFF_X1)         0.002 &    0.500 r
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__13_/D (SDFF_X1)         0.002 &    0.500 r
  data arrival time                                                 0.500

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.500
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__14_/D (SDFF_X1)         0.002 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__15_/D (SDFF_X1)         0.002 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt0_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.106 &    0.454 r
  rtr_wrap/oc_2/U5/ZN (INV_X1)                           0.042 &    0.496 f
  rtr_wrap/oc_2/cnt0_reg_1_/D (SDFF_X1)                  0.001 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt0_reg_1_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__13_/D (SDFF_X1)         0.002 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__15_/D (SDFF_X1)         0.002 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__16_/D (SDFF_X1)         0.002 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__16_/D (SDFF_X1)         0.001 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__18_/D (SDFF_X1)         0.001 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/wr_addr_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/wr_addr_reg_1_/D (SDFF_X1)         0.001 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/wr_addr_reg_1_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/wr_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/wr_addr_reg_0_/D (SDFF_X1)         0.001 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/wr_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__18_/D (SDFF_X1)         0.001 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt1_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC99_rst/Z (CLKBUF_X1)                    0.106 &    0.454 r
  rtr_wrap/oc_2/U5/ZN (INV_X1)                           0.042 &    0.496 f
  rtr_wrap/oc_2/cnt1_reg_1_/D (SDFF_X1)                  0.000 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt1_reg_1_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__20_/D (SDFF_X1)         0.001 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__19_/D (SDFF_X1)         0.001 &    0.499 r
  data arrival time                                                 0.499

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.499
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.398


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__19_/D (SDFF_X1)         0.001 &    0.498 r
  data arrival time                                                 0.498

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.498
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.399


  Startpoint: iack_2[0] (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/cnt0_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  iack_2[0] (in)                                         0.007 &    0.107 r
  rtr_wrap/oc_2/U25/ZN (NOR3_X1)                         0.009 &    0.116 f
  rtr_wrap/oc_2/FE_OFC441_n42/Z (CLKBUF_X1)              0.064 &    0.179 f
  rtr_wrap/oc_2/U26/ZN (AOI22_X1)                        0.062 &    0.242 r
  rtr_wrap/oc_2/U32/ZN (INV_X1)                          0.010 &    0.251 f
  rtr_wrap/oc_2/U33/ZN (AOI221_X1)                       0.092 &    0.344 r
  rtr_wrap/oc_2/U34/ZN (INV_X1)                          0.010 &    0.354 f
  rtr_wrap/oc_2/U35/ZN (AOI221_X1)                       0.074 &    0.428 r
  rtr_wrap/oc_2/U36/ZN (INV_X1)                          0.008 &    0.436 f
  rtr_wrap/oc_2/U39/Z (MUX2_X1)                          0.060 &    0.496 f
  rtr_wrap/oc_2/cnt0_reg_3_/SE (SDFF_X1)                 0.000 &    0.496 f
  data arrival time                                                 0.496

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/cnt0_reg_3_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.496
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.399


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__20_/D (SDFF_X1)         0.000 &    0.498 r
  data arrival time                                                 0.498

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.498
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.399


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC139_rst/Z (CLKBUF_X1)        0.112 &    0.498 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__19_/D (SDFF_X1)         0.000 &    0.498 r
  data arrival time                                                 0.498

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.498
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.399


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/clk_gate_rd_addr_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/U80/ZN (NAND2_X1)                  0.023 &    0.509 f
  rtr_wrap/ic_4/ibuf0/clk_gate_rd_addr_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.509 f
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/clk_gate_rd_addr_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.402


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/d_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/d_cnt_reg_0_/SI (SDFF_X1)          0.003 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/d_cnt_reg_0_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.402


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/vc_0/state_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/vc_0/state_reg_0_/SI (SDFF_X1)           0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/vc_0/state_reg_0_/CK (SDFF_X1)                      1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.403


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/clk_gate_wr_addr_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/U74/ZN (NAND2_X1)                  0.022 &    0.509 f
  rtr_wrap/ic_4/ibuf0/clk_gate_wr_addr_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.509 f
  data arrival time                                                 0.509

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/clk_gate_wr_addr_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.068      1.912
  data required time                                                1.912
  ------------------------------------------------------------------------------
  data required time                                                1.912
  data arrival time                                                -0.509
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.403


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_4_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.069 &    0.319 f
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.076 &    0.395 f
  rtr_wrap/ic_3/ibuf0/U67/ZN (NAND2_X1)                  0.042 &    0.436 r
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_4_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.437 r
  data arrival time                                                 0.437

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_4_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.437
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.403


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/vcmux/last_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/vcmux/last_reg_1_/SI (SDFF_X1)           0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/vcmux/last_reg_1_/CK (SDFF_X1)                      1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.403


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/vc_1/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/vc_1/req_reg/SI (SDFF_X1)                0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/vc_1/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.403


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/vc_0/req_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/vc_0/req_reg/SI (SDFF_X1)                0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/vc_0/req_reg/CK (SDFF_X1)                           1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.403


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/cnt0_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_0/U5/ZN (INV_X1)                           0.035 &    0.482 f
  rtr_wrap/oc_0/cnt0_reg_0_/SI (SDFF_X1)                 0.000 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/cnt0_reg_0_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.404


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/cnt1_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_0/U5/ZN (INV_X1)                           0.035 &    0.482 f
  rtr_wrap/oc_0/cnt1_reg_0_/SI (SDFF_X1)                 0.000 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/cnt1_reg_0_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.404


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/cnt1_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_0/U5/ZN (INV_X1)                           0.035 &    0.482 f
  rtr_wrap/oc_0/cnt1_reg_2_/SI (SDFF_X1)                 0.000 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/cnt1_reg_2_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.404


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/cnt0_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_0/U5/ZN (INV_X1)                           0.035 &    0.482 f
  rtr_wrap/oc_0/cnt0_reg_2_/SI (SDFF_X1)                 0.000 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/cnt0_reg_2_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.404


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/cnt1_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_0/U5/ZN (INV_X1)                           0.035 &    0.482 f
  rtr_wrap/oc_0/cnt1_reg_3_/SI (SDFF_X1)                 0.000 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/cnt1_reg_3_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.404


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/cnt0_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_0/U5/ZN (INV_X1)                           0.035 &    0.482 f
  rtr_wrap/oc_0/cnt0_reg_3_/SI (SDFF_X1)                 0.000 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/cnt0_reg_3_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.094      1.886
  data required time                                                1.886
  ------------------------------------------------------------------------------
  data required time                                                1.886
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.404


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/rd_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf1/U51/ZN (INV_X1)                    0.009 &    0.488 f
  rtr_wrap/ic_2/ibuf1/rd_addr_reg_0_/SI (SDFF_X1)        0.000 &    0.488 f
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/rd_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.405


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_1/cnt0_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_1/U6/ZN (INV_X1)                           0.033 &    0.481 f
  rtr_wrap/oc_1/cnt0_reg_0_/SI (SDFF_X1)                 0.001 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_1/cnt0_reg_0_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.093      1.887
  data required time                                                1.887
  ------------------------------------------------------------------------------
  data required time                                                1.887
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.405


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_1/cnt1_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_1/U6/ZN (INV_X1)                           0.033 &    0.481 f
  rtr_wrap/oc_1/cnt1_reg_2_/SI (SDFF_X1)                 0.001 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_1/cnt1_reg_2_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.093      1.887
  data required time                                                1.887
  ------------------------------------------------------------------------------
  data required time                                                1.887
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.405


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_1/cnt0_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_1/U6/ZN (INV_X1)                           0.033 &    0.481 f
  rtr_wrap/oc_1/cnt0_reg_2_/SI (SDFF_X1)                 0.001 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_1/cnt0_reg_2_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.093      1.887
  data required time                                                1.887
  ------------------------------------------------------------------------------
  data required time                                                1.887
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.405


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_1/cnt1_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_1/U6/ZN (INV_X1)                           0.033 &    0.481 f
  rtr_wrap/oc_1/cnt1_reg_3_/SI (SDFF_X1)                 0.001 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_1/cnt1_reg_3_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.093      1.887
  data required time                                                1.887
  ------------------------------------------------------------------------------
  data required time                                                1.887
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.405


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_1/cnt0_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_1/U6/ZN (INV_X1)                           0.033 &    0.481 f
  rtr_wrap/oc_1/cnt0_reg_3_/SI (SDFF_X1)                 0.001 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_1/cnt0_reg_3_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.093      1.887
  data required time                                                1.887
  ------------------------------------------------------------------------------
  data required time                                                1.887
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.405


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/wr_addr_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/U42/ZN (INV_X1)                    0.008 &    0.487 f
  rtr_wrap/ic_2/ibuf0/wr_addr_reg_2_/SI (SDFF_X1)        0.000 &    0.487 f
  data arrival time                                                 0.487

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/wr_addr_reg_2_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.487
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.405


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.069 &    0.319 f
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.076 &    0.395 f
  rtr_wrap/ic_3/ibuf0/U85/ZN (OAI21_X1)                  0.038 &    0.433 r
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.433 r
  data arrival time                                                 0.433

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.141      1.839
  data required time                                                1.839
  ------------------------------------------------------------------------------
  data required time                                                1.839
  data arrival time                                                -0.433
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__28_/D (SDFF_X1)         0.003 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__2_/D (SDFF_X1)          0.002 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__0_/D (SDFF_X1)          0.002 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__26_/D (SDFF_X1)         0.003 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__22_/D (SDFF_X1)         0.003 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__1_/D (SDFF_X1)          0.002 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__24_/D (SDFF_X1)         0.003 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__1_/D (SDFF_X1)          0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__23_/D (SDFF_X1)         0.003 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__0_/D (SDFF_X1)          0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__25_/D (SDFF_X1)         0.003 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__1_/D (SDFF_X1)          0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__21_/D (SDFF_X1)         0.002 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__24_/D (SDFF_X1)         0.002 &    0.491 r
  data arrival time                                                 0.491

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.491
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.406


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__1_/D (SDFF_X1)          0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__1_/D (SDFF_X1)          0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__20_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__20_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__19_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__10_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__19_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__12_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/rc0/clk_gate_ovch1_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/rc0/U14/ZN (NAND2_X1)                    0.017 &    0.506 f
  rtr_wrap/ic_0/rc0/clk_gate_ovch1_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.506 f
  data arrival time                                                 0.506

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/rc0/clk_gate_ovch1_reg/latch/CK (CLKGATETST_X1)     1.980 r
  clock gating setup time                               -0.068      1.912
  data required time                                                1.912
  ------------------------------------------------------------------------------
  data required time                                                1.912
  data arrival time                                                -0.506
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__13_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__19_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__0_/D (SDFF_X1)          0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__0_/D (SDFF_X1)          0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__2_/D (SDFF_X1)          0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__1_/D (SDFF_X1)          0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__3_/D (SDFF_X1)          0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_0__2_/D (SDFF_X1)          0.003 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/wr_addr_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/wr_addr_reg_1_/D (SDFF_X1)         0.003 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/wr_addr_reg_1_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf0/ram_reg_0__20_/D (SDFF_X1)         0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_0__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_0__3_/D (SDFF_X1)          0.003 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_0__1_/D (SDFF_X1)          0.003 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_0__0_/D (SDFF_X1)          0.003 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/wr_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/wr_addr_reg_0_/D (SDFF_X1)         0.003 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/wr_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf0/ram_reg_3__21_/D (SDFF_X1)         0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_3__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__0_/D (SDFF_X1)          0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/rc0/ovch1_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/rc0/ovch1_reg_0_/D (SDFF_X1)             0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/rc0/ovch1_reg_0_/CK (SDFF_X1)                       1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__0_/D (SDFF_X1)          0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/d_cnt_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/d_cnt_reg_1_/D (SDFF_X1)           0.003 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/d_cnt_reg_1_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__3_/D (SDFF_X1)          0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__1_/D (SDFF_X1)          0.001 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/rc0/port1_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/rc0/port1_reg_0_/D (SDFF_X1)             0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/rc0/port1_reg_0_/CK (SDFF_X1)                       1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_2__3_/D (SDFF_X1)          0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/vc_0/state_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/vc_0/state_reg_1_/D (SDFF_X1)            0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/vc_0/state_reg_1_/CK (SDFF_X1)                      1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__20_/D (SDFF_X1)         0.002 &    0.490 r
  data arrival time                                                 0.490

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.490
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/vc_0/send_reg
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/vc_0/send_reg/D (SDFF_X1)                0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/vc_0/send_reg/CK (SDFF_X1)                          1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/rd_addr_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/rd_addr_reg_2_/D (SDFF_X1)         0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/rd_addr_reg_2_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__8_/D (SDFF_X1)          0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/d_cnt_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/d_cnt_reg_3_/D (SDFF_X1)           0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/d_cnt_reg_3_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__2_/D (SDFF_X1)          0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__0_/D (SDFF_X1)          0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__0_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.407


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.072 &    0.322 f
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.077 &    0.399 f
  rtr_wrap/ic_3/ibuf1/U90/ZN (OAI21_X1)                  0.034 &    0.433 r
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.433 r
  data arrival time                                                 0.433

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.433
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__10_/D (SDFF_X1)         0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/wr_addr_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/wr_addr_reg_1_/D (SDFF_X1)         0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/wr_addr_reg_1_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/rc0/port1_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/rc0/port1_reg_2_/D (SDFF_X1)             0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/rc0/port1_reg_2_/CK (SDFF_X1)                       1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__12_/D (SDFF_X1)         0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_2__12_/D (SDFF_X1)         0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_2__13_/D (SDFF_X1)         0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__18_/D (SDFF_X1)         0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__13_/D (SDFF_X1)         0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__13_/D (SDFF_X1)         0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__1_/D (SDFF_X1)          0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__3_/D (SDFF_X1)          0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf1/ram_reg_3__32_/D (SDFF_X1)         0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_2__2_/D (SDFF_X1)          0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/wr_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_4/ibuf0/wr_addr_reg_0_/D (SDFF_X1)         0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/wr_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/rc0/port1_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/rc0/port1_reg_1_/D (SDFF_X1)             0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/rc0/port1_reg_1_/CK (SDFF_X1)                       1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/vcmux/last_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC31_rst/ZN (INV_X1)                      0.088 &    0.268 r
  rtr_wrap/FE_OFC75_rst/Z (BUF_X1)                       0.101 &    0.368 r
  rtr_wrap/FE_OFC158_rst/Z (CLKBUF_X1)                   0.120 &    0.488 r
  rtr_wrap/ic_0/vcmux/last_reg_0_/D (SDFF_X1)            0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/vcmux/last_reg_0_/CK (SDFF_X1)                      1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__10_/D (SDFF_X1)         0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__12_/D (SDFF_X1)         0.002 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__21_/D (SDFF_X1)         0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__13_/D (SDFF_X1)         0.000 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/ic_1/FE_OFC14_rst/ZN (INV_X1)                 0.088 &    0.274 r
  rtr_wrap/ic_1/FE_OFC55_rst/Z (BUF_X1)                  0.097 &    0.370 r
  rtr_wrap/ic_1/FE_OFC120_rst/Z (CLKBUF_X1)              0.118 &    0.488 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__2_/D (SDFF_X1)          0.000 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__30_/D (SDFF_X1)         0.001 &    0.489 r
  data arrival time                                                 0.489

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.489
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/ram_reg_2__28_/D (SDFF_X1)         0.002 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_2__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_4__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/ram_reg_4__27_/D (SDFF_X1)         0.002 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_4__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/ram_reg_1__27_/D (SDFF_X1)         0.002 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_1__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/ram_reg_2__27_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_2__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/ram_reg_3__27_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_3__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.408


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_4__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf0/ram_reg_4__7_/D (SDFF_X1)          0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_4__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__11_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC32_rst/ZN (INV_X1)                      0.101 &    0.280 r
  rtr_wrap/ic_4/FE_OFC80_rst/Z (BUF_X1)                  0.092 &    0.372 r
  rtr_wrap/ic_4/FE_OFC162_rst/Z (CLKBUF_X1)              0.115 &    0.487 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__10_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/ibuf1/FE_OFC151_rst/Z (BUF_X1)           0.092 &    0.488 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__29_/D (SDFF_X1)         0.000 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/clk_gate_d_cnt_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/U82/ZN (NAND3_X1)                  0.028 &    0.502 f
  rtr_wrap/ic_0/ibuf0/clk_gate_d_cnt_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.502 f
  data arrival time                                                 0.502

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/clk_gate_d_cnt_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.502
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_0_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.072 &    0.322 f
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.077 &    0.399 f
  rtr_wrap/ic_3/ibuf1/U85/ZN (OAI21_X1)                  0.033 &    0.432 r
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_0_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.432 r
  data arrival time                                                 0.432

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_0_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.432
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.072 &    0.322 f
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.077 &    0.399 f
  rtr_wrap/ic_3/ibuf1/U88/ZN (OAI21_X1)                  0.033 &    0.432 r
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.432 r
  data arrival time                                                 0.432

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.432
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__11_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__13_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__14_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/FE_OFC173_rst/Z (CLKBUF_X1)                   0.128 &    0.487 r
  rtr_wrap/ic_3/ibuf1/ram_reg_2__31_/D (SDFF_X1)         0.000 &    0.487 r
  data arrival time                                                 0.487

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_2__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.084      1.896
  data required time                                                1.896
  ------------------------------------------------------------------------------
  data required time                                                1.896
  data arrival time                                                -0.487
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__9_/D (SDFF_X1)          0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.409


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__7_/D (SDFF_X1)          0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__5_/D (SDFF_X1)          0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__14_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__13_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__13_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_2_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.069 &    0.319 f
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.076 &    0.395 f
  rtr_wrap/ic_3/ibuf0/U88/ZN (OAI21_X1)                  0.035 &    0.430 r
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_2_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.430 r
  data arrival time                                                 0.430

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_2_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.140      1.840
  data required time                                                1.840
  ------------------------------------------------------------------------------
  data required time                                                1.840
  data arrival time                                                -0.430
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__14_/D (SDFF_X1)         0.001 &    0.488 r
  data arrival time                                                 0.488

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.488
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/wr_addr_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/U43/ZN (INV_X1)                    0.007 &    0.480 f
  rtr_wrap/ic_0/ibuf0/wr_addr_reg_2_/SI (SDFF_X1)        0.000 &    0.480 f
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/wr_addr_reg_2_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__12_/D (SDFF_X1)         0.000 &    0.487 r
  data arrival time                                                 0.487

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.487
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.410


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__13_/D (SDFF_X1)         0.000 &    0.487 r
  data arrival time                                                 0.487

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.487
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.411


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__14_/D (SDFF_X1)         0.000 &    0.487 r
  data arrival time                                                 0.487

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.487
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.411


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__11_/D (SDFF_X1)         0.000 &    0.487 r
  data arrival time                                                 0.487

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.487
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.411


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_0__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.112 &    0.404 r
  rtr_wrap/ic_2/FE_OFC146_rst/Z (BUF_X1)                 0.083 &    0.487 r
  rtr_wrap/ic_2/ibuf1/ram_reg_0__10_/D (SDFF_X1)         0.000 &    0.487 r
  data arrival time                                                 0.487

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_0__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.487
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.411


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/cnt0_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_0/U5/ZN (INV_X1)                           0.035 &    0.482 f
  rtr_wrap/oc_0/cnt0_reg_1_/D (SDFF_X1)                  0.000 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/cnt0_reg_1_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.412


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/cnt1_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_0/U5/ZN (INV_X1)                           0.035 &    0.482 f
  rtr_wrap/oc_0/cnt1_reg_1_/D (SDFF_X1)                  0.000 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/cnt1_reg_1_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.086      1.894
  data required time                                                1.894
  ------------------------------------------------------------------------------
  data required time                                                1.894
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.412


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/d_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.022 &    0.360 f
  rtr_wrap/ic_2/ibuf1/U81/ZN (NOR2_X1)                   0.073 &    0.432 r
  rtr_wrap/ic_2/ibuf1/U82/ZN (INV_X1)                    0.015 &    0.448 f
  rtr_wrap/ic_2/ibuf1/U91/ZN (AOI21_X1)                  0.031 &    0.479 r
  rtr_wrap/ic_2/ibuf1/d_cnt_reg_0_/SE (SDFF_X1)          0.000 &    0.479 r
  data arrival time                                                 0.479

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/d_cnt_reg_0_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.479
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.413


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_1/cnt0_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_1/U6/ZN (INV_X1)                           0.033 &    0.481 f
  rtr_wrap/oc_1/cnt0_reg_1_/D (SDFF_X1)                  0.001 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_1/cnt0_reg_1_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.413


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_1/cnt1_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.091 &    0.327 r
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.120 &    0.447 r
  rtr_wrap/oc_1/U6/ZN (INV_X1)                           0.033 &    0.481 f
  rtr_wrap/oc_1/cnt1_reg_1_/D (SDFF_X1)                  0.001 &    0.482 f
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_1/cnt1_reg_1_/CK (SDFF_X1)                            1.980 r
  library setup time                                    -0.085      1.895
  data required time                                                1.895
  ------------------------------------------------------------------------------
  data required time                                                1.895
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.413


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_3_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.069 &    0.319 f
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.076 &    0.395 f
  rtr_wrap/ic_3/ibuf0/U90/ZN (OAI21_X1)                  0.033 &    0.427 r
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_3_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.427 r
  data arrival time                                                 0.427

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_3_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.139      1.841
  data required time                                                1.841
  ------------------------------------------------------------------------------
  data required time                                                1.841
  data arrival time                                                -0.427
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.414


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_4_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.072 &    0.322 f
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.077 &    0.399 f
  rtr_wrap/ic_3/ibuf1/U67/ZN (NAND2_X1)                  0.028 &    0.428 r
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_4_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.428 r
  data arrival time                                                 0.428

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/clk_gate_ram_reg_4_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.138      1.842
  data required time                                                1.842
  ------------------------------------------------------------------------------
  data required time                                                1.842
  data arrival time                                                -0.428
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.414


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/clk_gate_rd_addr_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.064 &    0.264 f
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.073 &    0.337 f
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.111 &    0.448 f
  rtr_wrap/ic_0/ibuf0/U78/ZN (NAND2_X1)                  0.034 &    0.482 r
  rtr_wrap/ic_0/ibuf0/clk_gate_rd_addr_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.482 r
  data arrival time                                                 0.482

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/clk_gate_rd_addr_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.482
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.414


  Startpoint: ivch_0 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/clk_gate_wr_addr_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_0 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_0/FE_DBTC4_ivch_0/ZN (INV_X1)              0.064 &    0.208 f
  rtr_wrap/ic_0/FE_OFC400_FE_DBTN4_ivch_0/Z (CLKBUF_X1)
                                                         0.122 &    0.330 f
  rtr_wrap/ic_0/U213/ZN (NOR2_X1)                        0.094 &    0.424 r
  rtr_wrap/ic_0/ibuf1/U64/ZN (OAI21_X1)                  0.037 &    0.462 f
  rtr_wrap/ic_0/ibuf1/U74/ZN (NAND2_X1)                  0.023 &    0.484 r
  rtr_wrap/ic_0/ibuf1/clk_gate_wr_addr_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.484 r
  data arrival time                                                 0.484

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/clk_gate_wr_addr_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.484
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.415


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U205/ZN (NOR2_X1)                        0.057 &    0.446 r
  rtr_wrap/ic_1/ibuf1/U6/ZN (INV_X1)                     0.030 &    0.476 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__27_/SE (SDFF_X1)        0.000 &    0.476 f
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.415


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U205/ZN (NOR2_X1)                        0.057 &    0.446 r
  rtr_wrap/ic_1/ibuf1/U6/ZN (INV_X1)                     0.030 &    0.476 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__27_/SE (SDFF_X1)        0.000 &    0.476 f
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.415


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U205/ZN (NOR2_X1)                        0.057 &    0.446 r
  rtr_wrap/ic_1/ibuf1/U6/ZN (INV_X1)                     0.030 &    0.476 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__27_/SE (SDFF_X1)        0.000 &    0.476 f
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.415


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U205/ZN (NOR2_X1)                        0.057 &    0.446 r
  rtr_wrap/ic_1/ibuf1/U6/ZN (INV_X1)                     0.030 &    0.476 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__27_/SE (SDFF_X1)        0.000 &    0.476 f
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.415


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U205/ZN (NOR2_X1)                        0.057 &    0.446 r
  rtr_wrap/ic_1/ibuf1/U6/ZN (INV_X1)                     0.030 &    0.476 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__27_/SE (SDFF_X1)        0.000 &    0.476 f
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.415


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/d_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/d_cnt_reg_0_/SI (SDFF_X1)          0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/d_cnt_reg_0_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.417


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/clk_gate_wr_addr_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/U74/ZN (NAND2_X1)                  0.018 &    0.497 f
  rtr_wrap/ic_2/ibuf0/clk_gate_wr_addr_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.497 f
  data arrival time                                                 0.497

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/clk_gate_wr_addr_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.066      1.914
  data required time                                                1.914
  ------------------------------------------------------------------------------
  data required time                                                1.914
  data arrival time                                                -0.497
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.417


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/d_cnt_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_2 (in)                                            0.025 &    0.125 r
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.117 &    0.242 r
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.068 &    0.310 f
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.060 &    0.370 r
  rtr_wrap/ic_2/ibuf1/U83/ZN (NAND3_X1)                  0.055 &    0.425 f
  rtr_wrap/ic_2/ibuf1/U281/ZN (NAND2_X1)                 0.029 &    0.454 r
  rtr_wrap/ic_2/ibuf1/U282/ZN (OAI21_X1)                 0.020 &    0.474 f
  rtr_wrap/ic_2/ibuf1/d_cnt_reg_1_/SE (SDFF_X1)          0.000 &    0.474 f
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/d_cnt_reg_1_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.417


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__23_/D (SDFF_X1)         0.002 &    0.481 r
  data arrival time                                                 0.481

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.481
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.417


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/clk_gate_wr_addr_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.064 &    0.264 f
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.073 &    0.337 f
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.111 &    0.448 f
  rtr_wrap/ic_0/ibuf0/U72/ZN (NAND2_X1)                  0.032 &    0.479 r
  rtr_wrap/ic_0/ibuf0/clk_gate_wr_addr_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.479 r
  data arrival time                                                 0.479

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/clk_gate_wr_addr_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.479
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.417


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__22_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.417


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__23_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.418


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__23_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.418


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__22_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.418


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__22_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.418


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__21_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.418


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__21_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.418


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC141_rst/Z (CLKBUF_X1)        0.093 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__21_/D (SDFF_X1)         0.000 &    0.479 r
  data arrival time                                                 0.479

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.479
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.419


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__27_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.419


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__28_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.419


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__26_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.419


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__31_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.419


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__26_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.419


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__28_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.419


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__31_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.419


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__27_/D (SDFF_X1)         0.001 &    0.480 r
  data arrival time                                                 0.480

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.480
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.420


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_1_/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.060 &    0.250 f
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.069 &    0.319 f
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.076 &    0.395 f
  rtr_wrap/ic_3/ibuf0/U73/ZN (NAND2_X1)                  0.028 &    0.422 r
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_1_/latch/E (CLKGATETST_X4)
                                                         0.000 &    0.422 r
  data arrival time                                                 0.422

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/clk_gate_ram_reg_1_/latch/CK (CLKGATETST_X4)
                                                                    1.980 r
  clock gating setup time                               -0.138      1.842
  data required time                                                1.842
  ------------------------------------------------------------------------------
  data required time                                                1.842
  data arrival time                                                -0.422
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.420


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC74_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_2/FE_OFC153_rst/Z (BUF_X1)                 0.070 &    0.479 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__27_/D (SDFF_X1)         0.000 &    0.479 r
  data arrival time                                                 0.479

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.081      1.899
  data required time                                                1.899
  ------------------------------------------------------------------------------
  data required time                                                1.899
  data arrival time                                                -0.479
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.420


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.090 &    0.476 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__8_/D (SDFF_X1)          0.001 &    0.477 r
  data arrival time                                                 0.477

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.477
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.090 &    0.476 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__8_/D (SDFF_X1)          0.001 &    0.477 r
  data arrival time                                                 0.477

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.477
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U207/ZN (NOR2_X1)                        0.055 &    0.444 r
  rtr_wrap/ic_1/ibuf1/U13/ZN (INV_X1)                    0.027 &    0.471 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__29_/SE (SDFF_X1)        0.000 &    0.471 f
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U207/ZN (NOR2_X1)                        0.055 &    0.444 r
  rtr_wrap/ic_1/ibuf1/U13/ZN (INV_X1)                    0.027 &    0.471 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__29_/SE (SDFF_X1)        0.000 &    0.471 f
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U207/ZN (NOR2_X1)                        0.055 &    0.444 r
  rtr_wrap/ic_1/ibuf1/U13/ZN (INV_X1)                    0.027 &    0.471 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__29_/SE (SDFF_X1)        0.000 &    0.471 f
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U207/ZN (NOR2_X1)                        0.055 &    0.444 r
  rtr_wrap/ic_1/ibuf1/U13/ZN (INV_X1)                    0.027 &    0.471 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__29_/SE (SDFF_X1)        0.000 &    0.471 f
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U207/ZN (NOR2_X1)                        0.055 &    0.444 r
  rtr_wrap/ic_1/ibuf1/U13/ZN (INV_X1)                    0.027 &    0.471 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__29_/SE (SDFF_X1)        0.000 &    0.471 f
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.090 &    0.476 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__20_/D (SDFF_X1)         0.001 &    0.476 r
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/rd_addr_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/rd_addr_reg_2_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/rd_addr_reg_2_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.090 &    0.476 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__21_/D (SDFF_X1)         0.001 &    0.476 r
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.090 &    0.476 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__8_/D (SDFF_X1)          0.001 &    0.476 r
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.090 &    0.476 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__21_/D (SDFF_X1)         0.001 &    0.476 r
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/rd_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.088 &    0.342 r
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.105 &    0.447 r
  rtr_wrap/ic_3/ibuf0/U42/ZN (INV_X1)                    0.020 &    0.467 f
  rtr_wrap/ic_3/ibuf0/rd_addr_reg_0_/SI (SDFF_X1)        0.000 &    0.467 f
  data arrival time                                                 0.467

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/rd_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.091      1.889
  data required time                                                1.889
  ------------------------------------------------------------------------------
  data required time                                                1.889
  data arrival time                                                -0.467
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/rd_addr_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.088 &    0.342 r
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.105 &    0.447 r
  rtr_wrap/ic_3/ibuf0/U42/ZN (INV_X1)                    0.020 &    0.467 f
  rtr_wrap/ic_3/ibuf0/rd_addr_reg_1_/SI (SDFF_X1)        0.000 &    0.467 f
  data arrival time                                                 0.467

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/rd_addr_reg_1_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.091      1.889
  data required time                                                1.889
  ------------------------------------------------------------------------------
  data required time                                                1.889
  data arrival time                                                -0.467
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.088 &    0.342 r
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.105 &    0.447 r
  rtr_wrap/ic_3/ibuf0/U42/ZN (INV_X1)                    0.020 &    0.467 f
  rtr_wrap/ic_3/ibuf0/d_cnt_reg_2_/SI (SDFF_X1)          0.000 &    0.467 f
  data arrival time                                                 0.467

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.091      1.889
  data required time                                                1.889
  ------------------------------------------------------------------------------
  data required time                                                1.889
  data arrival time                                                -0.467
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U201/ZN (NOR2_X1)                        0.054 &    0.443 r
  rtr_wrap/ic_1/ibuf1/U23/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__24_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U201/ZN (NOR2_X1)                        0.054 &    0.443 r
  rtr_wrap/ic_1/ibuf1/U23/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__24_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U201/ZN (NOR2_X1)                        0.054 &    0.443 r
  rtr_wrap/ic_1/ibuf1/U23/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__24_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U201/ZN (NOR2_X1)                        0.054 &    0.443 r
  rtr_wrap/ic_1/ibuf1/U23/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__24_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U201/ZN (NOR2_X1)                        0.054 &    0.443 r
  rtr_wrap/ic_1/ibuf1/U23/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__24_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/ibuf0/FE_OFC70_rst/Z (BUF_X1)            0.094 &    0.386 r
  rtr_wrap/ic_2/ibuf0/FE_OFC140_rst/Z (CLKBUF_X1)        0.090 &    0.476 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__20_/D (SDFF_X1)         0.000 &    0.476 r
  data arrival time                                                 0.476

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.476
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/wr_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/wr_addr_reg_0_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/wr_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/wr_addr_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_0/ibuf0/wr_addr_reg_1_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/wr_addr_reg_1_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U200/ZN (NOR2_X1)                        0.053 &    0.442 r
  rtr_wrap/ic_1/ibuf1/U24/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__23_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U200/ZN (NOR2_X1)                        0.053 &    0.442 r
  rtr_wrap/ic_1/ibuf1/U24/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__23_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U200/ZN (NOR2_X1)                        0.053 &    0.442 r
  rtr_wrap/ic_1/ibuf1/U24/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__23_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U200/ZN (NOR2_X1)                        0.053 &    0.442 r
  rtr_wrap/ic_1/ibuf1/U24/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__23_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U200/ZN (NOR2_X1)                        0.053 &    0.442 r
  rtr_wrap/ic_1/ibuf1/U24/ZN (INV_X1)                    0.027 &    0.470 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__23_/SE (SDFF_X1)        0.000 &    0.470 f
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__11_/D (SDFF_X1)         0.001 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_3__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_3__4_/D (SDFF_X1)          0.001 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_3__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__4_/D (SDFF_X1)          0.001 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_4__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC20_rst/ZN (INV_X1)                      0.089 &    0.274 r
  rtr_wrap/FE_OFC69_rst/Z (BUF_X1)                       0.085 &    0.359 r
  rtr_wrap/FE_OFC137_rst/Z (CLKBUF_X1)                   0.115 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_4__11_/D (SDFF_X1)         0.001 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_4__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.422


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__15_/D (SDFF_X1)         0.002 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__1_/D (SDFF_X1)          0.002 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__15_/D (SDFF_X1)         0.002 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__15_/D (SDFF_X1)         0.002 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__21_/D (SDFF_X1)         0.002 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__24_/D (SDFF_X1)         0.002 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__21_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__16_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__16_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_4__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_4__19_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_4__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__13_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__11_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__4_/D (SDFF_X1)          0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__11_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__4_/D (SDFF_X1)          0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__4_/D (SDFF_X1)          0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__11_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__12_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_0__13_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_0__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_2__20_/D (SDFF_X1)         0.001 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_2__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__13_/D (SDFF_X1)         0.000 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_1__14_/D (SDFF_X1)         0.000 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_1__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_3__19_/D (SDFF_X1)         0.001 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_3__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__14_/D (SDFF_X1)         0.000 &    0.475 r
  data arrival time                                                 0.475

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.475
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__28_/D (SDFF_X1)         0.000 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/ram_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/FE_OFC71_rst/Z (CLKBUF_X1)                    0.106 &    0.398 r
  rtr_wrap/FE_OFC145_rst/Z (BUF_X1)                      0.077 &    0.474 r
  rtr_wrap/ic_2/ibuf0/ram_reg_2__12_/D (SDFF_X1)         0.000 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/ram_reg_2__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.423


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__21_/D (SDFF_X1)         0.001 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.424


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/ram_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_2/FE_OFC73_rst/Z (CLKBUF_X1)               0.104 &    0.396 r
  rtr_wrap/ic_2/FE_OFC150_rst/Z (BUF_X1)                 0.078 &    0.474 r
  rtr_wrap/ic_2/ibuf1/ram_reg_1__16_/D (SDFF_X1)         0.000 &    0.474 r
  data arrival time                                                 0.474

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/ram_reg_1__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.474
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.424


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_1__26_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_1__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__25_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__26_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__25_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__30_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__26_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__31_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_4__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_4__25_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_4__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__31_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_1__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_1__27_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_1__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC133_rst/Z (CLKBUF_X1)        0.068 &    0.478 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__10_/D (SDFF_X1)         0.001 &    0.478 r
  data arrival time                                                 0.478

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.077      1.903
  data required time                                                1.903
  ------------------------------------------------------------------------------
  data required time                                                1.903
  data arrival time                                                -0.478
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC133_rst/Z (CLKBUF_X1)        0.068 &    0.478 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__7_/D (SDFF_X1)          0.001 &    0.478 r
  data arrival time                                                 0.478

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.077      1.903
  data required time                                                1.903
  ------------------------------------------------------------------------------
  data required time                                                1.903
  data arrival time                                                -0.478
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC133_rst/Z (CLKBUF_X1)        0.068 &    0.478 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__4_/D (SDFF_X1)          0.001 &    0.478 r
  data arrival time                                                 0.478

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.077      1.903
  data required time                                                1.903
  ------------------------------------------------------------------------------
  data required time                                                1.903
  data arrival time                                                -0.478
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC133_rst/Z (CLKBUF_X1)        0.068 &    0.478 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__10_/D (SDFF_X1)         0.001 &    0.478 r
  data arrival time                                                 0.478

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.077      1.903
  data required time                                                1.903
  ------------------------------------------------------------------------------
  data required time                                                1.903
  data arrival time                                                -0.478
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC133_rst/Z (CLKBUF_X1)        0.068 &    0.478 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__31_/D (SDFF_X1)         0.001 &    0.478 r
  data arrival time                                                 0.478

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.077      1.903
  data required time                                                1.903
  ------------------------------------------------------------------------------
  data required time                                                1.903
  data arrival time                                                -0.478
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC133_rst/Z (CLKBUF_X1)        0.068 &    0.478 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__14_/D (SDFF_X1)         0.001 &    0.478 r
  data arrival time                                                 0.478

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.077      1.903
  data required time                                                1.903
  ------------------------------------------------------------------------------
  data required time                                                1.903
  data arrival time                                                -0.478
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_1__31_/D (SDFF_X1)         0.002 &    0.473 r
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_1__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__26_/D (SDFF_X1)         0.002 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__30_/D (SDFF_X1)         0.002 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_4__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_4__30_/D (SDFF_X1)         0.002 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_4__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.425


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_4__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_4__26_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_4__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_4__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_4__31_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_4__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__31_/D (SDFF_X1)         0.001 &    0.471 r
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U211/ZN (NOR2_X1)                        0.049 &    0.438 r
  rtr_wrap/ic_1/ibuf1/U9/ZN (INV_X1)                     0.028 &    0.466 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__33_/SE (SDFF_X1)        0.000 &    0.466 f
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U211/ZN (NOR2_X1)                        0.049 &    0.438 r
  rtr_wrap/ic_1/ibuf1/U9/ZN (INV_X1)                     0.028 &    0.466 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__33_/SE (SDFF_X1)        0.000 &    0.466 f
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U211/ZN (NOR2_X1)                        0.049 &    0.438 r
  rtr_wrap/ic_1/ibuf1/U9/ZN (INV_X1)                     0.028 &    0.466 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__33_/SE (SDFF_X1)        0.000 &    0.466 f
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U211/ZN (NOR2_X1)                        0.049 &    0.438 r
  rtr_wrap/ic_1/ibuf1/U9/ZN (INV_X1)                     0.028 &    0.466 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__33_/SE (SDFF_X1)        0.000 &    0.466 f
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__33_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U211/ZN (NOR2_X1)                        0.049 &    0.438 r
  rtr_wrap/ic_1/ibuf1/U9/ZN (INV_X1)                     0.028 &    0.466 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__33_/SE (SDFF_X1)        0.000 &    0.466 f
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__33_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/FE_OFC84_rst/Z (BUF_X1)                       0.102 &    0.359 r
  rtr_wrap/ic_4/ibuf0/FE_OFC172_rst/Z (CLKBUF_X1)        0.112 &    0.471 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__27_/D (SDFF_X1)         0.000 &    0.471 r
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__27_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.426


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U210/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U10/ZN (INV_X1)                    0.029 &    0.465 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__32_/SE (SDFF_X1)        0.000 &    0.465 f
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U210/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U10/ZN (INV_X1)                    0.029 &    0.465 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__32_/SE (SDFF_X1)        0.000 &    0.465 f
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U210/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U10/ZN (INV_X1)                    0.029 &    0.465 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__32_/SE (SDFF_X1)        0.000 &    0.465 f
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U210/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U10/ZN (INV_X1)                    0.029 &    0.465 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__32_/SE (SDFF_X1)        0.000 &    0.465 f
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U210/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U10/ZN (INV_X1)                    0.029 &    0.465 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__32_/SE (SDFF_X1)        0.000 &    0.465 f
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_2__7_/D (SDFF_X1)          0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_2__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_2__6_/D (SDFF_X1)          0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_2__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__7_/D (SDFF_X1)          0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__6_/D (SDFF_X1)          0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__5_/D (SDFF_X1)          0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__12_/D (SDFF_X1)         0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__9_/D (SDFF_X1)          0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_2__12_/D (SDFF_X1)         0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_2__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_1__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_1__11_/D (SDFF_X1)         0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_1__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_0/ibuf1/ram_reg_2__11_/D (SDFF_X1)         0.003 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_2__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__6_/D (SDFF_X1)          0.002 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_3__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_3__5_/D (SDFF_X1)          0.002 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_3__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_3__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_3__6_/D (SDFF_X1)          0.002 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_3__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf0/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_2/ibuf0/U44/ZN (INV_X1)                    0.009 &    0.464 f
  rtr_wrap/ic_2/ibuf0/d_cnt_reg_2_/SI (SDFF_X1)          0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf0/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_4__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_4__7_/D (SDFF_X1)          0.002 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_4__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.427


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U202/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__25_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U202/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__25_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U202/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__25_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U202/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__25_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U202/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U22/ZN (INV_X1)                    0.029 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__25_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_2__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_2__7_/D (SDFF_X1)          0.001 &    0.469 r
  data arrival time                                                 0.469

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_2__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.469
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_3__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_3__7_/D (SDFF_X1)          0.001 &    0.469 r
  data arrival time                                                 0.469

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_3__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.469
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U209/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U12/ZN (INV_X1)                    0.028 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__31_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U209/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U12/ZN (INV_X1)                    0.028 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__31_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U209/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U12/ZN (INV_X1)                    0.028 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__31_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U209/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U12/ZN (INV_X1)                    0.028 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__31_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U209/ZN (NOR2_X1)                        0.047 &    0.436 r
  rtr_wrap/ic_1/ibuf1/U12/ZN (INV_X1)                    0.028 &    0.464 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__31_/SE (SDFF_X1)        0.000 &    0.464 f
  data arrival time                                                 0.464

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__31_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.464
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_1__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_1__7_/D (SDFF_X1)          0.001 &    0.469 r
  data arrival time                                                 0.469

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_1__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.469
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_0__7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_0__7_/D (SDFF_X1)          0.001 &    0.469 r
  data arrival time                                                 0.469

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_0__7_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.469
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_0__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_0__5_/D (SDFF_X1)          0.001 &    0.469 r
  data arrival time                                                 0.469

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_0__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.469
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf0/ram_reg_0__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC13_rst/ZN (INV_X1)                      0.080 &    0.265 r
  rtr_wrap/FE_OFC52_rst/Z (CLKBUF_X1)                    0.106 &    0.371 r
  rtr_wrap/FE_OFC116_rst/Z (BUF_X1)                      0.097 &    0.468 r
  rtr_wrap/ic_1/ibuf0/ram_reg_0__4_/D (SDFF_X1)          0.001 &    0.469 r
  data arrival time                                                 0.469

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf0/ram_reg_0__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.469
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.428


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U208/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U11/ZN (INV_X1)                    0.028 &    0.463 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__30_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U208/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U11/ZN (INV_X1)                    0.028 &    0.463 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__30_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U208/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U11/ZN (INV_X1)                    0.028 &    0.463 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__30_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U208/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U11/ZN (INV_X1)                    0.028 &    0.463 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__30_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U208/ZN (NOR2_X1)                        0.045 &    0.435 r
  rtr_wrap/ic_1/ibuf1/U11/ZN (INV_X1)                    0.028 &    0.463 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__30_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__30_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U204/ZN (NOR2_X1)                        0.045 &    0.434 r
  rtr_wrap/ic_1/ibuf1/U14/ZN (INV_X1)                    0.028 &    0.462 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__26_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U204/ZN (NOR2_X1)                        0.045 &    0.434 r
  rtr_wrap/ic_1/ibuf1/U14/ZN (INV_X1)                    0.028 &    0.462 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__26_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U204/ZN (NOR2_X1)                        0.045 &    0.434 r
  rtr_wrap/ic_1/ibuf1/U14/ZN (INV_X1)                    0.028 &    0.462 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__26_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U204/ZN (NOR2_X1)                        0.045 &    0.434 r
  rtr_wrap/ic_1/ibuf1/U14/ZN (INV_X1)                    0.028 &    0.462 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__26_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U204/ZN (NOR2_X1)                        0.045 &    0.434 r
  rtr_wrap/ic_1/ibuf1/U14/ZN (INV_X1)                    0.028 &    0.462 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__26_/SE (SDFF_X1)        0.000 &    0.463 f
  data arrival time                                                 0.463

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__26_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.463
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_2 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_2/ibuf1/clk_gate_d_cnt_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_2 (in)                                            0.010 &    0.110 f
  rtr_wrap/ic_2/FE_OFC206_ivch_2/Z (CLKBUF_X1)           0.106 &    0.216 f
  rtr_wrap/ic_2/FE_DBTC2_ivch_2/ZN (INV_X1)              0.121 &    0.337 r
  rtr_wrap/ic_2/U213/ZN (NOR2_X1)                        0.022 &    0.360 f
  rtr_wrap/ic_2/ibuf1/U81/ZN (NOR2_X1)                   0.073 &    0.432 r
  rtr_wrap/ic_2/ibuf1/U82/ZN (INV_X1)                    0.015 &    0.448 f
  rtr_wrap/ic_2/ibuf1/U84/ZN (NAND3_X1)                  0.021 &    0.468 r
  rtr_wrap/ic_2/ibuf1/clk_gate_d_cnt_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.468 r
  data arrival time                                                 0.468

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_2/ibuf1/clk_gate_d_cnt_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.082      1.898
  data required time                                                1.898
  ------------------------------------------------------------------------------
  data required time                                                1.898
  data arrival time                                                -0.468
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.429


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U206/ZN (NOR2_X1)                        0.011 &    0.411 f
  rtr_wrap/ic_1/ibuf1/U7/ZN (INV_X1)                     0.048 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_4__28_/SE (SDFF_X1)        0.001 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U206/ZN (NOR2_X1)                        0.011 &    0.411 f
  rtr_wrap/ic_1/ibuf1/U7/ZN (INV_X1)                     0.048 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_3__28_/SE (SDFF_X1)        0.001 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U206/ZN (NOR2_X1)                        0.011 &    0.411 f
  rtr_wrap/ic_1/ibuf1/U7/ZN (INV_X1)                     0.048 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_2__28_/SE (SDFF_X1)        0.001 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U206/ZN (NOR2_X1)                        0.011 &    0.411 f
  rtr_wrap/ic_1/ibuf1/U7/ZN (INV_X1)                     0.048 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__28_/SE (SDFF_X1)        0.001 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U206/ZN (NOR2_X1)                        0.011 &    0.411 f
  rtr_wrap/ic_1/ibuf1/U7/ZN (INV_X1)                     0.048 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__28_/SE (SDFF_X1)        0.001 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC135_rst/Z (BUF_X1)           0.059 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__19_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.078      1.902
  data required time                                                1.902
  ------------------------------------------------------------------------------
  data required time                                                1.902
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC135_rst/Z (BUF_X1)           0.059 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__20_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.078      1.902
  data required time                                                1.902
  ------------------------------------------------------------------------------
  data required time                                                1.902
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC135_rst/Z (BUF_X1)           0.059 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__19_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.078      1.902
  data required time                                                1.902
  ------------------------------------------------------------------------------
  data required time                                                1.902
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC135_rst/Z (BUF_X1)           0.059 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__22_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.078      1.902
  data required time                                                1.902
  ------------------------------------------------------------------------------
  data required time                                                1.902
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC135_rst/Z (BUF_X1)           0.059 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__20_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.078      1.902
  data required time                                                1.902
  ------------------------------------------------------------------------------
  data required time                                                1.902
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC135_rst/Z (BUF_X1)           0.059 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__21_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.078      1.902
  data required time                                                1.902
  ------------------------------------------------------------------------------
  data required time                                                1.902
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_3__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC135_rst/Z (BUF_X1)           0.059 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_3__22_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_3__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.078      1.902
  data required time                                                1.902
  ------------------------------------------------------------------------------
  data required time                                                1.902
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_4__18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/ibuf0/FE_OFC65_rst/Z (CLKBUF_X1)         0.120 &    0.412 r
  rtr_wrap/ic_0/ibuf0/FE_OFC135_rst/Z (BUF_X1)           0.059 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_4__18_/D (SDFF_X1)         0.001 &    0.472 r
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_4__18_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.078      1.902
  data required time                                                1.902
  ------------------------------------------------------------------------------
  data required time                                                1.902
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U212/ZN (NOR2_X1)                        0.012 &    0.412 f
  rtr_wrap/ic_1/ibuf1/U8/ZN (INV_X1)                     0.047 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_2__34_/SE (SDFF_X1)        0.000 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U212/ZN (NOR2_X1)                        0.012 &    0.412 f
  rtr_wrap/ic_1/ibuf1/U8/ZN (INV_X1)                     0.047 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_1__34_/SE (SDFF_X1)        0.000 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U212/ZN (NOR2_X1)                        0.012 &    0.412 f
  rtr_wrap/ic_1/ibuf1/U8/ZN (INV_X1)                     0.047 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_0__34_/SE (SDFF_X1)        0.000 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U212/ZN (NOR2_X1)                        0.012 &    0.412 f
  rtr_wrap/ic_1/ibuf1/U8/ZN (INV_X1)                     0.047 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_4__34_/SE (SDFF_X1)        0.000 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  ivch_1 (in)                                            0.017 &    0.117 f
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.150 &    0.267 f
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.133 &    0.400 r
  rtr_wrap/ic_1/U212/ZN (NOR2_X1)                        0.012 &    0.412 f
  rtr_wrap/ic_1/ibuf1/U8/ZN (INV_X1)                     0.047 &    0.460 r
  rtr_wrap/ic_1/ibuf1/ram_reg_3__34_/SE (SDFF_X1)        0.000 &    0.460 r
  data arrival time                                                 0.460

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.460
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__15_/D (SDFF_X1)         0.002 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__32_/D (SDFF_X1)         0.002 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_3__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_3__15_/D (SDFF_X1)         0.002 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_3__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.430


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_4__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_4__15_/D (SDFF_X1)         0.002 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_4__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_1__15_/D (SDFF_X1)         0.002 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_1__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_1__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_1__9_/D (SDFF_X1)          0.002 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_1__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_4__5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_4__5_/D (SDFF_X1)          0.001 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_4__5_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_4__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_4__14_/D (SDFF_X1)         0.001 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_4__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__9_/D (SDFF_X1)          0.001 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_1__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_1__14_/D (SDFF_X1)         0.001 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_1__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__14_/D (SDFF_X1)         0.001 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_1__16_/D (SDFF_X1)         0.001 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_1__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__16_/D (SDFF_X1)         0.001 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__17_/D (SDFF_X1)         0.001 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.431


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__29_/D (SDFF_X1)         0.001 &    0.465 r
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__29_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.432


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__28_/D (SDFF_X1)         0.001 &    0.465 r
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.432


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_0__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_0__34_/D (SDFF_X1)         0.001 &    0.465 r
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_0__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.432


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__34_/D (SDFF_X1)         0.000 &    0.465 r
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.432


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_1__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_1__32_/D (SDFF_X1)         0.000 &    0.465 r
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_1__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.432


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf0/ram_reg_2__32_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC34_rst/ZN (INV_X1)                      0.078 &    0.257 r
  rtr_wrap/ic_4/ibuf0/FE_OFC86_rst/Z (BUF_X1)            0.092 &    0.349 r
  rtr_wrap/ic_4/ibuf0/FE_OFC176_rst/Z (CLKBUF_X1)        0.116 &    0.465 r
  rtr_wrap/ic_4/ibuf0/ram_reg_2__32_/D (SDFF_X1)         0.000 &    0.465 r
  data arrival time                                                 0.465

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf0/ram_reg_2__32_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.465
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.432


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC131_rst/Z (CLKBUF_X1)        0.062 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__6_/D (SDFF_X1)          0.000 &    0.471 r
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.076      1.904
  data required time                                                1.904
  ------------------------------------------------------------------------------
  data required time                                                1.904
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.433


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC131_rst/Z (CLKBUF_X1)        0.062 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__12_/D (SDFF_X1)         0.000 &    0.471 r
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.076      1.904
  data required time                                                1.904
  ------------------------------------------------------------------------------
  data required time                                                1.904
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.433


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC131_rst/Z (CLKBUF_X1)        0.062 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__13_/D (SDFF_X1)         0.000 &    0.471 r
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.076      1.904
  data required time                                                1.904
  ------------------------------------------------------------------------------
  data required time                                                1.904
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.433


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC131_rst/Z (CLKBUF_X1)        0.062 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__9_/D (SDFF_X1)          0.000 &    0.471 r
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.076      1.904
  data required time                                                1.904
  ------------------------------------------------------------------------------
  data required time                                                1.904
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.433


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC131_rst/Z (CLKBUF_X1)        0.062 &    0.471 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__6_/D (SDFF_X1)          0.000 &    0.471 r
  data arrival time                                                 0.471

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__6_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.076      1.904
  data required time                                                1.904
  ------------------------------------------------------------------------------
  data required time                                                1.904
  data arrival time                                                -0.471
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.433


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/clk_gate_d_cnt_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.088 &    0.342 r
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.105 &    0.447 r
  rtr_wrap/ic_3/ibuf0/U84/ZN (NAND3_X1)                  0.030 &    0.477 f
  rtr_wrap/ic_3/ibuf0/clk_gate_d_cnt_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.477 f
  data arrival time                                                 0.477

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/clk_gate_d_cnt_reg/latch/CK (CLKGATETST_X1)
                                                                    1.980 r
  clock gating setup time                               -0.069      1.911
  data required time                                                1.911
  ------------------------------------------------------------------------------
  data required time                                                1.911
  data arrival time                                                -0.477
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.433


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U193/ZN (NOR2_X1)                        0.054 &    0.431 r
  rtr_wrap/ic_4/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.458 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__16_/SE (SDFF_X1)        0.000 &    0.458 f
  data arrival time                                                 0.458

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.458
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.434


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U193/ZN (NOR2_X1)                        0.054 &    0.431 r
  rtr_wrap/ic_4/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.458 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__16_/SE (SDFF_X1)        0.000 &    0.458 f
  data arrival time                                                 0.458

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.458
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.434


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U193/ZN (NOR2_X1)                        0.054 &    0.431 r
  rtr_wrap/ic_4/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.458 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__16_/SE (SDFF_X1)        0.000 &    0.458 f
  data arrival time                                                 0.458

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.458
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.434


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U193/ZN (NOR2_X1)                        0.054 &    0.431 r
  rtr_wrap/ic_4/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.458 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__16_/SE (SDFF_X1)        0.000 &    0.458 f
  data arrival time                                                 0.458

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.458
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.434


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U193/ZN (NOR2_X1)                        0.054 &    0.431 r
  rtr_wrap/ic_4/ibuf1/U29/ZN (INV_X1)                    0.027 &    0.458 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__16_/SE (SDFF_X1)        0.000 &    0.458 f
  data arrival time                                                 0.458

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.458
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.434


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/wr_addr_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC48_rst/Z (BUF_X1)                       0.087 &    0.323 r
  rtr_wrap/ic_4/ibuf1/FE_OFC107_rst/Z (CLKBUF_X1)        0.119 &    0.442 r
  rtr_wrap/ic_4/ibuf1/U48/ZN (INV_X1)                    0.013 &    0.456 f
  rtr_wrap/ic_4/ibuf1/wr_addr_reg_2_/SI (SDFF_X1)        0.000 &    0.456 f
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/wr_addr_reg_2_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.434


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/d_cnt_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC48_rst/Z (BUF_X1)                       0.087 &    0.323 r
  rtr_wrap/ic_4/ibuf1/FE_OFC107_rst/Z (CLKBUF_X1)        0.119 &    0.442 r
  rtr_wrap/ic_4/ibuf1/U48/ZN (INV_X1)                    0.013 &    0.456 f
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_2_/SI (SDFF_X1)          0.000 &    0.456 f
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/d_cnt_reg_2_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.434


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC132_rst/Z (CLKBUF_X1)        0.060 &    0.470 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__9_/D (SDFF_X1)          0.000 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.435


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC132_rst/Z (CLKBUF_X1)        0.060 &    0.470 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__11_/D (SDFF_X1)         0.000 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.435


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC132_rst/Z (CLKBUF_X1)        0.060 &    0.470 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__12_/D (SDFF_X1)         0.000 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.435


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC64_rst/Z (CLKBUF_X1)               0.117 &    0.409 r
  rtr_wrap/ic_0/ibuf0/FE_OFC132_rst/Z (CLKBUF_X1)        0.060 &    0.470 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__13_/D (SDFF_X1)         0.000 &    0.470 r
  data arrival time                                                 0.470

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.470
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.435


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/wr_addr_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/FE_OFC94_rst/Z (BUF_X1)                  0.088 &    0.342 r
  rtr_wrap/ic_3/ibuf0/FE_OFC192_rst/Z (BUF_X1)           0.105 &    0.447 r
  rtr_wrap/ic_3/ibuf0/U49/ZN (INV_X1)                    0.008 &    0.455 f
  rtr_wrap/ic_3/ibuf0/wr_addr_reg_2_/SI (SDFF_X1)        0.000 &    0.455 f
  data arrival time                                                 0.455

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/wr_addr_reg_2_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.455
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U177/ZN (NOR2_X1)                        0.043 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U16/ZN (INV_X1)                    0.025 &    0.457 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__1_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U177/ZN (NOR2_X1)                        0.043 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U16/ZN (INV_X1)                    0.025 &    0.457 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__1_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U177/ZN (NOR2_X1)                        0.043 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U16/ZN (INV_X1)                    0.025 &    0.457 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__1_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U177/ZN (NOR2_X1)                        0.043 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U16/ZN (INV_X1)                    0.025 &    0.457 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__1_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U177/ZN (NOR2_X1)                        0.043 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U16/ZN (INV_X1)                    0.025 &    0.457 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__1_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__1_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/rd_addr_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC48_rst/Z (BUF_X1)                       0.087 &    0.323 r
  rtr_wrap/ic_4/ibuf1/FE_OFC107_rst/Z (CLKBUF_X1)        0.119 &    0.442 r
  rtr_wrap/ic_4/ibuf1/U44/ZN (INV_X1)                    0.011 &    0.454 f
  rtr_wrap/ic_4/ibuf1/rd_addr_reg_0_/SI (SDFF_X1)        0.000 &    0.454 f
  data arrival time                                                 0.454

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/rd_addr_reg_0_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.454
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/rd_addr_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.057 &    0.236 r
  rtr_wrap/FE_OFC48_rst/Z (BUF_X1)                       0.087 &    0.323 r
  rtr_wrap/ic_4/ibuf1/FE_OFC107_rst/Z (CLKBUF_X1)        0.119 &    0.442 r
  rtr_wrap/ic_4/ibuf1/U44/ZN (INV_X1)                    0.011 &    0.454 f
  rtr_wrap/ic_4/ibuf1/rd_addr_reg_1_/SI (SDFF_X1)        0.000 &    0.454 f
  data arrival time                                                 0.454

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/rd_addr_reg_1_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.090      1.890
  data required time                                                1.890
  ------------------------------------------------------------------------------
  data required time                                                1.890
  data arrival time                                                -0.454
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U179/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U18/ZN (INV_X1)                    0.025 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__3_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U179/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U18/ZN (INV_X1)                    0.025 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__3_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U179/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U18/ZN (INV_X1)                    0.025 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__3_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U179/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U18/ZN (INV_X1)                    0.025 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__3_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U179/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U18/ZN (INV_X1)                    0.025 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__3_/SE (SDFF_X1)         0.000 &    0.457 f
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.436


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_2__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U184/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U32/ZN (INV_X1)                    0.024 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_2__8_/SE (SDFF_X1)         0.000 &    0.456 f
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_2__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_3__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U184/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U32/ZN (INV_X1)                    0.024 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_3__8_/SE (SDFF_X1)         0.000 &    0.456 f
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_3__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U184/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U32/ZN (INV_X1)                    0.024 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_0__8_/SE (SDFF_X1)         0.000 &    0.456 f
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_0__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_4__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U184/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U32/ZN (INV_X1)                    0.024 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_4__8_/SE (SDFF_X1)         0.000 &    0.456 f
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_4__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: ivch_1 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_1/ibuf1/ram_reg_1__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_1 (in)                                            0.050 &    0.150 r
  rtr_wrap/ic_1/FE_OFC203_ivch_1/Z (CLKBUF_X1)           0.163 &    0.313 r
  rtr_wrap/ic_1/FE_DBTC3_ivch_1/ZN (INV_X1)              0.076 &    0.389 f
  rtr_wrap/ic_1/U184/ZN (NOR2_X1)                        0.042 &    0.432 r
  rtr_wrap/ic_1/ibuf1/U32/ZN (INV_X1)                    0.024 &    0.456 f
  rtr_wrap/ic_1/ibuf1/ram_reg_1__8_/SE (SDFF_X1)         0.000 &    0.456 f
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_1/ibuf1/ram_reg_1__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.087      1.893
  data required time                                                1.893
  ------------------------------------------------------------------------------
  data required time                                                1.893
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/FE_OFC127_rst/Z (CLKBUF_X1)              0.060 &    0.467 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__2_/D (SDFF_X1)          0.000 &    0.468 r
  data arrival time                                                 0.468

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.468
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_2__4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/FE_OFC127_rst/Z (CLKBUF_X1)              0.060 &    0.467 r
  rtr_wrap/ic_0/ibuf0/ram_reg_2__4_/D (SDFF_X1)          0.000 &    0.468 r
  data arrival time                                                 0.468

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_2__4_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.468
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_4__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/FE_OFC127_rst/Z (CLKBUF_X1)              0.060 &    0.467 r
  rtr_wrap/ic_0/ibuf1/ram_reg_4__25_/D (SDFF_X1)         0.000 &    0.468 r
  data arrival time                                                 0.468

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_4__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.468
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/ram_reg_3__25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/FE_OFC127_rst/Z (CLKBUF_X1)              0.060 &    0.467 r
  rtr_wrap/ic_0/ibuf1/ram_reg_3__25_/D (SDFF_X1)         0.000 &    0.468 r
  data arrival time                                                 0.468

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/ram_reg_3__25_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.468
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.437


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC128_rst/Z (CLKBUF_X1)        0.059 &    0.466 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__8_/D (SDFF_X1)          0.000 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__8_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.438


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__34_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC128_rst/Z (CLKBUF_X1)        0.059 &    0.466 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__34_/D (SDFF_X1)         0.000 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__34_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.438


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC128_rst/Z (CLKBUF_X1)        0.059 &    0.466 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__2_/D (SDFF_X1)          0.000 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__2_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.438


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf0/ram_reg_0__3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.055 &    0.185 f
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.107 &    0.292 r
  rtr_wrap/ic_0/FE_OFC63_rst/Z (CLKBUF_X1)               0.115 &    0.407 r
  rtr_wrap/ic_0/ibuf0/FE_OFC128_rst/Z (CLKBUF_X1)        0.059 &    0.466 r
  rtr_wrap/ic_0/ibuf0/ram_reg_0__3_/D (SDFF_X1)          0.000 &    0.466 r
  data arrival time                                                 0.466

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf0/ram_reg_0__3_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.075      1.905
  data required time                                                1.905
  ------------------------------------------------------------------------------
  data required time                                                1.905
  data arrival time                                                -0.466
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.438


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_3/clk_gate_cnt1_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC98_rst/Z (CLKBUF_X1)                    0.104 &    0.452 r
  rtr_wrap/oc_3/U55/ZN (NAND2_X1)                        0.021 &    0.473 f
  rtr_wrap/oc_3/clk_gate_cnt1_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.473 f
  data arrival time                                                 0.473

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_3/clk_gate_cnt1_reg/latch/CK (CLKGATETST_X1)          1.980 r
  clock gating setup time                               -0.068      1.912
  data required time                                                1.912
  ------------------------------------------------------------------------------
  data required time                                                1.912
  data arrival time                                                -0.473
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.439


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_2__9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_2__9_/D (SDFF_X1)          0.003 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_2__9_/CK (SDFF_X1)                    1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U201/ZN (NOR2_X1)                        0.047 &    0.424 r
  rtr_wrap/ic_4/ibuf1/U37/ZN (INV_X1)                    0.028 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__24_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U201/ZN (NOR2_X1)                        0.047 &    0.424 r
  rtr_wrap/ic_4/ibuf1/U37/ZN (INV_X1)                    0.028 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__24_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U201/ZN (NOR2_X1)                        0.047 &    0.424 r
  rtr_wrap/ic_4/ibuf1/U37/ZN (INV_X1)                    0.028 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__24_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U201/ZN (NOR2_X1)                        0.047 &    0.424 r
  rtr_wrap/ic_4/ibuf1/U37/ZN (INV_X1)                    0.028 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__24_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U201/ZN (NOR2_X1)                        0.047 &    0.424 r
  rtr_wrap/ic_4/ibuf1/U37/ZN (INV_X1)                    0.028 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__24_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__24_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_2__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_2__10_/D (SDFF_X1)         0.003 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_2__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_1__10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_1__10_/D (SDFF_X1)         0.003 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_1__10_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_2__11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_2__11_/D (SDFF_X1)         0.003 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_2__11_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_2__12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_2__12_/D (SDFF_X1)         0.003 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_2__12_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_2__13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_2__13_/D (SDFF_X1)         0.003 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_2__13_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_2__14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_2__14_/D (SDFF_X1)         0.002 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_2__14_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_2__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_2__15_/D (SDFF_X1)         0.002 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_2__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_1__15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_1__15_/D (SDFF_X1)         0.002 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_1__15_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_2__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_2__16_/D (SDFF_X1)         0.002 &    0.457 r
  data arrival time                                                 0.457

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_2__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.457
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U200/ZN (NOR2_X1)                        0.049 &    0.426 r
  rtr_wrap/ic_4/ibuf1/U36/ZN (INV_X1)                    0.027 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_1__23_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_1__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U200/ZN (NOR2_X1)                        0.049 &    0.426 r
  rtr_wrap/ic_4/ibuf1/U36/ZN (INV_X1)                    0.027 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_0__23_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_0__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_4__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U200/ZN (NOR2_X1)                        0.049 &    0.426 r
  rtr_wrap/ic_4/ibuf1/U36/ZN (INV_X1)                    0.027 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_4__23_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_4__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_3__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U200/ZN (NOR2_X1)                        0.049 &    0.426 r
  rtr_wrap/ic_4/ibuf1/U36/ZN (INV_X1)                    0.027 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_3__23_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_3__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: ivch_4 (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_4/ibuf1/ram_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  ivch_4 (in)                                            0.044 &    0.144 r
  rtr_wrap/ic_4/FE_OFC208_ivch_4/Z (CLKBUF_X1)           0.160 &    0.304 r
  rtr_wrap/ic_4/FE_DBTC0_ivch_4/ZN (INV_X1)              0.073 &    0.377 f
  rtr_wrap/ic_4/U200/ZN (NOR2_X1)                        0.049 &    0.426 r
  rtr_wrap/ic_4/ibuf1/U36/ZN (INV_X1)                    0.027 &    0.452 f
  rtr_wrap/ic_4/ibuf1/ram_reg_2__23_/SE (SDFF_X1)        0.000 &    0.452 f
  data arrival time                                                 0.452

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_4/ibuf1/ram_reg_2__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.088      1.892
  data required time                                                1.892
  ------------------------------------------------------------------------------
  data required time                                                1.892
  data arrival time                                                -0.452
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_1__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_1__22_/D (SDFF_X1)         0.002 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_1__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_2__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_2__22_/D (SDFF_X1)         0.002 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_2__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_2__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_2__23_/D (SDFF_X1)         0.002 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_2__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_2__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_2__19_/D (SDFF_X1)         0.002 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_2__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.440


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_1__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_1__23_/D (SDFF_X1)         0.002 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_1__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_1__16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_1__16_/D (SDFF_X1)         0.002 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_1__16_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_2/clk_gate_cnt1_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC7_rst/ZN (INV_X1)                       0.085 &    0.265 r
  rtr_wrap/FE_OFC44_rst/Z (BUF_X1)                       0.084 &    0.348 r
  rtr_wrap/FE_OFC98_rst/Z (CLKBUF_X1)                    0.104 &    0.452 r
  rtr_wrap/oc_2/U55/ZN (NAND2_X1)                        0.020 &    0.472 f
  rtr_wrap/oc_2/clk_gate_cnt1_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.472 f
  data arrival time                                                 0.472

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_2/clk_gate_cnt1_reg/latch/CK (CLKGATETST_X1)          1.980 r
  clock gating setup time                               -0.067      1.913
  data required time                                                1.913
  ------------------------------------------------------------------------------
  data required time                                                1.913
  data arrival time                                                -0.472
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_1__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_1__21_/D (SDFF_X1)         0.001 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_1__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_0__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_0__21_/D (SDFF_X1)         0.001 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_0__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_3__28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_3__28_/D (SDFF_X1)         0.001 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_3__28_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_0__22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_0__22_/D (SDFF_X1)         0.001 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_0__22_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_1__19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_1__19_/D (SDFF_X1)         0.001 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_1__19_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_0__23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_0__23_/D (SDFF_X1)         0.001 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_0__23_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf0/ram_reg_1__17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/FE_OFC35_rst/ZN (INV_X1)                      0.070 &    0.250 r
  rtr_wrap/FE_OFC90_rst/Z (BUF_X1)                       0.091 &    0.341 r
  rtr_wrap/FE_OFC183_rst/Z (CLKBUF_X1)                   0.114 &    0.454 r
  rtr_wrap/ic_3/ibuf0/ram_reg_1__17_/D (SDFF_X1)         0.002 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf0/ram_reg_1__17_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_2__20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_2__20_/D (SDFF_X1)         0.001 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_2__20_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_0/ibuf1/d_cnt_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC2_rst/ZN (INV_X1)                       0.087 &    0.200 r
  rtr_wrap/FE_OFC21_rst/ZN (INV_X1)                      0.077 &    0.277 f
  rtr_wrap/FE_OFC72_rst/Z (CLKBUF_X1)                    0.109 &    0.386 f
  rtr_wrap/FE_OFC147_rst/Z (BUF_X1)                      0.062 &    0.449 f
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_0_/SI (SDFF_X1)          0.001 &    0.450 f
  data arrival time                                                 0.450

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_0/ibuf1/d_cnt_reg_0_/CK (SDFF_X1)                     1.980 r
  library setup time                                    -0.089      1.891
  data required time                                                1.891
  ------------------------------------------------------------------------------
  data required time                                                1.891
  data arrival time                                                -0.450
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/ic_3/ibuf1/ram_reg_2__21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 r
  rst_ (in)                                              0.030 &    0.130 r
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.050 &    0.179 f
  rtr_wrap/ic_3/FE_OFC37_rst/ZN (INV_X1)                 0.076 &    0.255 r
  rtr_wrap/ic_3/ibuf1/FE_OFC97_rst/Z (BUF_X1)            0.095 &    0.350 r
  rtr_wrap/ic_3/ibuf1/FE_OFC196_rst/Z (BUF_X1)           0.105 &    0.455 r
  rtr_wrap/ic_3/ibuf1/ram_reg_2__21_/D (SDFF_X1)         0.001 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/ic_3/ibuf1/ram_reg_2__21_/CK (SDFF_X1)                   1.980 r
  library setup time                                    -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


  Startpoint: rst_ (input port clocked by ideal_clock)
  Endpoint: rtr_wrap/oc_0/clk_gate_cnt0_reg/latch
               (rising clock gating-check end-point clocked by ideal_clock)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.100      0.100 f
  rst_ (in)                                              0.013 &    0.113 f
  rtr_wrap/FE_OFC5_rst/ZN (INV_X2)                       0.077 &    0.190 r
  rtr_wrap/FE_OFC9_rst/ZN (INV_X1)                       0.043 &    0.233 f
  rtr_wrap/FE_OFC47_rst/Z (BUF_X1)                       0.068 &    0.300 f
  rtr_wrap/FE_OFC106_rst/Z (CLKBUF_X1)                   0.116 &    0.416 f
  rtr_wrap/oc_0/U52/ZN (NAND2_X1)                        0.040 &    0.455 r
  rtr_wrap/oc_0/clk_gate_cnt0_reg/latch/E (CLKGATETST_X1)
                                                         0.000 &    0.456 r
  data arrival time                                                 0.456

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  rtr_wrap/oc_0/clk_gate_cnt0_reg/latch/CK (CLKGATETST_X1)          1.980 r
  clock gating setup time                               -0.083      1.897
  data required time                                                1.897
  ------------------------------------------------------------------------------
  data required time                                                1.897
  data arrival time                                                -0.456
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.441


1
