<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="4">
  <kernel name="axis_to_ddr_writer" language="c" vlnv="xilinx.com:hls:axis_to_ddr_writer:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="">
    <ports>
      <port name="M_AXI_BASE_DDR_ADDR" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x00000000"/>
    </ports>
    <args/>
    <compileWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
