-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity normalize_0_0_0_0_0_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_V_read : IN STD_LOGIC_VECTOR (59 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of normalize_0_0_0_0_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv10_1B : STD_LOGIC_VECTOR (9 downto 0) := "0000011011";
    constant ap_const_lv12_62 : STD_LOGIC_VECTOR (11 downto 0) := "000001100010";
    constant ap_const_lv12_A3D : STD_LOGIC_VECTOR (11 downto 0) := "101000111101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_1C95 : STD_LOGIC_VECTOR (12 downto 0) := "1110010010101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv10_281 : STD_LOGIC_VECTOR (9 downto 0) := "1010000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal mul_ln731_1_fu_104_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_7_fu_106_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_4_fu_107_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_fu_108_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_3_fu_109_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_5_fu_111_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_6_fu_112_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_2_fu_114_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln446_fu_557_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_fu_108_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln731_fu_566_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_fu_572_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_584_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln731_s_fu_594_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln731_1_fu_606_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln731_1_fu_602_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln731_2_fu_614_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln731_fu_618_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln731_1_fu_624_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_630_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_3_fu_642_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_1_fu_104_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln731_2_fu_657_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_663_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_675_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_2_fu_114_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln731_3_fu_690_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_696_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_fu_708_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln731_2_fu_718_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln731_3_fu_730_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln731_5_fu_726_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln731_6_fu_738_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln731_1_fu_742_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln731_4_fu_748_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_754_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_6_fu_766_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_3_fu_109_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln731_5_fu_781_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_14_fu_787_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_799_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_4_fu_107_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln731_6_fu_814_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_fu_820_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_fu_832_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln731_4_fu_842_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln731_5_fu_854_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln731_9_fu_850_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln731_10_fu_862_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln731_2_fu_866_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln731_7_fu_872_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_fu_878_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_fu_890_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_5_fu_111_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln731_8_fu_905_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_fu_911_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_923_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_6_fu_112_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln731_9_fu_938_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_19_fu_944_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_fu_956_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln731_6_fu_966_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln731_7_fu_978_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln731_13_fu_974_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln731_14_fu_986_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln731_3_fu_990_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln731_10_fu_996_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_21_fu_1002_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_fu_1014_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln731_7_fu_106_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln731_11_fu_1029_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_22_fu_1035_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln731_fu_580_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_1_fu_638_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_2_fu_671_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_3_fu_704_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_4_fu_762_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_5_fu_795_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_6_fu_828_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_7_fu_886_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_8_fu_919_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_9_fu_952_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_10_fu_1010_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln731_11_fu_1043_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln731_1_fu_104_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln731_2_fu_114_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln731_3_fu_109_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln731_4_fu_107_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln731_5_fu_111_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln731_6_fu_112_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln731_7_fu_106_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln731_fu_108_p10 : STD_LOGIC_VECTOR (11 downto 0);


begin



    add_ln731_10_fu_996_p2 <= std_logic_vector(signed(ap_const_lv13_1C95) + signed(sub_ln731_3_fu_990_p2));
    add_ln731_11_fu_1029_p2 <= std_logic_vector(signed(ap_const_lv10_281) + signed(mul_ln731_7_fu_106_p2));
    add_ln731_1_fu_624_p2 <= std_logic_vector(signed(ap_const_lv13_1C95) + signed(sub_ln731_fu_618_p2));
    add_ln731_2_fu_657_p2 <= std_logic_vector(signed(ap_const_lv10_281) + signed(mul_ln731_1_fu_104_p2));
    add_ln731_3_fu_690_p2 <= std_logic_vector(signed(ap_const_lv12_A3D) + signed(mul_ln731_2_fu_114_p2));
    add_ln731_4_fu_748_p2 <= std_logic_vector(signed(ap_const_lv13_1C95) + signed(sub_ln731_1_fu_742_p2));
    add_ln731_5_fu_781_p2 <= std_logic_vector(signed(ap_const_lv10_281) + signed(mul_ln731_3_fu_109_p2));
    add_ln731_6_fu_814_p2 <= std_logic_vector(signed(ap_const_lv12_A3D) + signed(mul_ln731_4_fu_107_p2));
    add_ln731_7_fu_872_p2 <= std_logic_vector(signed(ap_const_lv13_1C95) + signed(sub_ln731_2_fu_866_p2));
    add_ln731_8_fu_905_p2 <= std_logic_vector(signed(ap_const_lv10_281) + signed(mul_ln731_5_fu_111_p2));
    add_ln731_9_fu_938_p2 <= std_logic_vector(signed(ap_const_lv12_A3D) + signed(mul_ln731_6_fu_112_p2));
    add_ln731_fu_566_p2 <= std_logic_vector(signed(ap_const_lv12_A3D) + signed(mul_ln731_fu_108_p2));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= sext_ln731_fu_580_p1;
    ap_return_1 <= sext_ln731_1_fu_638_p1;
    ap_return_10 <= sext_ln731_10_fu_1010_p1;
    ap_return_11 <= sext_ln731_11_fu_1043_p1;
    ap_return_2 <= sext_ln731_2_fu_671_p1;
    ap_return_3 <= sext_ln731_3_fu_704_p1;
    ap_return_4 <= sext_ln731_4_fu_762_p1;
    ap_return_5 <= sext_ln731_5_fu_795_p1;
    ap_return_6 <= sext_ln731_6_fu_828_p1;
    ap_return_7 <= sext_ln731_7_fu_886_p1;
    ap_return_8 <= sext_ln731_8_fu_919_p1;
    ap_return_9 <= sext_ln731_9_fu_952_p1;
    mul_ln731_1_fu_104_p1 <= mul_ln731_1_fu_104_p10(5 - 1 downto 0);
    mul_ln731_1_fu_104_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_642_p4),10));
    mul_ln731_1_fu_104_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv10_1B) * unsigned(mul_ln731_1_fu_104_p1), 10));
    mul_ln731_2_fu_114_p1 <= mul_ln731_2_fu_114_p10(5 - 1 downto 0);
    mul_ln731_2_fu_114_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_675_p4),12));
    mul_ln731_2_fu_114_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_62) * unsigned(mul_ln731_2_fu_114_p1), 12));
    mul_ln731_3_fu_109_p1 <= mul_ln731_3_fu_109_p10(5 - 1 downto 0);
    mul_ln731_3_fu_109_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_766_p4),10));
    mul_ln731_3_fu_109_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv10_1B) * unsigned(mul_ln731_3_fu_109_p1), 10));
    mul_ln731_4_fu_107_p1 <= mul_ln731_4_fu_107_p10(5 - 1 downto 0);
    mul_ln731_4_fu_107_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_799_p4),12));
    mul_ln731_4_fu_107_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_62) * unsigned(mul_ln731_4_fu_107_p1), 12));
    mul_ln731_5_fu_111_p1 <= mul_ln731_5_fu_111_p10(5 - 1 downto 0);
    mul_ln731_5_fu_111_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_890_p4),10));
    mul_ln731_5_fu_111_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv10_1B) * unsigned(mul_ln731_5_fu_111_p1), 10));
    mul_ln731_6_fu_112_p1 <= mul_ln731_6_fu_112_p10(5 - 1 downto 0);
    mul_ln731_6_fu_112_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_923_p4),12));
    mul_ln731_6_fu_112_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_62) * unsigned(mul_ln731_6_fu_112_p1), 12));
    mul_ln731_7_fu_106_p1 <= mul_ln731_7_fu_106_p10(5 - 1 downto 0);
    mul_ln731_7_fu_106_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1014_p4),10));
    mul_ln731_7_fu_106_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv10_1B) * unsigned(mul_ln731_7_fu_106_p1), 10));
    mul_ln731_fu_108_p1 <= mul_ln731_fu_108_p10(5 - 1 downto 0);
    mul_ln731_fu_108_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln446_fu_557_p1),12));
    mul_ln731_fu_108_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_62) * unsigned(mul_ln731_fu_108_p1), 12));
        sext_ln731_10_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_21_fu_1002_p3),16));

        sext_ln731_11_fu_1043_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_1035_p3),16));

        sext_ln731_1_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_8_fu_630_p3),16));

        sext_ln731_2_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_663_p3),16));

        sext_ln731_3_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_696_p3),16));

        sext_ln731_4_fu_762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_754_p3),16));

        sext_ln731_5_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_787_p3),16));

        sext_ln731_6_fu_828_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_820_p3),16));

        sext_ln731_7_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_fu_878_p3),16));

        sext_ln731_8_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_911_p3),16));

        sext_ln731_9_fu_952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_944_p3),16));

        sext_ln731_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_572_p3),16));

    shl_ln731_1_fu_606_p3 <= (tmp_5_fu_584_p4 & ap_const_lv3_0);
    shl_ln731_2_fu_718_p3 <= (tmp_12_fu_708_p4 & ap_const_lv7_0);
    shl_ln731_3_fu_730_p3 <= (tmp_12_fu_708_p4 & ap_const_lv3_0);
    shl_ln731_4_fu_842_p3 <= (tmp_16_fu_832_p4 & ap_const_lv7_0);
    shl_ln731_5_fu_854_p3 <= (tmp_16_fu_832_p4 & ap_const_lv3_0);
    shl_ln731_6_fu_966_p3 <= (tmp_20_fu_956_p4 & ap_const_lv7_0);
    shl_ln731_7_fu_978_p3 <= (tmp_20_fu_956_p4 & ap_const_lv3_0);
    shl_ln731_s_fu_594_p3 <= (tmp_5_fu_584_p4 & ap_const_lv7_0);
    sub_ln731_1_fu_742_p2 <= std_logic_vector(unsigned(zext_ln731_5_fu_726_p1) - unsigned(zext_ln731_6_fu_738_p1));
    sub_ln731_2_fu_866_p2 <= std_logic_vector(unsigned(zext_ln731_9_fu_850_p1) - unsigned(zext_ln731_10_fu_862_p1));
    sub_ln731_3_fu_990_p2 <= std_logic_vector(unsigned(zext_ln731_13_fu_974_p1) - unsigned(zext_ln731_14_fu_986_p1));
    sub_ln731_fu_618_p2 <= std_logic_vector(unsigned(zext_ln731_1_fu_602_p1) - unsigned(zext_ln731_2_fu_614_p1));
    tmp_10_fu_663_p3 <= (add_ln731_2_fu_657_p2 & ap_const_lv1_0);
    tmp_11_fu_696_p3 <= (add_ln731_3_fu_690_p2 & ap_const_lv1_0);
    tmp_12_fu_708_p4 <= data_V_read(24 downto 20);
    tmp_13_fu_754_p3 <= (add_ln731_4_fu_748_p2 & ap_const_lv1_0);
    tmp_14_fu_787_p3 <= (add_ln731_5_fu_781_p2 & ap_const_lv1_0);
    tmp_15_fu_820_p3 <= (add_ln731_6_fu_814_p2 & ap_const_lv1_0);
    tmp_16_fu_832_p4 <= data_V_read(39 downto 35);
    tmp_17_fu_878_p3 <= (add_ln731_7_fu_872_p2 & ap_const_lv1_0);
    tmp_18_fu_911_p3 <= (add_ln731_8_fu_905_p2 & ap_const_lv1_0);
    tmp_19_fu_944_p3 <= (add_ln731_9_fu_938_p2 & ap_const_lv1_0);
    tmp_1_fu_572_p3 <= (add_ln731_fu_566_p2 & ap_const_lv1_0);
    tmp_20_fu_956_p4 <= data_V_read(54 downto 50);
    tmp_21_fu_1002_p3 <= (add_ln731_10_fu_996_p2 & ap_const_lv1_0);
    tmp_22_fu_1035_p3 <= (add_ln731_11_fu_1029_p2 & ap_const_lv1_0);
    tmp_2_fu_1014_p4 <= data_V_read(59 downto 55);
    tmp_3_fu_642_p4 <= data_V_read(14 downto 10);
    tmp_4_fu_675_p4 <= data_V_read(19 downto 15);
    tmp_5_fu_584_p4 <= data_V_read(9 downto 5);
    tmp_6_fu_766_p4 <= data_V_read(29 downto 25);
    tmp_7_fu_799_p4 <= data_V_read(34 downto 30);
    tmp_8_fu_630_p3 <= (add_ln731_1_fu_624_p2 & ap_const_lv1_0);
    tmp_9_fu_890_p4 <= data_V_read(44 downto 40);
    tmp_s_fu_923_p4 <= data_V_read(49 downto 45);
    trunc_ln446_fu_557_p1 <= data_V_read(5 - 1 downto 0);
    zext_ln731_10_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln731_5_fu_854_p3),13));
    zext_ln731_13_fu_974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln731_6_fu_966_p3),13));
    zext_ln731_14_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln731_7_fu_978_p3),13));
    zext_ln731_1_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln731_s_fu_594_p3),13));
    zext_ln731_2_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln731_1_fu_606_p3),13));
    zext_ln731_5_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln731_2_fu_718_p3),13));
    zext_ln731_6_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln731_3_fu_730_p3),13));
    zext_ln731_9_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln731_4_fu_842_p3),13));
end behav;
