<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='545' ll='548' type='unsigned int llvm::TargetRegisterInfo::getMatchingSuperReg(unsigned int Reg, unsigned int SubIdx, const llvm::TargetRegisterClass * RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='543'>/// Return a super-register of the specified register
  /// Reg so its sub-register of index SubIdx is Reg.</doc>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='78' u='c' c='_ZL8copyHintPKN4llvm12MachineInstrEjRKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='429' u='c' c='_ZN4llvm13CoalescerPair12setRegistersEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1570' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3179' u='c' c='_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='600' u='c' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine7combineERN4llvm12MachineInstrES3_RNS1_26MachineInstrBundleIteratorIS2_Lb0EEEbb'/>
