/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  reg [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [3:0] celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire [20:0] celloutsig_0_27z;
  wire [19:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_37z;
  wire [11:0] celloutsig_0_38z;
  reg [4:0] celloutsig_0_39z;
  wire [39:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(celloutsig_0_2z & celloutsig_0_0z[4]);
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_1z);
  assign celloutsig_0_11z = ~(celloutsig_0_1z & celloutsig_0_7z);
  assign celloutsig_0_15z = ~(celloutsig_0_13z[3] & celloutsig_0_12z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z | celloutsig_1_0z[4]);
  assign celloutsig_0_18z = ~celloutsig_0_5z;
  assign celloutsig_0_5z = ~((celloutsig_0_1z | in_data[54]) & celloutsig_0_1z);
  assign celloutsig_0_26z = ~((celloutsig_0_20z | celloutsig_0_6z[0]) & celloutsig_0_18z);
  assign celloutsig_0_1z = celloutsig_0_0z[5] | ~(in_data[10]);
  assign celloutsig_0_20z = celloutsig_0_7z | ~(celloutsig_0_3z[38]);
  assign celloutsig_0_17z = celloutsig_0_10z[8:6] + in_data[55:53];
  assign celloutsig_1_19z = celloutsig_1_2z[4:2] === celloutsig_1_0z[4:2];
  assign celloutsig_0_12z = { celloutsig_0_8z[5:2], celloutsig_0_1z, celloutsig_0_5z } === { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[76:62] >= { celloutsig_0_0z[5:2], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:2] <= { celloutsig_1_3z[8:7], celloutsig_1_5z };
  assign celloutsig_0_31z = { celloutsig_0_27z[18:4], celloutsig_0_8z } <= { celloutsig_0_28z[14:3], celloutsig_0_10z };
  assign celloutsig_1_17z = ! { celloutsig_1_7z[2], celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_37z = celloutsig_0_27z[16:9] || celloutsig_0_21z[9:2];
  assign celloutsig_1_7z = - { celloutsig_1_3z[2:0], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_8z = - celloutsig_0_0z[8:3];
  assign celloutsig_0_27z = - { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_0z = ~ in_data[127:122];
  assign celloutsig_0_21z = ~ { celloutsig_0_3z[35:28], celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_0z[3:0], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_10z } | { celloutsig_1_11z[5:3], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_16z = { celloutsig_0_8z[0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z } | celloutsig_0_10z[6:3];
  assign celloutsig_1_1z = | in_data[153:148];
  assign celloutsig_1_3z = in_data[181:168] >> in_data[172:159];
  assign celloutsig_1_8z = { celloutsig_1_3z[4:3], celloutsig_1_6z, celloutsig_1_6z } >> { in_data[188:186], celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_3z[14:12] >> in_data[81:79];
  assign celloutsig_0_9z = celloutsig_0_0z[6:4] >> celloutsig_0_0z[7:5];
  assign celloutsig_0_38z = { celloutsig_0_28z[9:6], celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_16z } >>> { celloutsig_0_6z[1:0], celloutsig_0_10z, celloutsig_0_31z };
  assign celloutsig_1_2z = { in_data[127:125], celloutsig_1_1z, celloutsig_1_1z } >>> celloutsig_1_0z[4:0];
  assign celloutsig_1_4z = { celloutsig_1_0z[4:2], celloutsig_1_2z } >>> { celloutsig_1_3z[8:2], celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_2z[4:1], celloutsig_1_8z, celloutsig_1_2z } >>> { celloutsig_1_4z[4], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_1_11z = { celloutsig_1_3z[13:11], celloutsig_1_0z, celloutsig_1_6z } >>> { celloutsig_1_8z[3:1], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[39:30] - in_data[71:62];
  assign celloutsig_0_3z = in_data[62:23] - { in_data[83:55], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_21z[9:2], celloutsig_0_21z, celloutsig_0_15z } - { celloutsig_0_3z[32:24], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_1_5z = ~((celloutsig_1_0z[4] & celloutsig_1_0z[2]) | celloutsig_1_1z);
  assign celloutsig_0_22z = ~((celloutsig_0_10z[6] & celloutsig_0_16z[0]) | celloutsig_0_14z[1]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_39z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_39z = { celloutsig_0_38z[2:1], celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_37z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_10z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_10z = { in_data[41:37], celloutsig_0_5z, celloutsig_0_6z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_13z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_13z = celloutsig_0_3z[35:32];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_14z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_14z = celloutsig_0_13z;
  assign { out_data[146:128], out_data[96], out_data[43:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
