[INFO]: Current run directory is /openLANE_flow/designs/picorv32a/runs/07-09_14-27
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 1
[INFO]: Changing netlist from 0 to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/results/synthesis/picorv32a.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 2
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 3
[INFO]: Core area width: 649.52
[INFO]: Core area height: 647.36
[INFO]: Changing layout from 0 to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/3-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 4
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/3-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/4-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 5
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/4-ioPlacer.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/results/floorplan/picorv32a.floorplan.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 6
[INFO]: Screenshot taken.
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 7
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/results/floorplan/picorv32a.floorplan.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/7-pdn.def
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 8
[INFO]: Core area width: 649.52
[INFO]: Core area height: 647.36
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/7-pdn.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/8-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 9
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/8-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/9-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 10
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/9-ioPlacer.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/results/floorplan/picorv32a.floorplan.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 11
[INFO]: Screenshot taken.
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 12
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/results/floorplan/picorv32a.floorplan.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/12-pdn.def
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 13
[INFO]: Core area width: 649.52
[INFO]: Core area height: 647.36
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/12-pdn.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/13-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 14
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/13-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/14-ioPlacer.def
[INFO]: Running Tap/Decap Insertion...
[INFO]: current step index: 15
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/14-ioPlacer.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/results/floorplan/picorv32a.floorplan.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 16
[INFO]: Screenshot taken.
[INFO]: Power planning the following nets
[INFO]: Power: VPWR
[INFO]: Ground: VGND
[INFO]: Generating PDN...
[INFO]: current step index: 17
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/07-09_14-27/results/floorplan/picorv32a.floorplan.def to /openLANE_flow/designs/picorv32a/runs/07-09_14-27/tmp/floorplan/17-pdn.def
[INFO]: Using design configuration at /openLANE_flow/designs/picorv32a/config.tcl
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a/config.tcl
[INFO]: PDKs root directory: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks
[INFO]: PDK: sky130A
[INFO]: Setting PDKPATH to /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Sourcing Configurations from /openLANE_flow/designs/picorv32a/config.tcl
