<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: cpu/cc26x0_cc13x0/include/cc26x0_cc13x0_aux.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:24 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('cc26x0__cc13x0__aux_8h.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">cc26x0_cc13x0_aux.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc26x0__cc13x0.html">TI CC26x0/CC13x0</a> &raquo; <a class="el" href="group__cpu__cc26x0__cc13x0__definitions.html">TI CC26x0/CC13x0 definitions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>CC26x0/CC13x0 AUX register definitions.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CC26x0/CC13x0 AUX register definitions. </p>

<p class="definition">Definition in file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="cc26xx__cc13xx_8h_source.html">cc26xx_cc13xx.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for cc26x0_cc13x0_aux.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc26x0__cc13x0__aux_8h__incl.svg" width="284" height="207"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc26x0__cc13x0__aux_8h__dep__incl.svg" width="210" height="148"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="cc26x0__cc13x0__aux_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO registers.  <a href="structaux__aiodio__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC registers.  <a href="structaux__tdc__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__evtcl__regs__t.html">aux_evtcl_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL registers.  <a href="structaux__evtcl__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__wuc__regs__t.html">aux_wuc_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC registers.  <a href="structaux__wuc__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__timer__regs__t.html">aux_timer_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER registers.  <a href="structaux__timer__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH registers.  <a href="structaux__smph__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF registers.  <a href="structaux__anaif__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX registers.  <a href="structadi__4__aux__regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4f5d48ac3e1d6f44c88c851e8bacb0a8" id="r_a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f5d48ac3e1d6f44c88c851e8bacb0a8">AUX_AIODIO0</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>))</td></tr>
<tr class="memdesc:a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 register bank.  <br /></td></tr>
<tr class="separator:a4f5d48ac3e1d6f44c88c851e8bacb0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2584b2901d65eac7e1cdbe766125ce" id="r_a0e2584b2901d65eac7e1cdbe766125ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0e2584b2901d65eac7e1cdbe766125ce">AUX_AIODIO1</a>&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="#a0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>))</td></tr>
<tr class="memdesc:a0e2584b2901d65eac7e1cdbe766125ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 register bank.  <br /></td></tr>
<tr class="separator:a0e2584b2901d65eac7e1cdbe766125ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef70433101b7398fae594437035b522" id="r_adef70433101b7398fae594437035b522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adef70433101b7398fae594437035b522">AUX_TDC</a>&#160;&#160;&#160;((<a class="el" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>))</td></tr>
<tr class="memdesc:adef70433101b7398fae594437035b522"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC register bank.  <br /></td></tr>
<tr class="separator:adef70433101b7398fae594437035b522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ebf0fe31ebfcca037758b16e59fd8b" id="r_a73ebf0fe31ebfcca037758b16e59fd8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a73ebf0fe31ebfcca037758b16e59fd8b">AUX_EVCTL</a>&#160;&#160;&#160;((<a class="el" href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>))</td></tr>
<tr class="memdesc:a73ebf0fe31ebfcca037758b16e59fd8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL register bank.  <br /></td></tr>
<tr class="separator:a73ebf0fe31ebfcca037758b16e59fd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb67a68e03db0c34279e50da9c81f42b" id="r_adb67a68e03db0c34279e50da9c81f42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb67a68e03db0c34279e50da9c81f42b">AUX_WUC</a>&#160;&#160;&#160;((<a class="el" href="structaux__wuc__regs__t.html">aux_wuc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gab9cb87f4355a0dad0f9e395c86c8abfa">AUX_WUC_BASE</a>))</td></tr>
<tr class="memdesc:adb67a68e03db0c34279e50da9c81f42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC register bank.  <br /></td></tr>
<tr class="separator:adb67a68e03db0c34279e50da9c81f42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130c8bb6e6d4c1ca5f1d32a3473322c7" id="r_a130c8bb6e6d4c1ca5f1d32a3473322c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a130c8bb6e6d4c1ca5f1d32a3473322c7">AUX_TIMER</a>&#160;&#160;&#160;((<a class="el" href="structaux__timer__regs__t.html">aux_timer_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga26ab5d0cbc8c55ad5e5063dd5e2c86cc">AUX_TIMER_BASE</a>))</td></tr>
<tr class="memdesc:a130c8bb6e6d4c1ca5f1d32a3473322c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TIMER register bank.  <br /></td></tr>
<tr class="separator:a130c8bb6e6d4c1ca5f1d32a3473322c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fe80dd9d6246362d13145a86fc8f40" id="r_aa3fe80dd9d6246362d13145a86fc8f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>&#160;&#160;&#160;((<a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>))</td></tr>
<tr class="memdesc:aa3fe80dd9d6246362d13145a86fc8f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_SMPH register bank.  <br /></td></tr>
<tr class="separator:aa3fe80dd9d6246362d13145a86fc8f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f8aff5e945e9f58a0a04b55dffe95f" id="r_a00f8aff5e945e9f58a0a04b55dffe95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00f8aff5e945e9f58a0a04b55dffe95f">AUX_ANAIF</a>&#160;&#160;&#160;((<a class="el" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>))</td></tr>
<tr class="memdesc:a00f8aff5e945e9f58a0a04b55dffe95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_ANAIF register bank.  <br /></td></tr>
<tr class="separator:a00f8aff5e945e9f58a0a04b55dffe95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecefe8194fa7efaede622296eda72136" id="r_aecefe8194fa7efaede622296eda72136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aecefe8194fa7efaede622296eda72136">ADI_4_AUX</a>&#160;&#160;&#160;((<a class="el" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>))</td></tr>
<tr class="memdesc:aecefe8194fa7efaede622296eda72136"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADI_4_AUX register bank.  <br /></td></tr>
<tr class="separator:aecefe8194fa7efaede622296eda72136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a407cc60ff8974052fc468f571de79d30" id="r_a407cc60ff8974052fc468f571de79d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a407cc60ff8974052fc468f571de79d30">ADDI_SEM</a>&#160;&#160;&#160;<a class="el" href="#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>-&gt;SMPH0</td></tr>
<tr class="memdesc:a407cc60ff8974052fc468f571de79d30"><td class="mdescLeft">&#160;</td><td class="mdescRight">the semamphore used for ADDI  <br /></td></tr>
<tr class="separator:a407cc60ff8974052fc468f571de79d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86392979ac6bc1d962feb18872acae14" id="r_ga86392979ac6bc1d962feb18872acae14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>&#160;&#160;&#160;0x400C1000</td></tr>
<tr class="memdesc:ga86392979ac6bc1d962feb18872acae14"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO0 base address.  <br /></td></tr>
<tr class="separator:ga86392979ac6bc1d962feb18872acae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d28957ab36a904ab150d534ddd12c3e" id="r_a0d28957ab36a904ab150d534ddd12c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>&#160;&#160;&#160;0x400C2000</td></tr>
<tr class="memdesc:a0d28957ab36a904ab150d534ddd12c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_AIODIO1 base address.  <br /></td></tr>
<tr class="separator:a0d28957ab36a904ab150d534ddd12c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc76e17830030a637a8f7b11f5aac85" id="r_ga8dc76e17830030a637a8f7b11f5aac85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>&#160;&#160;&#160;0x400C4000</td></tr>
<tr class="memdesc:ga8dc76e17830030a637a8f7b11f5aac85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_TDC base address.  <br /></td></tr>
<tr class="separator:ga8dc76e17830030a637a8f7b11f5aac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541d8e0d4ecb34ad0707bf7f8d9d70f6" id="r_ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>&#160;&#160;&#160;0x400C5000</td></tr>
<tr class="memdesc:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_EVCTL base address.  <br /></td></tr>
<tr class="separator:ga541d8e0d4ecb34ad0707bf7f8d9d70f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30be2f488a858b1aa50870584ed393e" id="r_af30be2f488a858b1aa50870584ed393e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af30be2f488a858b1aa50870584ed393e">MODCLKEN0_SMPH_EN</a>&#160;&#160;&#160;0x00000001  /* enable clock for <a class="el" href="#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a> */</td></tr>
<tr class="memdesc:af30be2f488a858b1aa50870584ed393e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC register values.  <br /></td></tr>
<tr class="separator:af30be2f488a858b1aa50870584ed393e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044b2cd10523e051767c7e3f4bc48d0d" id="r_a044b2cd10523e051767c7e3f4bc48d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a044b2cd10523e051767c7e3f4bc48d0d">MODCLKEN0_AIODIO0_EN</a>&#160;&#160;&#160;0x00000002  /* enable clock for <a class="el" href="#a4f5d48ac3e1d6f44c88c851e8bacb0a8">AUX_AIODIO0</a> */</td></tr>
<tr class="separator:a044b2cd10523e051767c7e3f4bc48d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a38cbc93384dc04867762c0defe69df" id="r_a1a38cbc93384dc04867762c0defe69df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1a38cbc93384dc04867762c0defe69df">MODCLKEN0_AIODIO1_EN</a>&#160;&#160;&#160;0x00000004  /* enable clock for <a class="el" href="#a0e2584b2901d65eac7e1cdbe766125ce">AUX_AIODIO1</a> */</td></tr>
<tr class="separator:a1a38cbc93384dc04867762c0defe69df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80f14188ebb80f94e24e76ee9ed0847" id="r_aa80f14188ebb80f94e24e76ee9ed0847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa80f14188ebb80f94e24e76ee9ed0847">MODCLKEN0_TIMER_EN</a>&#160;&#160;&#160;0x00000008  /* enable clock for <a class="el" href="#a130c8bb6e6d4c1ca5f1d32a3473322c7">AUX_TIMER</a> */</td></tr>
<tr class="separator:aa80f14188ebb80f94e24e76ee9ed0847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efe8542b6ca76ab4a3a84f7a0bd01b7" id="r_a4efe8542b6ca76ab4a3a84f7a0bd01b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4efe8542b6ca76ab4a3a84f7a0bd01b7">MODCLKEN0_ANAIF_EN</a>&#160;&#160;&#160;0x00000010  /* enable clock for <a class="el" href="#a00f8aff5e945e9f58a0a04b55dffe95f">AUX_ANAIF</a> */</td></tr>
<tr class="separator:a4efe8542b6ca76ab4a3a84f7a0bd01b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8dd2fb37a132baaef5c1e1dc7af446c" id="r_ae8dd2fb37a132baaef5c1e1dc7af446c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8dd2fb37a132baaef5c1e1dc7af446c">MODCLKEN0_TDC_EN</a>&#160;&#160;&#160;0x00000020  /* enable clock for <a class="el" href="#adef70433101b7398fae594437035b522">AUX_TDC</a> */</td></tr>
<tr class="separator:ae8dd2fb37a132baaef5c1e1dc7af446c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9edc05ef2f85fa865d98fc477d4f422" id="r_ac9edc05ef2f85fa865d98fc477d4f422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9edc05ef2f85fa865d98fc477d4f422">MODCLKEN0_AUX_DDI0_OSC_EN</a>&#160;&#160;&#160;0x00000040  /* enable clock for AUX_DDI0_OSC */</td></tr>
<tr class="separator:ac9edc05ef2f85fa865d98fc477d4f422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d8daad6141beb33a0037e0ea0a2b8" id="r_ad32d8daad6141beb33a0037e0ea0a2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad32d8daad6141beb33a0037e0ea0a2b8">MODCLKEN0_AUX_ADI4_EN</a>&#160;&#160;&#160;0x00000080  /* enable clock for AUX_ADI4 */</td></tr>
<tr class="separator:ad32d8daad6141beb33a0037e0ea0a2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cb87f4355a0dad0f9e395c86c8abfa" id="r_gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#gab9cb87f4355a0dad0f9e395c86c8abfa">AUX_WUC_BASE</a>&#160;&#160;&#160;0x400C6000</td></tr>
<tr class="memdesc:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:gab9cb87f4355a0dad0f9e395c86c8abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc" id="r_ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga26ab5d0cbc8c55ad5e5063dd5e2c86cc">AUX_TIMER_BASE</a>&#160;&#160;&#160;0x400C7000</td></tr>
<tr class="memdesc:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga26ab5d0cbc8c55ad5e5063dd5e2c86cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b59352af6b92cc2deb2b432939f8e68" id="r_ga4b59352af6b92cc2deb2b432939f8e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>&#160;&#160;&#160;0x400C8000</td></tr>
<tr class="memdesc:ga4b59352af6b92cc2deb2b432939f8e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga4b59352af6b92cc2deb2b432939f8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a251bfa5bcb41eb55d31b223ea67645" id="r_ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>&#160;&#160;&#160;0x400C9000</td></tr>
<tr class="memdesc:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga7a251bfa5bcb41eb55d31b223ea67645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a2abbee8038e4f5ada8a552803ba44" id="r_ga67a2abbee8038e4f5ada8a552803ba44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>&#160;&#160;&#160;0x400CB000</td></tr>
<tr class="memdesc:ga67a2abbee8038e4f5ada8a552803ba44"><td class="mdescLeft">&#160;</td><td class="mdescRight">AUX_WUC base address.  <br /></td></tr>
<tr class="separator:ga67a2abbee8038e4f5ada8a552803ba44"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a407cc60ff8974052fc468f571de79d30" name="a407cc60ff8974052fc468f571de79d30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a407cc60ff8974052fc468f571de79d30">&#9670;&#160;</a></span>ADDI_SEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADDI_SEM&#160;&#160;&#160;<a class="el" href="#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a>-&gt;SMPH0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>the semamphore used for ADDI </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00250">250</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="aecefe8194fa7efaede622296eda72136" name="aecefe8194fa7efaede622296eda72136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecefe8194fa7efaede622296eda72136">&#9670;&#160;</a></span>ADI_4_AUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_4_AUX&#160;&#160;&#160;((<a class="el" href="structadi__4__aux__regs__t.html">adi_4_aux_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga67a2abbee8038e4f5ada8a552803ba44">ADI_4_AUX_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADI_4_AUX register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00248">248</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a4f5d48ac3e1d6f44c88c851e8bacb0a8" name="a4f5d48ac3e1d6f44c88c851e8bacb0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f5d48ac3e1d6f44c88c851e8bacb0a8">&#9670;&#160;</a></span>AUX_AIODIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO0&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga86392979ac6bc1d962feb18872acae14">AUX_AIODIO0_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO0 register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00049">49</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a0e2584b2901d65eac7e1cdbe766125ce" name="a0e2584b2901d65eac7e1cdbe766125ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2584b2901d65eac7e1cdbe766125ce">&#9670;&#160;</a></span>AUX_AIODIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO1&#160;&#160;&#160;((<a class="el" href="structaux__aiodio__regs__t.html">aux_aiodio_regs_t</a> *) (<a class="el" href="#a0d28957ab36a904ab150d534ddd12c3e">AUX_AIODIO1_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO1 register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00050">50</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a0d28957ab36a904ab150d534ddd12c3e" name="a0d28957ab36a904ab150d534ddd12c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d28957ab36a904ab150d534ddd12c3e">&#9670;&#160;</a></span>AUX_AIODIO1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_AIODIO1_BASE&#160;&#160;&#160;0x400C2000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_AIODIO1 base address. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00046">46</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a00f8aff5e945e9f58a0a04b55dffe95f" name="a00f8aff5e945e9f58a0a04b55dffe95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f8aff5e945e9f58a0a04b55dffe95f">&#9670;&#160;</a></span>AUX_ANAIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_ANAIF&#160;&#160;&#160;((<a class="el" href="structaux__anaif__regs__t.html">aux_anaif_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga7a251bfa5bcb41eb55d31b223ea67645">AUX_ANAIF_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_ANAIF register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00222">222</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a73ebf0fe31ebfcca037758b16e59fd8b" name="a73ebf0fe31ebfcca037758b16e59fd8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ebf0fe31ebfcca037758b16e59fd8b">&#9670;&#160;</a></span>AUX_EVCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_EVCTL&#160;&#160;&#160;((<a class="el" href="structaux__evctl__regs__t.html">aux_evctl_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga541d8e0d4ecb34ad0707bf7f8d9d70f6">AUX_EVCTL_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_EVCTL register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00107">107</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="aa3fe80dd9d6246362d13145a86fc8f40" name="aa3fe80dd9d6246362d13145a86fc8f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3fe80dd9d6246362d13145a86fc8f40">&#9670;&#160;</a></span>AUX_SMPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_SMPH&#160;&#160;&#160;((<a class="el" href="structaux__smph__regs__t.html">aux_smph_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga4b59352af6b92cc2deb2b432939f8e68">AUX_SMPH_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_SMPH register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00201">201</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="adef70433101b7398fae594437035b522" name="adef70433101b7398fae594437035b522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef70433101b7398fae594437035b522">&#9670;&#160;</a></span>AUX_TDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TDC&#160;&#160;&#160;((<a class="el" href="structaux__tdc__regs__t.html">aux_tdc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga8dc76e17830030a637a8f7b11f5aac85">AUX_TDC_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TDC register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00075">75</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a130c8bb6e6d4c1ca5f1d32a3473322c7" name="a130c8bb6e6d4c1ca5f1d32a3473322c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130c8bb6e6d4c1ca5f1d32a3473322c7">&#9670;&#160;</a></span>AUX_TIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_TIMER&#160;&#160;&#160;((<a class="el" href="structaux__timer__regs__t.html">aux_timer_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#ga26ab5d0cbc8c55ad5e5063dd5e2c86cc">AUX_TIMER_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_TIMER register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00177">177</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="adb67a68e03db0c34279e50da9c81f42b" name="adb67a68e03db0c34279e50da9c81f42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb67a68e03db0c34279e50da9c81f42b">&#9670;&#160;</a></span>AUX_WUC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUX_WUC&#160;&#160;&#160;((<a class="el" href="structaux__wuc__regs__t.html">aux_wuc_regs_t</a> *) (<a class="el" href="group__cpu__specific__peripheral__memory__map.html#gab9cb87f4355a0dad0f9e395c86c8abfa">AUX_WUC_BASE</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC register bank. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00156">156</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a044b2cd10523e051767c7e3f4bc48d0d" name="a044b2cd10523e051767c7e3f4bc48d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044b2cd10523e051767c7e3f4bc48d0d">&#9670;&#160;</a></span>MODCLKEN0_AIODIO0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKEN0_AIODIO0_EN&#160;&#160;&#160;0x00000002  /* enable clock for <a class="el" href="#a4f5d48ac3e1d6f44c88c851e8bacb0a8">AUX_AIODIO0</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00140">140</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a1a38cbc93384dc04867762c0defe69df" name="a1a38cbc93384dc04867762c0defe69df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a38cbc93384dc04867762c0defe69df">&#9670;&#160;</a></span>MODCLKEN0_AIODIO1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKEN0_AIODIO1_EN&#160;&#160;&#160;0x00000004  /* enable clock for <a class="el" href="#a0e2584b2901d65eac7e1cdbe766125ce">AUX_AIODIO1</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00141">141</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="a4efe8542b6ca76ab4a3a84f7a0bd01b7" name="a4efe8542b6ca76ab4a3a84f7a0bd01b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4efe8542b6ca76ab4a3a84f7a0bd01b7">&#9670;&#160;</a></span>MODCLKEN0_ANAIF_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKEN0_ANAIF_EN&#160;&#160;&#160;0x00000010  /* enable clock for <a class="el" href="#a00f8aff5e945e9f58a0a04b55dffe95f">AUX_ANAIF</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00143">143</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ad32d8daad6141beb33a0037e0ea0a2b8" name="ad32d8daad6141beb33a0037e0ea0a2b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32d8daad6141beb33a0037e0ea0a2b8">&#9670;&#160;</a></span>MODCLKEN0_AUX_ADI4_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKEN0_AUX_ADI4_EN&#160;&#160;&#160;0x00000080  /* enable clock for AUX_ADI4 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00146">146</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ac9edc05ef2f85fa865d98fc477d4f422" name="ac9edc05ef2f85fa865d98fc477d4f422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9edc05ef2f85fa865d98fc477d4f422">&#9670;&#160;</a></span>MODCLKEN0_AUX_DDI0_OSC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKEN0_AUX_DDI0_OSC_EN&#160;&#160;&#160;0x00000040  /* enable clock for AUX_DDI0_OSC */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00145">145</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="af30be2f488a858b1aa50870584ed393e" name="af30be2f488a858b1aa50870584ed393e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30be2f488a858b1aa50870584ed393e">&#9670;&#160;</a></span>MODCLKEN0_SMPH_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKEN0_SMPH_EN&#160;&#160;&#160;0x00000001  /* enable clock for <a class="el" href="#aa3fe80dd9d6246362d13145a86fc8f40">AUX_SMPH</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AUX_WUC register values. </p>

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00139">139</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="ae8dd2fb37a132baaef5c1e1dc7af446c" name="ae8dd2fb37a132baaef5c1e1dc7af446c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8dd2fb37a132baaef5c1e1dc7af446c">&#9670;&#160;</a></span>MODCLKEN0_TDC_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKEN0_TDC_EN&#160;&#160;&#160;0x00000020  /* enable clock for <a class="el" href="#adef70433101b7398fae594437035b522">AUX_TDC</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00144">144</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
<a id="aa80f14188ebb80f94e24e76ee9ed0847" name="aa80f14188ebb80f94e24e76ee9ed0847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80f14188ebb80f94e24e76ee9ed0847">&#9670;&#160;</a></span>MODCLKEN0_TIMER_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODCLKEN0_TIMER_EN&#160;&#160;&#160;0x00000008  /* enable clock for <a class="el" href="#a130c8bb6e6d4c1ca5f1d32a3473322c7">AUX_TIMER</a> */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cc26x0__cc13x0__aux_8h_source.html#l00142">142</a> of file <a class="el" href="cc26x0__cc13x0__aux_8h_source.html">cc26x0_cc13x0_aux.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
