Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Wed Jun 01 20:00:46 2016
| Host             : Abbas running 64-bit major release  (build 9200)
| Command          : 
| Design           : complexDoubleAdder
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.200  |
| Dynamic (W)              | 0.080  |
| Device Static (W)        | 0.120  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 82.7   |
| Junction Temperature (C) | 27.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.000 |        3 |       --- |             --- |
| Slice Logic             |     0.015 |     4695 |       --- |             --- |
|   LUT as Logic          |     0.014 |     2007 |     53200 |            3.77 |
|   Register              |    <0.001 |     1911 |    106400 |            1.80 |
|   CARRY4                |    <0.001 |      104 |     13300 |            0.78 |
|   LUT as Shift Register |    <0.001 |        5 |     17400 |            0.03 |
|   F7/F8 Muxes           |    <0.001 |       16 |     53200 |            0.03 |
|   Others                |     0.000 |      222 |       --- |             --- |
| Signals                 |     0.021 |     4465 |       --- |             --- |
| Block RAM               |     0.041 |       12 |       140 |            8.57 |
| DSPs                    |     0.003 |        6 |       220 |            2.73 |
| Static Power            |     0.120 |          |           |                 |
| Total                   |     0.200 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.085 |       0.077 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.003 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------+-----------+
| Name                                                          | Power (W) |
+---------------------------------------------------------------+-----------+
| complexDoubleAdder                                            |     0.080 |
|   complexDoubleAdder_AXILiteS_s_axi_U                         |     0.046 |
|     int_in1_M_imag                                            |     0.007 |
|     int_in1_M_real                                            |     0.007 |
|     int_in2_M_imag                                            |     0.007 |
|     int_in2_M_real                                            |     0.007 |
|     int_out_M_imag                                            |     0.009 |
|     int_out_M_real                                            |     0.009 |
|   complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U0          |     0.016 |
|     complexDoubleAdder_ap_dadd_3_full_dsp_64_u                |     0.015 |
|       U0                                                      |     0.015 |
|         i_synth                                               |     0.015 |
|           ADDSUB_OP.ADDSUB                                    |     0.015 |
|             SPEED_OP.LOGIC.OP                                 |     0.015 |
|               ALIGN_BLK                                       |     0.004 |
|                 ALIGN_SHIFT                                   |    <0.001 |
|                   ALIGN_Z_D                                   |    <0.001 |
|                     EQ_ZERO                                   |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                 FRAC_ADDSUB                                   |     0.004 |
|                   DSP_ADD.FRAC_ADDSUB                         |     0.004 |
|                     DSP48E1_ADD.DSP48E1_ADD                   |     0.003 |
|                     DSP48E1_GEN.DSP48E1_DEL                   |    <0.001 |
|                     LOGIC_ADD.ADD_0                           |    <0.001 |
|                       Q_DEL                                   |    <0.001 |
|                         i_pipe                                |    <0.001 |
|                     LOGIC_ADD.ADD_1                           |    <0.001 |
|                       Q_DEL                                   |    <0.001 |
|                         i_pipe                                |    <0.001 |
|                 ZERO_DEL                                      |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               ALIGN_DIST_0_DEL                                |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               A_IP_DELAY                                      |     0.004 |
|                 i_pipe                                        |     0.004 |
|               B_IP_DELAY                                      |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               EXP                                             |     0.004 |
|                 A_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 A_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 BMA_EXP_DELAY                                 |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 CANCELLATION_DELAY                            |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 COND_DET_A                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 COND_DET_B                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 DET_SIGN_DELAY                                |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                 NORMAL_NORM_DIST.ADD_MANT_DELAY               |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 NUMB_CMP                                      |     0.001 |
|                   FAST_CMP.CMP_BOT                            |    <0.001 |
|                     C_CHAIN                                   |    <0.001 |
|                   FAST_CMP.CMP_EQ_TOP                         |    <0.001 |
|                     WIDE_AND                                  |    <0.001 |
|                   FAST_CMP.CMP_TOP                            |    <0.001 |
|                     C_CHAIN                                   |    <0.001 |
|                 STATE_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 SUB_DELAY                                     |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               NORM                                            |     0.002 |
|                 LZE                                           |     0.001 |
|                   ENCODE[0].DIST_DEL                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   ENCODE[1].DIST_DEL                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   TWO.DIST_DEL                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   ZERO_DET_CC_1                               |     0.001 |
|                   ZERO_DET_CC_2.CC                            |    <0.001 |
|                 NORM_SHIFT                                    |    <0.001 |
|                   MUX_LOOP[2].DEL_SHIFT                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 ROUND                                         |    <0.001 |
|                   DSP48_E1.DSP48E1_ADD.DSP48E1_ADD            |    <0.001 |
|                   DSP48_E1.DSP_LOGIC_ADDERS.RND_0             |    <0.001 |
|                   DSP48_E1.DSP_LOGIC_ADDERS.RND_1             |    <0.001 |
|                   RND_BIT_GEN                                 |    <0.001 |
|                     NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN  |    <0.001 |
|                 ZEROS_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|   complexDoubleAdder_dadd_64ns_64ns_64_5_full_dsp_U1          |     0.015 |
|     complexDoubleAdder_ap_dadd_3_full_dsp_64_u                |     0.014 |
|       U0                                                      |     0.014 |
|         i_synth                                               |     0.014 |
|           ADDSUB_OP.ADDSUB                                    |     0.014 |
|             SPEED_OP.LOGIC.OP                                 |     0.014 |
|               ALIGN_BLK                                       |     0.004 |
|                 ALIGN_SHIFT                                   |    <0.001 |
|                   ALIGN_Z_D                                   |    <0.001 |
|                     EQ_ZERO                                   |    <0.001 |
|                       CARRY_ZERO_DET                          |    <0.001 |
|                 FRAC_ADDSUB                                   |     0.004 |
|                   DSP_ADD.FRAC_ADDSUB                         |     0.004 |
|                     DSP48E1_ADD.DSP48E1_ADD                   |     0.003 |
|                     DSP48E1_GEN.DSP48E1_DEL                   |    <0.001 |
|                     LOGIC_ADD.ADD_0                           |    <0.001 |
|                       Q_DEL                                   |    <0.001 |
|                         i_pipe                                |    <0.001 |
|                     LOGIC_ADD.ADD_1                           |    <0.001 |
|                       Q_DEL                                   |    <0.001 |
|                         i_pipe                                |    <0.001 |
|                 ZERO_DEL                                      |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               ALIGN_DIST_0_DEL                                |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               A_IP_DELAY                                      |     0.004 |
|                 i_pipe                                        |     0.004 |
|               B_IP_DELAY                                      |    <0.001 |
|                 i_pipe                                        |    <0.001 |
|               EXP                                             |     0.004 |
|                 A_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 A_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 BMA_EXP_DELAY                                 |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_EXP_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 B_SIGN_DELAY                                  |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 CANCELLATION_DELAY                            |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 COND_DET_A                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 COND_DET_B                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ONE_DEL                 |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   EXP_DET_LUT.EXP_ALL_ZERO_DEL                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   MANT_CARRY.MANT_ALL_ZERO_DET                |    <0.001 |
|                     CARRY_ZERO_DET                            |    <0.001 |
|                 DET_SIGN_DELAY                                |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                         |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                            |    <0.001 |
|                 NORMAL_NORM_DIST.ADD_MANT_DELAY               |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 NUMB_CMP                                      |     0.001 |
|                   FAST_CMP.CMP_BOT                            |    <0.001 |
|                     C_CHAIN                                   |    <0.001 |
|                   FAST_CMP.CMP_EQ_TOP                         |    <0.001 |
|                     WIDE_AND                                  |    <0.001 |
|                   FAST_CMP.CMP_TOP                            |    <0.001 |
|                     C_CHAIN                                   |    <0.001 |
|                 STATE_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|                 SUB_DELAY                                     |    <0.001 |
|                   i_pipe                                      |    <0.001 |
|               NORM                                            |     0.002 |
|                 LZE                                           |     0.001 |
|                   ENCODE[0].DIST_DEL                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   ENCODE[1].DIST_DEL                          |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   TWO.DIST_DEL                                |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                   ZERO_DET_CC_1                               |    <0.001 |
|                   ZERO_DET_CC_2.CC                            |    <0.001 |
|                 NORM_SHIFT                                    |    <0.001 |
|                   MUX_LOOP[2].DEL_SHIFT                       |    <0.001 |
|                     i_pipe                                    |    <0.001 |
|                 ROUND                                         |    <0.001 |
|                   DSP48_E1.DSP48E1_ADD.DSP48E1_ADD            |    <0.001 |
|                   DSP48_E1.DSP_LOGIC_ADDERS.RND_0             |    <0.001 |
|                   DSP48_E1.DSP_LOGIC_ADDERS.RND_1             |    <0.001 |
|                   RND_BIT_GEN                                 |    <0.001 |
|                     NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN  |    <0.001 |
|                 ZEROS_DELAY                                   |    <0.001 |
|                   i_pipe                                      |    <0.001 |
+---------------------------------------------------------------+-----------+


