var dir_52b0b5e73fdd6096ec81364edad665ef =
[
    [ "adc_arch.c", "lpc21_2mcu__periph_2adc__arch_8c.html", "lpc21_2mcu__periph_2adc__arch_8c" ],
    [ "adc_arch.h", "lpc21_2mcu__periph_2adc__arch_8h.html", "lpc21_2mcu__periph_2adc__arch_8h" ],
    [ "dac_arch.c", "dac__arch_8c.html", "dac__arch_8c" ],
    [ "dac_arch.h", "dac__arch_8h.html", "dac__arch_8h" ],
    [ "gpio_arch.h", "lpc21_2mcu__periph_2gpio__arch_8h.html", "lpc21_2mcu__periph_2gpio__arch_8h" ],
    [ "i2c_arch.c", "lpc21_2mcu__periph_2i2c__arch_8c.html", "lpc21_2mcu__periph_2i2c__arch_8c" ],
    [ "i2c_arch.h", "lpc21_2mcu__periph_2i2c__arch_8h.html", "lpc21_2mcu__periph_2i2c__arch_8h" ],
    [ "pwm_input_arch.c", "lpc21_2mcu__periph_2pwm__input__arch_8c.html", "lpc21_2mcu__periph_2pwm__input__arch_8c" ],
    [ "pwm_input_arch.h", "lpc21_2mcu__periph_2pwm__input__arch_8h.html", "lpc21_2mcu__periph_2pwm__input__arch_8h" ],
    [ "spi_arch.c", "lpc21_2mcu__periph_2spi__arch_8c.html", "lpc21_2mcu__periph_2spi__arch_8c" ],
    [ "spi_arch.h", "lpc21_2mcu__periph_2spi__arch_8h.html", null ],
    [ "spi_slave_hs_arch.c", "spi__slave__hs__arch_8c.html", "spi__slave__hs__arch_8c" ],
    [ "spi_slave_hs_arch.h", "spi__slave__hs__arch_8h.html", "spi__slave__hs__arch_8h" ],
    [ "sys_time_arch.c", "lpc21_2mcu__periph_2sys__time__arch_8c.html", "lpc21_2mcu__periph_2sys__time__arch_8c" ],
    [ "sys_time_arch.h", "lpc21_2mcu__periph_2sys__time__arch_8h.html", "lpc21_2mcu__periph_2sys__time__arch_8h" ],
    [ "uart_arch.c", "lpc21_2mcu__periph_2uart__arch_8c.html", "lpc21_2mcu__periph_2uart__arch_8c" ],
    [ "uart_arch.h", "lpc21_2mcu__periph_2uart__arch_8h.html", "lpc21_2mcu__periph_2uart__arch_8h" ]
];