{
  "module_name": "qcom,qcs404.h",
  "hash_id": "9e8773760cb4c5b7bc830455ca8c8ce1328859492c8897c98cfc76dc845ba993",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/interconnect/qcom,qcs404.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_QCS404_H\n#define __DT_BINDINGS_INTERCONNECT_QCOM_QCS404_H\n\n#define MASTER_AMPSS_M0\t\t\t0\n#define MASTER_OXILI\t\t\t1\n#define MASTER_MDP_PORT0\t\t2\n#define MASTER_SNOC_BIMC_1\t\t3\n#define MASTER_TCU_0\t\t\t4\n#define SLAVE_EBI_CH0\t\t\t5\n#define SLAVE_BIMC_SNOC\t\t\t6\n\n#define MASTER_SPDM\t\t\t0\n#define MASTER_BLSP_1\t\t\t1\n#define MASTER_BLSP_2\t\t\t2\n#define MASTER_XI_USB_HS1\t\t3\n#define MASTER_CRYPT0\t\t\t4\n#define MASTER_SDCC_1\t\t\t5\n#define MASTER_SDCC_2\t\t\t6\n#define MASTER_SNOC_PCNOC\t\t7\n#define MASTER_QPIC\t\t\t8\n#define PCNOC_INT_0\t\t\t9\n#define PCNOC_INT_2\t\t\t10\n#define PCNOC_INT_3\t\t\t11\n#define PCNOC_S_0\t\t\t12\n#define PCNOC_S_1\t\t\t13\n#define PCNOC_S_2\t\t\t14\n#define PCNOC_S_3\t\t\t15\n#define PCNOC_S_4\t\t\t16\n#define PCNOC_S_6\t\t\t17\n#define PCNOC_S_7\t\t\t18\n#define PCNOC_S_8\t\t\t19\n#define PCNOC_S_9\t\t\t20\n#define PCNOC_S_10\t\t\t21\n#define PCNOC_S_11\t\t\t22\n#define SLAVE_SPDM\t\t\t23\n#define SLAVE_PDM\t\t\t24\n#define SLAVE_PRNG\t\t\t25\n#define SLAVE_TCSR\t\t\t26\n#define SLAVE_SNOC_CFG\t\t\t27\n#define SLAVE_MESSAGE_RAM\t\t28\n#define SLAVE_DISP_SS_CFG\t\t29\n#define SLAVE_GPU_CFG\t\t\t30\n#define SLAVE_BLSP_1\t\t\t31\n#define SLAVE_BLSP_2\t\t\t32\n#define SLAVE_TLMM_NORTH\t\t33\n#define SLAVE_PCIE\t\t\t34\n#define SLAVE_ETHERNET\t\t\t35\n#define SLAVE_TLMM_EAST\t\t\t36\n#define SLAVE_TCU\t\t\t37\n#define SLAVE_PMIC_ARB\t\t\t38\n#define SLAVE_SDCC_1\t\t\t39\n#define SLAVE_SDCC_2\t\t\t40\n#define SLAVE_TLMM_SOUTH\t\t41\n#define SLAVE_USB_HS\t\t\t42\n#define SLAVE_USB3\t\t\t43\n#define SLAVE_CRYPTO_0_CFG\t\t44\n#define SLAVE_PCNOC_SNOC\t\t45\n\n#define MASTER_QDSS_BAM\t\t\t0\n#define MASTER_BIMC_SNOC\t\t1\n#define MASTER_PCNOC_SNOC\t\t2\n#define MASTER_QDSS_ETR\t\t\t3\n#define MASTER_EMAC\t\t\t4\n#define MASTER_PCIE\t\t\t5\n#define MASTER_USB3\t\t\t6\n#define QDSS_INT\t\t\t7\n#define SNOC_INT_0\t\t\t8\n#define SNOC_INT_1\t\t\t9\n#define SNOC_INT_2\t\t\t10\n#define SLAVE_KPSS_AHB\t\t\t11\n#define SLAVE_WCSS\t\t\t12\n#define SLAVE_SNOC_BIMC_1\t\t13\n#define SLAVE_IMEM\t\t\t14\n#define SLAVE_SNOC_PCNOC\t\t15\n#define SLAVE_QDSS_STM\t\t\t16\n#define SLAVE_CATS_0\t\t\t17\n#define SLAVE_CATS_1\t\t\t18\n#define SLAVE_LPASS\t\t\t19\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}