{
  "Top": "SFAST_process_data",
  "RtlTop": "SFAST_process_data",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z100",
    "Package": "ffg900",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "20",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "SFAST_process_data",
    "Version": "1.0",
    "DisplayName": "Sfast_process_data",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/sfast.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/Block_proc125.vhd",
      "impl\/vhdl\/checkIdxGeneralV3_4_s.vhd",
      "impl\/vhdl\/combineOutputStream.vhd",
      "impl\/vhdl\/feedbackInterleaveSt.vhd",
      "impl\/vhdl\/fifo_w1_d2_A.vhd",
      "impl\/vhdl\/fifo_w1_d2_S.vhd",
      "impl\/vhdl\/fifo_w2_d2_S.vhd",
      "impl\/vhdl\/fifo_w5_d2_A.vhd",
      "impl\/vhdl\/fifo_w5_d3_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d4_A.vhd",
      "impl\/vhdl\/fifo_w10_d2_S.vhd",
      "impl\/vhdl\/fifo_w16_d7_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_S.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/fifo_w48_d2_A.vhd",
      "impl\/vhdl\/fifo_w48_d10_S.vhd",
      "impl\/vhdl\/fifo_w60_d2_A.vhd",
      "impl\/vhdl\/fifo_w64_d7_A.vhd",
      "impl\/vhdl\/fifo_w96_d10_S.vhd",
      "impl\/vhdl\/finalCornerChecking.vhd",
      "impl\/vhdl\/preProcessStream.vhd",
      "impl\/vhdl\/preProcessStream_bkb.vhd",
      "impl\/vhdl\/rwSAEPerfectLoopSIfE.vhd",
      "impl\/vhdl\/rwSAEPerfectLoopStre.vhd",
      "impl\/vhdl\/SFAST_process_data_config_s_axi.vhd",
      "impl\/vhdl\/SFAST_process_datHfu.vhd",
      "impl\/vhdl\/SFAST_process_datMgi.vhd",
      "impl\/vhdl\/sortedIdxStreamV3_4_s.vhd",
      "impl\/vhdl\/start_for_Block_pOgC.vhd",
      "impl\/vhdl\/start_for_rwSAEPeNgs.vhd",
      "impl\/vhdl\/SFAST_process_data.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/Block_proc125.v",
      "impl\/verilog\/checkIdxGeneralV3_4_s.v",
      "impl\/verilog\/combineOutputStream.v",
      "impl\/verilog\/feedbackInterleaveSt.v",
      "impl\/verilog\/fifo_w1_d2_A.v",
      "impl\/verilog\/fifo_w1_d2_S.v",
      "impl\/verilog\/fifo_w2_d2_S.v",
      "impl\/verilog\/fifo_w5_d2_A.v",
      "impl\/verilog\/fifo_w5_d3_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d4_A.v",
      "impl\/verilog\/fifo_w10_d2_S.v",
      "impl\/verilog\/fifo_w16_d7_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_S.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/fifo_w48_d2_A.v",
      "impl\/verilog\/fifo_w48_d10_S.v",
      "impl\/verilog\/fifo_w60_d2_A.v",
      "impl\/verilog\/fifo_w64_d7_A.v",
      "impl\/verilog\/fifo_w96_d10_S.v",
      "impl\/verilog\/finalCornerChecking.v",
      "impl\/verilog\/preProcessStream.v",
      "impl\/verilog\/preProcessStream_bkb.v",
      "impl\/verilog\/preProcessStream_bkb_ram.dat",
      "impl\/verilog\/rwSAEPerfectLoopSIfE.v",
      "impl\/verilog\/rwSAEPerfectLoopSIfE_ram.dat",
      "impl\/verilog\/rwSAEPerfectLoopStre.v",
      "impl\/verilog\/SFAST_process_data_config_s_axi.v",
      "impl\/verilog\/SFAST_process_datHfu.v",
      "impl\/verilog\/SFAST_process_datMgi.v",
      "impl\/verilog\/sortedIdxStreamV3_4_s.v",
      "impl\/verilog\/start_for_Block_pOgC.v",
      "impl\/verilog\/start_for_rwSAEPeNgs.v",
      "impl\/verilog\/SFAST_process_data.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/SFAST_process_data_v1_0\/data\/SFAST_process_data.mdd",
      "impl\/misc\/drivers\/SFAST_process_data_v1_0\/data\/SFAST_process_data.tcl",
      "impl\/misc\/drivers\/SFAST_process_data_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/SFAST_process_data_v1_0\/src\/xsfast_process_data.c",
      "impl\/misc\/drivers\/SFAST_process_data_v1_0\/src\/xsfast_process_data.h",
      "impl\/misc\/drivers\/SFAST_process_data_v1_0\/src\/xsfast_process_data_hw.h",
      "impl\/misc\/drivers\/SFAST_process_data_v1_0\/src\/xsfast_process_data_linux.c",
      "impl\/misc\/drivers\/SFAST_process_data_v1_0\/src\/xsfast_process_data_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_config xStreamIn_V_V yStreamIn_V_V tsStreamIn_V_V polStreamIn_V_V xStreamOut_V_V yStreamOut_V_V tsStreamOut_V_V polStreamOut_V_V isFinalCornerStream_V_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_done ap_start ap_ready ap_idle",
      "ctype": {
        "done": {"Type": "bool"},
        "start": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "isFinalCornerStream_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "isFinalCornerStream_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "10",
          "Bits": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "polStreamIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "polStreamIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "polStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "polStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "1",
          "Bits": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "s_axi_config": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_config",
      "param_prefix": "C_S_AXI_CONFIG",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x10",
          "name": "config_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of config_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "config_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of config_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "status_inEventsNum_1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_inEventsNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_inEventsNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of status_inEventsNum"
            }]
        },
        {
          "offset": "0x1c",
          "name": "status_inEventsNum_2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_inEventsNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_inEventsNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of status_inEventsNum"
            }]
        },
        {
          "offset": "0x20",
          "name": "status_inEventsNum_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of status_inEventsNum",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_inEventsNum_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal status_inEventsNum_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x24",
          "name": "status_outEventsNum_1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_outEventsNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_outEventsNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of status_outEventsNum"
            }]
        },
        {
          "offset": "0x28",
          "name": "status_outEventsNum_2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_outEventsNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_outEventsNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of status_outEventsNum"
            }]
        },
        {
          "offset": "0x2c",
          "name": "status_outEventsNum_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of status_outEventsNum",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_outEventsNum_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal status_outEventsNum_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "status_cornerEventsNum_1",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_cornerEventsNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_cornerEventsNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of status_cornerEventsNum"
            }]
        },
        {
          "offset": "0x34",
          "name": "status_cornerEventsNum_2",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_cornerEventsNum",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_cornerEventsNum",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of status_cornerEventsNum"
            }]
        },
        {
          "offset": "0x38",
          "name": "status_cornerEventsNum_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of status_cornerEventsNum",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_cornerEventsNum_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal status_cornerEventsNum_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x3c",
          "name": "status_currentThreshold",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_currentThreshold",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_currentThreshold",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of status_currentThreshold"
            }]
        },
        {
          "offset": "0x40",
          "name": "status_currentThreshold_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of status_currentThreshold",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_currentThreshold_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal status_currentThreshold_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x44",
          "name": "status_currentAreaCntThr",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of status_currentAreaCntThr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "status_currentAreaCntThr",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of status_currentAreaCntThr"
            }]
        },
        {
          "offset": "0x48",
          "name": "status_currentAreaCntThr_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of status_currentAreaCntThr",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "status_currentAreaCntThr_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal status_currentAreaCntThr_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "tsStreamIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "tsStreamIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "tsStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "tsStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "xStreamIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "xStreamIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "xStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "xStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "yStreamIn_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "yStreamIn_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    },
    "yStreamOut_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "yStreamOut_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "16"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "16"}
    }
  },
  "RtlPorts": {
    "s_axi_config_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_config_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_config_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_config_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_config_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_config_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_config_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_config_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_config_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "xStreamIn_V_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "xStreamIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "xStreamIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "yStreamIn_V_V_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "yStreamIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "yStreamIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "tsStreamIn_V_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "tsStreamIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "tsStreamIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "polStreamIn_V_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "polStreamIn_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "polStreamIn_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "xStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "xStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "xStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "yStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "yStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "yStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "tsStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "tsStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "tsStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "polStreamOut_V_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "polStreamOut_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "polStreamOut_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "isFinalCornerStream_V_V_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "isFinalCornerStream_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "isFinalCornerStream_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "config_V": {
      "interfaceRef": "s_axi_config",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "config"
    },
    "status_inEventsNum": {
      "interfaceRef": "s_axi_config",
      "dir": "out",
      "offset": "24",
      "statusOffset": "32",
      "handshakeRef": "ap_vld",
      "Object": "config",
      "firstOutLatency": "0"
    },
    "status_outEventsNum": {
      "interfaceRef": "s_axi_config",
      "dir": "out",
      "offset": "36",
      "statusOffset": "44",
      "handshakeRef": "ap_vld",
      "Object": "config",
      "firstOutLatency": "3"
    },
    "status_cornerEventsNum": {
      "interfaceRef": "s_axi_config",
      "dir": "out",
      "offset": "48",
      "statusOffset": "56",
      "handshakeRef": "ap_vld",
      "Object": "config",
      "firstOutLatency": "3"
    },
    "status_currentThreshold": {
      "interfaceRef": "s_axi_config",
      "dir": "out",
      "offset": "60",
      "statusOffset": "64",
      "handshakeRef": "ap_vld",
      "Object": "config",
      "firstOutLatency": "3"
    },
    "status_currentAreaCntThr": {
      "interfaceRef": "s_axi_config",
      "dir": "out",
      "offset": "68",
      "statusOffset": "72",
      "handshakeRef": "ap_vld",
      "Object": "config",
      "firstOutLatency": "0"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "xStreamIn_V_V": {
      "interfaceRef": "xStreamIn_V_V",
      "dir": "in"
    },
    "yStreamIn_V_V": {
      "interfaceRef": "yStreamIn_V_V",
      "dir": "in"
    },
    "tsStreamIn_V_V": {
      "interfaceRef": "tsStreamIn_V_V",
      "dir": "in"
    },
    "polStreamIn_V_V": {
      "interfaceRef": "polStreamIn_V_V",
      "dir": "in"
    },
    "xStreamOut_V_V": {
      "interfaceRef": "xStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "yStreamOut_V_V": {
      "interfaceRef": "yStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "tsStreamOut_V_V": {
      "interfaceRef": "tsStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "polStreamOut_V_V": {
      "interfaceRef": "polStreamOut_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "isFinalCornerStream_V_V": {
      "interfaceRef": "isFinalCornerStream_V_V",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "SFAST_process_data",
      "Instances": [
        {
          "ModuleName": "checkIdxGeneralV3_4_s",
          "InstanceName": "checkIdxGeneralV3_4_U0"
        },
        {
          "ModuleName": "sortedIdxStreamV3_4_s",
          "InstanceName": "sortedIdxStreamV3_4_U0"
        },
        {
          "ModuleName": "preProcessStream",
          "InstanceName": "preProcessStream_U0"
        },
        {
          "ModuleName": "rwSAEPerfectLoopStre",
          "InstanceName": "rwSAEPerfectLoopStre_U0"
        },
        {
          "ModuleName": "Block_proc125",
          "InstanceName": "Block_proc125_U0",
          "Instances": [{
              "ModuleName": "combineOutputStream",
              "InstanceName": "grp_combineOutputStream_fu_142"
            }]
        },
        {
          "ModuleName": "finalCornerChecking",
          "InstanceName": "finalCornerChecking_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        },
        {
          "ModuleName": "feedbackInterleaveSt",
          "InstanceName": "feedbackInterleaveSt_U0"
        }
      ]
    },
    "Metrics": {
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.63"
        },
        "Area": {
          "FF": "2",
          "LUT": "20",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "preProcessStream": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "22",
          "LatencyWorst": "38",
          "PipelineIIMin": "5",
          "PipelineIIMax": "38",
          "PipelineII": "5 ~ 38",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.26"
        },
        "Loops": [{
            "Name": "rotateSliceResetLoop",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "1711",
          "LUT": "1947",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "rwSAEPerfectLoopStre": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "12",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.62"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "7",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "32",
          "FF": "880",
          "LUT": "956",
          "DSP48E": "0"
        }
      },
      "sortedIdxStreamV3_4_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "4",
          "LatencyWorst": "6",
          "PipelineIIMin": "1",
          "PipelineIIMax": "3",
          "PipelineII": "1 ~ 3",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.72"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "5",
            "Latency": "3 ~ 5",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "1720",
          "LUT": "2105",
          "DSP48E": "0"
        }
      },
      "checkIdxGeneralV3_4_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "3",
          "LatencyWorst": "5",
          "PipelineIIMin": "1",
          "PipelineIIMax": "3",
          "PipelineII": "1 ~ 3",
          "PipelineDepth": "",
          "PipelineType": "loop rewind"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.72"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "4",
            "Latency": "2 ~ 4",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "770",
          "LUT": "3106",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "finalCornerChecking": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.33"
        },
        "Area": {
          "FF": "17",
          "LUT": "330",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "feedbackInterleaveSt": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.63"
        },
        "Area": {
          "FF": "2",
          "LUT": "20",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "combineOutputStream": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.40"
        },
        "Area": {
          "FF": "556",
          "LUT": "454",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Block_proc125": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.40"
        },
        "Area": {
          "FF": "1037",
          "LUT": "813",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "SFAST_process_data": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "23",
          "LatencyWorst": "39",
          "PipelineIIMin": "7",
          "PipelineIIMax": "39",
          "PipelineII": "7 ~ 39",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.72"
        },
        "Area": {
          "BRAM_18K": "32",
          "FF": "6608",
          "LUT": "10829",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-05-08 18:21:48 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
