LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '13760' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 05:48:59 2023
  
---------------------------------------------------------------------------------
|                    LVS detail routing verification report                     |
|-------------------------------------------------------------------------------|
|                   | Total nets Open nets Open  Float Tail Loop Pillar Warning | 
|-------------------------------------------------------------------------------|
| Signal nets       | 14651      13760     27362 0     0    0    -      -       | 
| Logic nets        | 2          1         2     0     0    0    -      -       | 
| Shield nets       | 0          0         0     0     0    0    -      -       | 
| Power/Ground nets | -          -         -     -     -    -    -      -       | 
| DontRoute nets    | 14         0         0     0     0    0    -      -       | 
---------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------
|                         LVS open distance distribution (micron)                          |
|------------------------------------------------------------------------------------------|
|        | Total: 145935.30 13.64 27.28 40.92 54.57 68.21 81.85 95.49 109.13 122.77 136.42 | 
|------------------------------------------------------------------------------------------|
| % open | 100              94.43 4.31  0.67  0.20  0.12  0.11  0.09  0.03   0.03   0.01   | 
| # open | 27362            25838 1179  183   55    33    29    25    9      9      2      | 
--------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 472M, CVMEM - 1687M, PVMEM - 1839M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 10% 30% 50% 60% 80% 100% 
Processing metal2: 20% 50% 70% 100% 
Processing metal3: 10% 30% 50% 60% 80% 100% 
Processing metal4: 30% 60% 100% 
Processing metal5: 30% 60% 100% 
Processing metal6: 30% 60% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Wed Jan 4 05:48:59 2023
  
--------------------------------------------------------------------------------------------------------
|                                       DRC verification report                                        |
|------------------------------------------------------------------------------------------------------|
|                       | TOTAL metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10 | 
|------------------------------------------------------------------------------------------------------|
| Grid                  | 0     0      0      0      0      0      0      0      0      0      0       | 
| Width                 | 0     0      0      0      0      0      0      0      0      0      0       | 
| Minimum samenet space | 0     0      0      0      0      0      0      0      0      0      0       | 
| Fat samenet space     | 0     -      0      0      0      0      0      0      0      0      0       | 
| Minimum diffnet space | 0     0      0      0      0      0      0      0      0      0      0       | 
| Fat diffnet space     | 0     -      0      0      0      0      0      0      0      0      0       | 
| Diffnet short         | 0     0      0      0      0      0      0      0      0      0      0       | 
| Prohibited routing    | 0     0      0      0      0      0      0      0      0      0      0       | 
|                       | TOTAL CO     via1   via2   via3   via4   via5   via6   via7   via8   via9    | 
| Grid                  | 0     0      0      0      0      0      0      0      0      0      0       | 
| Size                  | 0     -      0      0      0      0      0      0      0      0      0       | 
| Minimum space         | 0     0      0      0      0      0      0      0      0      0      0       | 
--------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 1687M, PVMEM - 1839M)
info CHK10: Checking placement...
info Found 12649 movable and 269 fixed cells in partition BAMIntegrated
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: BAMIntegrated; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition BAMIntegrated:
--------------------------------------------------------------------------------------------------------
|                                           Placement Errors                                           |
|------------------------------------------------------------------------------------------------------|
| Name                   Count Status Description                                                      | 
|------------------------------------------------------------------------------------------------------|
| not_placed             0     Passed Cell is not placed                                               | 
| macro_not_fixed        0     Passed Macro cell is not fixed                                          | 
| cannot_be_legalized    0     Passed Cell can't be legalized                                          | 
| outside_region         0     Passed Cell is placed outside of its hard region or inside a prohibited | 
|                                     hard region                                                      | 
| outside_partition      0     Passed Cell is placed outside partition                                 | 
| close_to_boundary      0     Passed Cell is close to partition boundary                              | 
| close_to_macro         0     Passed Cell is close to macro blockages                                 | 
| macro_overlap          0     Passed Macros are overlapping each other                                | 
| macro_boundary_overlap 0     Passed Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 1687M, PVMEM - 1839M)
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'Region_Utilization': Region Utilization Report
Generated on Wed Jan 4 05:49:00 2023
  
------------------------------------------------------------------------------------------------------------------
|                                           Report Region Utilization                                            |
|----------------------------------------------------------------------------------------------------------------|
|   | Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) | 
|----------------------------------------------------------------------------------------------------------------|
| 0 | BAMIntegrated    -  -   19008.6   19531.8        19008.6      97.3212               59.7                   | 
------------------------------------------------------------------------------------------------------------------


info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 473M, CVMEM - 1687M, PVMEM - 1839M)
