# //  ModelSim SE-64 2020.1 Jan 28 2020 Linux 4.18.0-425.19.2.el8_7.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do acc.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 2020.1 Lib Mapping Utility 2020.01 Jan 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 01:27:05 on May 06,2023
# vlog -reportprogress 300 -work work acc_tb.sv 
# -- Compiling module acc_tb
# 
# Top level modules:
# 	acc_tb
# End time: 01:27:05 on May 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 01:27:05 on May 06,2023
# vlog -reportprogress 300 -work work accumulate.sv 
# -- Compiling module accumulate
# ** Warning: accumulate.sv(15): (vlog-13314) Defaulting port 'p_hit' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	accumulate
# End time: 01:27:05 on May 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 01:27:05 on May 06,2023
# vlog -reportprogress 300 -work work ../fifo.sv 
# -- Compiling module fifo
# -- Compiling module fifo_array
# ** Warning: ../fifo.sv(87): (vlog-13314) Defaulting port 'din' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	fifo_array
# End time: 01:27:06 on May 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -classdebug -voptargs="+acc" "+notimingchecks" -L work work.acc_tb -wlf acc_tb.wlf 
# Start time: 01:27:06 on May 06,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.acc_tb(fast)
# Loading work.fifo(fast)
# Loading work.accumulate(fast)
# ** Note: $finish    : acc_tb.sv(109)
#    Time: 1685 ns  Iteration: 0  Instance: /acc_tb
# 1
# Break in Module acc_tb at acc_tb.sv line 109
# End time: 01:49:20 on May 06,2023, Elapsed time: 0:22:14
# Errors: 0, Warnings: 0
