// Seed: 193859613
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3
);
  wire id_5;
  tri  id_6;
  wire id_7;
  reg  id_8;
  wire id_9;
  always @(posedge (!id_6) | 1) begin
    id_8 <= 1 & 1'b0;
  end
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wand id_5
);
  logic [7:0] id_7;
  assign id_3 = id_0;
  wire id_8;
  module_0(
      id_2, id_0, id_4, id_5
  );
  assign id_3 = 1;
  wire id_9;
  assign id_7[1'b0] = 1;
endmodule
