<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/radiant project/lab7/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2024.1/cae_library/synthesis/verilog/iCE40UP.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_core_tb.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_sbox_tb.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_spi_tb.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(116,1-116,2) (VERI-1137) syntax error near ')'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(112,4-112,13) (VERI-1128) 'cypertext' is not declared
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(75,1-118,10) (VERI-1072) module 'aes_core' is ignored due to previous errors
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(127,1-136,10) (VERI-1072) module 'sbox' is ignored due to previous errors
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(144,1-159,10) (VERI-1072) module 'sbox_sync' is ignored due to previous errors
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(172,6-172,8) (VERI-1188) 'en' is not a constant
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(168,1-181,10) (VERI-1072) module 'mix_columns' is ignored due to previous errors
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(190,1-208,10) (VERI-1072) module 'mixcolumn' is ignored due to previous errors
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(217,1-224,10) (VERI-1072) module 'galoismult' is ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/sub_words.sv'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/sub_words.sv(11,8-11,10) (VERI-1188) 'en' is not a constant
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/sub_words.sv(6,1-21,10) (VERI-1072) module 'sub_words' is ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/sub_words.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/sub_bytes.sv'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/sub_bytes.sv(10,1-10,2) (VERI-1137) syntax error near ')'
(VERI-1483) Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/sub_bytes.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/shift_rows.sv'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/shift_rows.sv(19,6-19,8) (VERI-1188) 'en' is not a constant
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/shift_rows.sv(14,1-48,10) (VERI-1072) module 'shift_rows' is ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/shift_rows.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/expand_key.sv'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/expand_key.sv(18,36-18,38) (VERI-2561) undeclared symbol 'w3', assumed default net type 'wire'
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/rot_words.sv'
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/rot_and_sub_bytes.sv'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/rot_and_sub_bytes.sv(10,1-10,2) (VERI-1137) syntax error near ')'
(VERI-1483) Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/rot_and_sub_bytes.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(22,32-22,40) (VERI-2561) undeclared symbol 'constant', assumed default net type 'wire'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(23,13-23,20) (VERI-2561) undeclared symbol 'prevkey', assumed default net type 'wire'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(49,44-49,51) (VERI-2561) undeclared symbol 'counter', assumed default net type 'wire'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(52,28-52,31) (VERI-1137) syntax error near 'and'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(52,28-52,31) (VERI-2344) SystemVerilog keyword 'and' used in incorrect context
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(53,28-53,31) (VERI-1137) syntax error near 'and'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(53,28-53,31) (VERI-2344) SystemVerilog keyword 'and' used in incorrect context
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(54,28-54,31) (VERI-1137) syntax error near 'and'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(54,28-54,31) (VERI-2344) SystemVerilog keyword 'and' used in incorrect context
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(55,29-55,32) (VERI-1137) syntax error near 'and'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(55,29-55,32) (VERI-2344) SystemVerilog keyword 'and' used in incorrect context
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(56,31-56,34) (VERI-1137) syntax error near 'and'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(56,31-56,34) (VERI-2344) SystemVerilog keyword 'and' used in incorrect context
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(28,4-28,11) (VERI-1100) procedural assignment to a non-register 'counter' is not permitted
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(34,5-34,12) (VERI-1100) procedural assignment to a non-register 'counter' is not permitted
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(35,5-35,12) (VERI-1100) procedural assignment to a non-register 'prevkey' is not permitted
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(39,5-39,12) (VERI-1100) procedural assignment to a non-register 'counter' is not permitted
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(44,4-44,11) (VERI-1100) procedural assignment to a non-register 'counter' is not permitted
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(44,15-44,26) (VERI-1128) 'nextcounter' is not declared
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv(7,1-58,10) (VERI-1072) module 'aes_controller' is ignored due to previous errors
(VERI-1483) Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller.sv' ignored due to errors
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(15,3-15,7) (VERI-1137) syntax error near 'case'
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(15,3-15,7) (VERI-2344) SystemVerilog keyword 'case' used in incorrect context
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(18,15-18,16) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(24,15-24,16) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(31,17-31,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(35,17-35,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(41,17-41,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(45,17-45,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(51,17-51,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(55,17-55,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(61,17-61,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(65,17-65,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(71,17-71,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(75,17-75,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(81,17-81,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(85,17-85,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(91,17-91,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(95,17-95,18) (VERI-1137) syntax error near '='
ERROR <2049990> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_controller_nextstate.sv(101,17-101,18) (VERI-1137) syntax error near '='
Sorry, too many errors..
(VERI-1482) Analyzing Verilog file 'C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv'
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(13,19-13,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(13,25-13,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(13,31-13,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(13,37-13,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(14,19-14,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(14,25-14,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(14,31-14,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(14,37-14,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(15,19-15,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(15,25-15,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(15,31-15,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(15,37-15,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(16,19-16,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(16,25-16,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(16,31-16,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(16,37-16,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(17,19-17,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(17,25-17,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(17,31-17,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(17,37-17,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(18,19-18,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(18,25-18,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(18,31-18,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(18,37-18,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(19,19-19,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(19,25-19,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(19,31-19,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(19,37-19,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(20,19-20,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(20,25-20,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(20,31-20,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(20,37-20,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(21,19-21,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(21,25-21,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(21,31-21,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(21,37-21,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(22,20-22,24) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(22,26-22,30) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(22,32-22,36) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(22,38-22,42) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
(VERI-1482) Analyzing Verilog file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(1,10-1,24) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v(40,10-40,57) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v(40,10-40,57) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(1,10-1,24) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(2,10-2,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_add.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_add.v(50,10-50,44) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/adder/rtl/lscc_adder.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_add.v(50,10-50,44) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_add.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(2,10-2,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(3,10-3,30) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v(52,10-52,58) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v(52,10-52,58) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(3,10-3,30) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(4,10-4,25) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v(39,10-39,45) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/counter/rtl/lscc_cntr.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v(39,10-39,45) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(4,10-4,25) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(5,10-5,22) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v(44,10-44,42) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v(44,10-44,42) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(5,10-5,22) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(6,10-6,25) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v(47,10-47,48) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v(47,10-47,48) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(6,10-6,25) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(7,10-7,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v(52,10-52,64) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v(52,10-52,64) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(7,10-7,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(8,10-8,31) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v(53,10-53,66) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v(53,10-53,66) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(8,10-8,31) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(9,10-9,28) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v(52,10-52,58) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v(52,10-52,58) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(9,10-9,28) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(10,10-10,22) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v(51,10-51,54) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v(51,10-51,54) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(10,10-10,22) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(11,10-11,24) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v(48,10-48,46) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v(48,10-48,46) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(11,10-11,24) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(12,10-12,24) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v(45,10-45,46) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v(45,10-45,46) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(12,10-12,24) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(13,10-13,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v(45,10-45,40) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v(45,10-45,40) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(13,10-13,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(14,10-14,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v(50,10-50,54) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v(50,10-50,54) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(14,10-14,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(15,10-15,27) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v(49,10-49,46) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v(49,10-49,46) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(15,10-15,27) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(16,10-16,27) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v(45,10-45,46) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v(45,10-45,46) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(16,10-16,27) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(17,10-17,21) (VERI-1328) analyzing included file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v'
INFO <2049992> - C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v(17,10-17,21) (VERI-2320) back to file 'C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_core_tb.sv(11,8-11,26) (VERI-1018) compiling module 'testbench_aes_core'
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_core_tb.sv(16,5-16,63) (VERI-1063) instantiating unknown module 'aes_core'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_sbox_tb.sv(7,8-7,26) (VERI-1018) compiling module 'testbench_aes_sbox'
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_sbox_tb.sv(34,5-34,44) (VERI-1063) instantiating unknown module 'sbox_sync'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_spi_tb.sv(8,8-8,25) (VERI-1018) compiling module 'testbench_aes_spi'
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/aes_starter.sv(16,5-16,64) (VERI-1063) instantiating unknown module 'aes_core'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/expand_key.sv(9,8-9,18) (VERI-1018) compiling module 'expand_key'
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/expand_key.sv(18,2-18,40) (VERI-1063) instantiating unknown module 'rot_and_sub_bytes'
INFO <2049992> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(6,8-6,30) (VERI-1018) compiling module 'round_constant_decoder'
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(13,19-13,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(13,25-13,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(13,31-13,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(13,37-13,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(14,19-14,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(14,25-14,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(14,31-14,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(14,37-14,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(15,19-15,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(15,25-15,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(15,31-15,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(15,37-15,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(16,19-16,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(16,25-16,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(16,31-16,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(16,37-16,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(17,19-17,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(17,25-17,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(17,31-17,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(17,37-17,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(18,19-18,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(18,25-18,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(18,31-18,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(18,37-18,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(19,19-19,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(19,25-19,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(19,31-19,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(19,37-19,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(20,19-20,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(20,25-20,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(20,31-20,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(20,37-20,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(21,19-21,23) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(21,25-21,29) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(21,31-21,35) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(21,37-21,41) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(22,20-22,24) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(22,26-22,30) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(22,32-22,36) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
WARNING <2049991> - C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/src/round_constant_decoder.sv(22,38-22,42) (VERI-1320) concatenation with an unsized literal will be treated as 32 bits
Done: design load finished with (51) errors, and (84) warnings

</PRE></BODY></HTML>