Classic Timing Analyzer report for 8259A
Tue May 11 19:05:50 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'rd'
  6. Clock Setup: 'wr'
  7. Clock Setup: 'a0'
  8. Clock Setup: 'cs'
  9. Clock Setup: 'inta'
 10. Clock Setup: 'reset'
 11. Clock Hold: 'rd'
 12. Clock Hold: 'wr'
 13. Clock Hold: 'a0'
 14. Clock Hold: 'cs'
 15. Clock Hold: 'datain[3]'
 16. Clock Hold: 'datain[4]'
 17. Clock Hold: 'inta'
 18. Clock Hold: 'reset'
 19. tsu
 20. tco
 21. tpd
 22. th
 23. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------------+------------+-----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From         ; To           ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.669 ns                         ; code[0]      ; er[6]        ; --         ; datain[3] ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 18.301 ns                        ; pri[0]       ; sp[0]        ; a0         ; --        ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 13.275 ns                        ; a0           ; rd_imr       ; --         ; --        ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.409 ns                         ; datain[5]    ; icw2[5]      ; --         ; a0        ; 0            ;
; Clock Setup: 'a0'            ; N/A                                      ; None          ; 75.91 MHz ( period = 13.174 ns ) ; icw1[1]      ; state.0101   ; a0         ; a0        ; 0            ;
; Clock Setup: 'cs'            ; N/A                                      ; None          ; 76.01 MHz ( period = 13.156 ns ) ; icw1[1]      ; state.0101   ; cs         ; cs        ; 0            ;
; Clock Setup: 'rd'            ; N/A                                      ; None          ; 76.50 MHz ( period = 13.072 ns ) ; icw1[1]      ; state.0101   ; rd         ; rd        ; 0            ;
; Clock Setup: 'wr'            ; N/A                                      ; None          ; 76.84 MHz ( period = 13.014 ns ) ; icw1[1]      ; state.0101   ; wr         ; wr        ; 0            ;
; Clock Setup: 'inta'          ; N/A                                      ; None          ; 323.10 MHz ( period = 3.095 ns ) ; flag1.00_792 ; flag1.01_782 ; inta       ; inta      ; 0            ;
; Clock Setup: 'reset'         ; N/A                                      ; None          ; 418.24 MHz ( period = 2.391 ns ) ; flag1.00_792 ; flag1.01_782 ; reset      ; reset     ; 0            ;
; Clock Hold: 'a0'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; er[6]        ; pri[1]       ; a0         ; a0        ; 26           ;
; Clock Hold: 'cs'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; er[6]        ; pri[1]       ; cs         ; cs        ; 26           ;
; Clock Hold: 'rd'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; er[6]        ; pri[1]       ; rd         ; rd        ; 24           ;
; Clock Hold: 'wr'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; er[6]        ; pri[1]       ; wr         ; wr        ; 24           ;
; Clock Hold: 'datain[3]'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; er[6]        ; pri[1]       ; datain[3]  ; datain[3] ; 24           ;
; Clock Hold: 'datain[4]'      ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; er[6]        ; pri[1]       ; datain[4]  ; datain[4] ; 24           ;
; Clock Hold: 'inta'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; er[6]        ; pri[1]       ; inta       ; inta      ; 24           ;
; Clock Hold: 'reset'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; er[6]        ; pri[1]       ; reset      ; reset     ; 24           ;
; Total number of failed paths ;                                          ;               ;                                  ;              ;              ;            ;           ; 196          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------+--------------+------------+-----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; rd              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; wr              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; a0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; cs              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; datain[3]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; datain[4]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; inta            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rd'                                                                                                                                                                            ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 76.50 MHz ( period = 13.072 ns )               ; icw1[1]    ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 1.631 ns                ;
; N/A   ; 79.50 MHz ( period = 12.578 ns )               ; icw1[0]    ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; 80.19 MHz ( period = 12.470 ns )               ; icw1[0]    ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; 80.61 MHz ( period = 12.406 ns )               ; icw1[1]    ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; 80.67 MHz ( period = 12.396 ns )               ; icw1[1]    ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; 81.55 MHz ( period = 12.262 ns )               ; icw1[1]    ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 83.35 MHz ( period = 11.998 ns )               ; icw1[0]    ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; 87.87 MHz ( period = 11.380 ns )               ; icw1[0]    ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; 219.01 MHz ( period = 4.566 ns )               ; edge1[0]   ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 219.83 MHz ( period = 4.549 ns )               ; edge1[1]   ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; 223.56 MHz ( period = 4.473 ns )               ; edge1[0]   ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 228.78 MHz ( period = 4.371 ns )               ; edge1[1]   ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; 228.89 MHz ( period = 4.369 ns )               ; edge1[1]   ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; 232.94 MHz ( period = 4.293 ns )               ; edge1[0]   ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; 236.52 MHz ( period = 4.228 ns )               ; edge1[0]   ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; 241.72 MHz ( period = 4.137 ns )               ; edge1[1]   ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; 291.29 MHz ( period = 3.433 ns )               ; state.0001 ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 299.31 MHz ( period = 3.341 ns )               ; state.0001 ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; 319.39 MHz ( period = 3.131 ns )               ; state.0100 ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; state.0001 ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; state.0100 ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 2.381 ns                ;
; N/A   ; 351.37 MHz ( period = 2.846 ns )               ; state.0101 ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 362.45 MHz ( period = 2.759 ns )               ; state.0010 ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 367.38 MHz ( period = 2.722 ns )               ; state.0011 ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 2.152 ns                ;
; N/A   ; 367.78 MHz ( period = 2.719 ns )               ; state.0100 ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; 370.78 MHz ( period = 2.697 ns )               ; state.0100 ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; 379.36 MHz ( period = 2.636 ns )               ; state.0101 ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 379.36 MHz ( period = 2.636 ns )               ; state.0101 ; state.0001 ; rd         ; rd       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 379.65 MHz ( period = 2.634 ns )               ; state.0101 ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; 383.14 MHz ( period = 2.610 ns )               ; state.0001 ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; 393.39 MHz ( period = 2.542 ns )               ; state.0011 ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; 393.55 MHz ( period = 2.541 ns )               ; state.0101 ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; 412.20 MHz ( period = 2.426 ns )               ; state.0010 ; state.0100 ; rd         ; rd       ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; 413.05 MHz ( period = 2.421 ns )               ; state.0010 ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; 424.81 MHz ( period = 2.354 ns )               ; state.0010 ; state.0011 ; rd         ; rd       ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; 432.90 MHz ( period = 2.310 ns )               ; state.0011 ; state.0010 ; rd         ; rd       ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; 437.06 MHz ( period = 2.288 ns )               ; state.0011 ; state.0101 ; rd         ; rd       ; None                        ; None                      ; 1.718 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state.0001 ; state.0001 ; rd         ; rd       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[1]     ; rd         ; rd       ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[2]     ; rd         ; rd       ; None                        ; None                      ; 2.384 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[0]     ; rd         ; rd       ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[1]     ; rd         ; rd       ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[0]   ; edge1[1]   ; rd         ; rd       ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[2]     ; rd         ; rd       ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[0]     ; rd         ; rd       ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[1]   ; edge1[1]   ; rd         ; rd       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[0]   ; edge1[0]   ; rd         ; rd       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[0]     ; rd         ; rd       ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[6]      ; pri[0]     ; rd         ; rd       ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[1]     ; rd         ; rd       ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[2]     ; rd         ; rd       ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[0]     ; rd         ; rd       ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[1]     ; rd         ; rd       ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[2]     ; rd         ; rd       ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[1]     ; rd         ; rd       ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[0]     ; rd         ; rd       ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[0]     ; rd         ; rd       ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[2]     ; rd         ; rd       ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[0]     ; rd         ; rd       ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[2]     ; rd         ; rd       ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[1]     ; rd         ; rd       ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[1]     ; rd         ; rd       ; None                        ; None                      ; 1.437 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'wr'                                                                                                                                                                            ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 76.84 MHz ( period = 13.014 ns )               ; icw1[1]    ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 1.631 ns                ;
; N/A   ; 79.87 MHz ( period = 12.520 ns )               ; icw1[0]    ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; 80.57 MHz ( period = 12.412 ns )               ; icw1[0]    ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; 80.98 MHz ( period = 12.348 ns )               ; icw1[1]    ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; 81.05 MHz ( period = 12.338 ns )               ; icw1[1]    ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; 81.94 MHz ( period = 12.204 ns )               ; icw1[1]    ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 83.75 MHz ( period = 11.940 ns )               ; icw1[0]    ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; 88.32 MHz ( period = 11.322 ns )               ; icw1[0]    ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; 220.41 MHz ( period = 4.537 ns )               ; edge1[0]   ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 221.24 MHz ( period = 4.520 ns )               ; edge1[1]   ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; 225.02 MHz ( period = 4.444 ns )               ; edge1[0]   ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 230.31 MHz ( period = 4.342 ns )               ; edge1[1]   ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; 230.41 MHz ( period = 4.340 ns )               ; edge1[1]   ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; 234.52 MHz ( period = 4.264 ns )               ; edge1[0]   ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; 238.15 MHz ( period = 4.199 ns )               ; edge1[0]   ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns )               ; edge1[1]   ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; 293.77 MHz ( period = 3.404 ns )               ; state.0001 ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 301.93 MHz ( period = 3.312 ns )               ; state.0001 ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; 322.37 MHz ( period = 3.102 ns )               ; state.0100 ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 338.87 MHz ( period = 2.951 ns )               ; state.0001 ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 342.23 MHz ( period = 2.922 ns )               ; state.0100 ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 2.381 ns                ;
; N/A   ; 354.99 MHz ( period = 2.817 ns )               ; state.0101 ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns )               ; state.0010 ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 371.33 MHz ( period = 2.693 ns )               ; state.0011 ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 2.152 ns                ;
; N/A   ; 371.75 MHz ( period = 2.690 ns )               ; state.0100 ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; state.0100 ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; 383.58 MHz ( period = 2.607 ns )               ; state.0101 ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 383.58 MHz ( period = 2.607 ns )               ; state.0101 ; state.0001 ; wr         ; wr       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 383.88 MHz ( period = 2.605 ns )               ; state.0101 ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; 387.45 MHz ( period = 2.581 ns )               ; state.0001 ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; 397.93 MHz ( period = 2.513 ns )               ; state.0011 ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; 398.09 MHz ( period = 2.512 ns )               ; state.0101 ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; 417.19 MHz ( period = 2.397 ns )               ; state.0010 ; state.0100 ; wr         ; wr       ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; 418.06 MHz ( period = 2.392 ns )               ; state.0010 ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; 430.11 MHz ( period = 2.325 ns )               ; state.0010 ; state.0011 ; wr         ; wr       ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; 438.40 MHz ( period = 2.281 ns )               ; state.0011 ; state.0010 ; wr         ; wr       ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; 442.67 MHz ( period = 2.259 ns )               ; state.0011 ; state.0101 ; wr         ; wr       ; None                        ; None                      ; 1.718 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state.0001 ; state.0001 ; wr         ; wr       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[1]     ; wr         ; wr       ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[2]     ; wr         ; wr       ; None                        ; None                      ; 2.384 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[0]     ; wr         ; wr       ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[1]     ; wr         ; wr       ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[0]   ; edge1[1]   ; wr         ; wr       ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[2]     ; wr         ; wr       ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[0]     ; wr         ; wr       ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[1]   ; edge1[1]   ; wr         ; wr       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[0]   ; edge1[0]   ; wr         ; wr       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[0]     ; wr         ; wr       ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[6]      ; pri[0]     ; wr         ; wr       ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[1]     ; wr         ; wr       ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[2]     ; wr         ; wr       ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[0]     ; wr         ; wr       ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[1]     ; wr         ; wr       ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[2]     ; wr         ; wr       ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[1]     ; wr         ; wr       ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[0]     ; wr         ; wr       ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[0]     ; wr         ; wr       ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[2]     ; wr         ; wr       ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[0]     ; wr         ; wr       ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[2]     ; wr         ; wr       ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[1]     ; wr         ; wr       ; None                        ; None                      ; 1.645 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'a0'                                                                                                                                                                            ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 75.91 MHz ( period = 13.174 ns )               ; icw1[1]    ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 1.631 ns                ;
; N/A   ; 78.86 MHz ( period = 12.680 ns )               ; icw1[0]    ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; 79.54 MHz ( period = 12.572 ns )               ; icw1[0]    ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; 79.95 MHz ( period = 12.508 ns )               ; icw1[1]    ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; 80.01 MHz ( period = 12.498 ns )               ; icw1[1]    ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; 80.88 MHz ( period = 12.364 ns )               ; icw1[1]    ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 82.64 MHz ( period = 12.100 ns )               ; icw1[0]    ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; 87.09 MHz ( period = 11.482 ns )               ; icw1[0]    ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; 216.59 MHz ( period = 4.617 ns )               ; edge1[0]   ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 217.39 MHz ( period = 4.600 ns )               ; edge1[1]   ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns )               ; edge1[0]   ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 226.14 MHz ( period = 4.422 ns )               ; edge1[1]   ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; 226.24 MHz ( period = 4.420 ns )               ; edge1[1]   ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns )               ; edge1[0]   ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; 233.70 MHz ( period = 4.279 ns )               ; edge1[0]   ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; 238.78 MHz ( period = 4.188 ns )               ; edge1[1]   ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; 287.03 MHz ( period = 3.484 ns )               ; state.0001 ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 294.81 MHz ( period = 3.392 ns )               ; state.0001 ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; 314.27 MHz ( period = 3.182 ns )               ; state.0100 ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 329.92 MHz ( period = 3.031 ns )               ; state.0001 ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 333.11 MHz ( period = 3.002 ns )               ; state.0100 ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 2.381 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns )               ; state.0101 ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 355.87 MHz ( period = 2.810 ns )               ; state.0010 ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 360.62 MHz ( period = 2.773 ns )               ; state.0011 ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 2.152 ns                ;
; N/A   ; 361.01 MHz ( period = 2.770 ns )               ; state.0100 ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; 363.90 MHz ( period = 2.748 ns )               ; state.0100 ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; 372.16 MHz ( period = 2.687 ns )               ; state.0101 ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 372.16 MHz ( period = 2.687 ns )               ; state.0101 ; state.0001 ; a0         ; a0       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 372.44 MHz ( period = 2.685 ns )               ; state.0101 ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; 375.80 MHz ( period = 2.661 ns )               ; state.0001 ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; 385.65 MHz ( period = 2.593 ns )               ; state.0011 ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; 385.80 MHz ( period = 2.592 ns )               ; state.0101 ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; 403.71 MHz ( period = 2.477 ns )               ; state.0010 ; state.0100 ; a0         ; a0       ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; 404.53 MHz ( period = 2.472 ns )               ; state.0010 ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; 415.80 MHz ( period = 2.405 ns )               ; state.0010 ; state.0011 ; a0         ; a0       ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; 423.55 MHz ( period = 2.361 ns )               ; state.0011 ; state.0010 ; a0         ; a0       ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; 427.53 MHz ( period = 2.339 ns )               ; state.0011 ; state.0101 ; a0         ; a0       ; None                        ; None                      ; 1.718 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state.0001 ; state.0001 ; a0         ; a0       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[1]     ; a0         ; a0       ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[2]     ; a0         ; a0       ; None                        ; None                      ; 2.384 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[0]     ; a0         ; a0       ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[1]     ; a0         ; a0       ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[2]     ; a0         ; a0       ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[0]   ; edge1[1]   ; a0         ; a0       ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[0]     ; a0         ; a0       ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[1]   ; edge1[1]   ; a0         ; a0       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[0]   ; edge1[0]   ; a0         ; a0       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[0]     ; a0         ; a0       ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[6]      ; pri[0]     ; a0         ; a0       ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[1]     ; a0         ; a0       ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[2]     ; a0         ; a0       ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[0]     ; a0         ; a0       ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[1]     ; a0         ; a0       ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[2]     ; a0         ; a0       ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[1]     ; a0         ; a0       ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[0]     ; a0         ; a0       ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[0]     ; a0         ; a0       ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[2]     ; a0         ; a0       ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[0]     ; a0         ; a0       ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[2]     ; a0         ; a0       ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[1]     ; a0         ; a0       ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[1]     ; a0         ; a0       ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[2]     ; a0         ; a0       ; None                        ; None                      ; 1.222 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cs'                                                                                                                                                                            ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 76.01 MHz ( period = 13.156 ns )               ; icw1[1]    ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 1.631 ns                ;
; N/A   ; 78.98 MHz ( period = 12.662 ns )               ; icw1[0]    ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; 79.66 MHz ( period = 12.554 ns )               ; icw1[0]    ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; 80.06 MHz ( period = 12.490 ns )               ; icw1[1]    ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; 80.13 MHz ( period = 12.480 ns )               ; icw1[1]    ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; 81.00 MHz ( period = 12.346 ns )               ; icw1[1]    ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; 82.77 MHz ( period = 12.082 ns )               ; icw1[0]    ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; 87.23 MHz ( period = 11.464 ns )               ; icw1[0]    ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; 217.01 MHz ( period = 4.608 ns )               ; edge1[0]   ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 217.82 MHz ( period = 4.591 ns )               ; edge1[1]   ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 2.157 ns                ;
; N/A   ; 221.48 MHz ( period = 4.515 ns )               ; edge1[0]   ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; 226.60 MHz ( period = 4.413 ns )               ; edge1[1]   ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; 226.71 MHz ( period = 4.411 ns )               ; edge1[1]   ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; 230.68 MHz ( period = 4.335 ns )               ; edge1[0]   ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 1.901 ns                ;
; N/A   ; 234.19 MHz ( period = 4.270 ns )               ; edge1[0]   ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 1.836 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns )               ; edge1[1]   ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; 287.77 MHz ( period = 3.475 ns )               ; state.0001 ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 2.863 ns                ;
; N/A   ; 295.60 MHz ( period = 3.383 ns )               ; state.0001 ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; state.0100 ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 2.561 ns                ;
; N/A   ; 330.91 MHz ( period = 3.022 ns )               ; state.0001 ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 334.11 MHz ( period = 2.993 ns )               ; state.0100 ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 2.381 ns                ;
; N/A   ; 346.26 MHz ( period = 2.888 ns )               ; state.0101 ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 357.02 MHz ( period = 2.801 ns )               ; state.0010 ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 2.189 ns                ;
; N/A   ; 361.79 MHz ( period = 2.764 ns )               ; state.0011 ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 2.152 ns                ;
; N/A   ; 362.19 MHz ( period = 2.761 ns )               ; state.0100 ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; state.0100 ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 2.127 ns                ;
; N/A   ; 373.41 MHz ( period = 2.678 ns )               ; state.0101 ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 373.41 MHz ( period = 2.678 ns )               ; state.0101 ; state.0001 ; cs         ; cs       ; None                        ; None                      ; 2.066 ns                ;
; N/A   ; 373.69 MHz ( period = 2.676 ns )               ; state.0101 ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; 377.07 MHz ( period = 2.652 ns )               ; state.0001 ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; 387.00 MHz ( period = 2.584 ns )               ; state.0011 ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; 387.15 MHz ( period = 2.583 ns )               ; state.0101 ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; 405.19 MHz ( period = 2.468 ns )               ; state.0010 ; state.0100 ; cs         ; cs       ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; 406.01 MHz ( period = 2.463 ns )               ; state.0010 ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; 417.36 MHz ( period = 2.396 ns )               ; state.0010 ; state.0011 ; cs         ; cs       ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; 425.17 MHz ( period = 2.352 ns )               ; state.0011 ; state.0010 ; cs         ; cs       ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; 429.18 MHz ( period = 2.330 ns )               ; state.0011 ; state.0101 ; cs         ; cs       ; None                        ; None                      ; 1.718 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; state.0001 ; state.0001 ; cs         ; cs       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[1]     ; cs         ; cs       ; None                        ; None                      ; 2.533 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[2]     ; cs         ; cs       ; None                        ; None                      ; 2.384 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[3]      ; pri[0]     ; cs         ; cs       ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[1]     ; cs         ; cs       ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[2]     ; cs         ; cs       ; None                        ; None                      ; 2.163 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[0]   ; edge1[1]   ; cs         ; cs       ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[0]     ; cs         ; cs       ; None                        ; None                      ; 2.059 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[1]   ; edge1[1]   ; cs         ; cs       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; edge1[0]   ; edge1[0]   ; cs         ; cs       ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[0]     ; cs         ; cs       ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[6]      ; pri[0]     ; cs         ; cs       ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[4]      ; pri[1]     ; cs         ; cs       ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[2]     ; cs         ; cs       ; None                        ; None                      ; 1.915 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[0]     ; cs         ; cs       ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[1]     ; cs         ; cs       ; None                        ; None                      ; 1.795 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[2]      ; pri[2]     ; cs         ; cs       ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[1]     ; cs         ; cs       ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[1]      ; pri[0]     ; cs         ; cs       ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[0]     ; cs         ; cs       ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[5]      ; pri[2]     ; cs         ; cs       ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[0]     ; cs         ; cs       ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[2]     ; cs         ; cs       ; None                        ; None                      ; 1.397 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[0]      ; pri[1]     ; cs         ; cs       ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; er[7]      ; pri[1]     ; cs         ; cs       ; None                        ; None                      ; 1.437 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'inta'                                                                                                                                                                ;
+-------+----------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; flag1.00_792 ; flag1.01_782 ; inta       ; inta     ; None                        ; None                      ; 1.072 ns                ;
+-------+----------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'reset'                                                                                                                                                               ;
+-------+----------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 418.24 MHz ( period = 2.391 ns ) ; flag1.00_792 ; flag1.01_782 ; reset      ; reset    ; None                        ; None                      ; 1.072 ns                ;
+-------+----------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'rd'                                                                                                                                                       ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[1] ; rd         ; rd       ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[2] ; rd         ; rd       ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[2] ; rd         ; rd       ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[2] ; rd         ; rd       ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[1] ; rd         ; rd       ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[1] ; rd         ; rd       ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[2] ; rd         ; rd       ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[0] ; rd         ; rd       ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[2] ; rd         ; rd       ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[0] ; rd         ; rd       ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[0] ; rd         ; rd       ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[2] ; rd         ; rd       ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[1] ; rd         ; rd       ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[0] ; rd         ; rd       ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[1] ; rd         ; rd       ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[1] ; rd         ; rd       ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[0] ; rd         ; rd       ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[0] ; rd         ; rd       ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[2] ; rd         ; rd       ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[0] ; rd         ; rd       ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[2] ; rd         ; rd       ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[1] ; rd         ; rd       ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[0] ; rd         ; rd       ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[1] ; rd         ; rd       ; None                       ; None                       ; 2.533 ns                 ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'wr'                                                                                                                                                       ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[1] ; wr         ; wr       ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[2] ; wr         ; wr       ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[2] ; wr         ; wr       ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[2] ; wr         ; wr       ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[1] ; wr         ; wr       ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[1] ; wr         ; wr       ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[2] ; wr         ; wr       ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[0] ; wr         ; wr       ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[2] ; wr         ; wr       ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[0] ; wr         ; wr       ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[0] ; wr         ; wr       ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[2] ; wr         ; wr       ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[1] ; wr         ; wr       ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[0] ; wr         ; wr       ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[1] ; wr         ; wr       ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[1] ; wr         ; wr       ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[0] ; wr         ; wr       ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[0] ; wr         ; wr       ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[2] ; wr         ; wr       ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[0] ; wr         ; wr       ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[2] ; wr         ; wr       ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[1] ; wr         ; wr       ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[0] ; wr         ; wr       ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[1] ; wr         ; wr       ; None                       ; None                       ; 2.533 ns                 ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'a0'                                                                                                                                                                ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From       ; To         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; er[6]      ; pri[1]     ; a0         ; a0       ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6]      ; pri[2]     ; a0         ; a0       ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4]      ; pri[2]     ; a0         ; a0       ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7]      ; pri[2]     ; a0         ; a0       ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7]      ; pri[1]     ; a0         ; a0       ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0]      ; pri[1]     ; a0         ; a0       ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5]      ; pri[2]     ; a0         ; a0       ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7]      ; pri[0]     ; a0         ; a0       ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2]      ; pri[2]     ; a0         ; a0       ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5]      ; pri[0]     ; a0         ; a0       ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1]      ; pri[0]     ; a0         ; a0       ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0]      ; pri[2]     ; a0         ; a0       ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5]      ; pri[1]     ; a0         ; a0       ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2]      ; pri[0]     ; a0         ; a0       ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2]      ; pri[1]     ; a0         ; a0       ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4]      ; pri[1]     ; a0         ; a0       ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6]      ; pri[0]     ; a0         ; a0       ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0]      ; pri[0]     ; a0         ; a0       ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1]      ; pri[2]     ; a0         ; a0       ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4]      ; pri[0]     ; a0         ; a0       ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3]      ; pri[2]     ; a0         ; a0       ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1]      ; pri[1]     ; a0         ; a0       ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3]      ; pri[0]     ; a0         ; a0       ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3]      ; pri[1]     ; a0         ; a0       ; None                       ; None                       ; 2.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.0101 ; state.0101 ; a0         ; a0       ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.0001 ; state.0001 ; a0         ; a0       ; None                       ; None                       ; 0.407 ns                 ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'cs'                                                                                                                                                                ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From       ; To         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; er[6]      ; pri[1]     ; cs         ; cs       ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6]      ; pri[2]     ; cs         ; cs       ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4]      ; pri[2]     ; cs         ; cs       ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7]      ; pri[2]     ; cs         ; cs       ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7]      ; pri[1]     ; cs         ; cs       ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0]      ; pri[1]     ; cs         ; cs       ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5]      ; pri[2]     ; cs         ; cs       ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7]      ; pri[0]     ; cs         ; cs       ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2]      ; pri[2]     ; cs         ; cs       ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5]      ; pri[0]     ; cs         ; cs       ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1]      ; pri[0]     ; cs         ; cs       ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0]      ; pri[2]     ; cs         ; cs       ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5]      ; pri[1]     ; cs         ; cs       ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2]      ; pri[0]     ; cs         ; cs       ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2]      ; pri[1]     ; cs         ; cs       ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4]      ; pri[1]     ; cs         ; cs       ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6]      ; pri[0]     ; cs         ; cs       ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0]      ; pri[0]     ; cs         ; cs       ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1]      ; pri[2]     ; cs         ; cs       ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4]      ; pri[0]     ; cs         ; cs       ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3]      ; pri[2]     ; cs         ; cs       ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1]      ; pri[1]     ; cs         ; cs       ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3]      ; pri[0]     ; cs         ; cs       ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3]      ; pri[1]     ; cs         ; cs       ; None                       ; None                       ; 2.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.0101 ; state.0101 ; cs         ; cs       ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; state.0001 ; state.0001 ; cs         ; cs       ; None                       ; None                       ; 0.407 ns                 ;
+------------------------------------------+------------+------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'datain[3]'                                                                                                                                                 ;
+------------------------------------------+-------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[1] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[2] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[2] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[2] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[1] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[1] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[2] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[0] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[2] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[0] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[0] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[2] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[1] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[0] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[1] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[1] ; datain[3]  ; datain[3] ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[0] ; datain[3]  ; datain[3] ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[0] ; datain[3]  ; datain[3] ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[2] ; datain[3]  ; datain[3] ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[0] ; datain[3]  ; datain[3] ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[2] ; datain[3]  ; datain[3] ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[1] ; datain[3]  ; datain[3] ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[0] ; datain[3]  ; datain[3] ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[1] ; datain[3]  ; datain[3] ; None                       ; None                       ; 2.533 ns                 ;
+------------------------------------------+-------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'datain[4]'                                                                                                                                                 ;
+------------------------------------------+-------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To     ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[1] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[2] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[2] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[2] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[1] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[1] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[2] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[0] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[2] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[0] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[0] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[2] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[1] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[0] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[1] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[1] ; datain[4]  ; datain[4] ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[0] ; datain[4]  ; datain[4] ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[0] ; datain[4]  ; datain[4] ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[2] ; datain[4]  ; datain[4] ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[0] ; datain[4]  ; datain[4] ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[2] ; datain[4]  ; datain[4] ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[1] ; datain[4]  ; datain[4] ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[0] ; datain[4]  ; datain[4] ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[1] ; datain[4]  ; datain[4] ; None                       ; None                       ; 2.533 ns                 ;
+------------------------------------------+-------+--------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'inta'                                                                                                                                                     ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[1] ; inta       ; inta     ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[2] ; inta       ; inta     ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[2] ; inta       ; inta     ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[2] ; inta       ; inta     ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[1] ; inta       ; inta     ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[1] ; inta       ; inta     ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[2] ; inta       ; inta     ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[0] ; inta       ; inta     ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[2] ; inta       ; inta     ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[0] ; inta       ; inta     ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[0] ; inta       ; inta     ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[2] ; inta       ; inta     ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[1] ; inta       ; inta     ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[0] ; inta       ; inta     ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[1] ; inta       ; inta     ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[1] ; inta       ; inta     ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[0] ; inta       ; inta     ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[0] ; inta       ; inta     ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[2] ; inta       ; inta     ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[0] ; inta       ; inta     ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[2] ; inta       ; inta     ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[1] ; inta       ; inta     ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[0] ; inta       ; inta     ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[1] ; inta       ; inta     ; None                       ; None                       ; 2.533 ns                 ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'reset'                                                                                                                                                    ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From  ; To     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[1] ; reset      ; reset    ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[2] ; reset      ; reset    ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[2] ; reset      ; reset    ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[2] ; reset      ; reset    ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[1] ; reset      ; reset    ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[1] ; reset      ; reset    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[2] ; reset      ; reset    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[7] ; pri[0] ; reset      ; reset    ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[2] ; reset      ; reset    ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[0] ; reset      ; reset    ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[0] ; reset      ; reset    ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[2] ; reset      ; reset    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[5] ; pri[1] ; reset      ; reset    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[0] ; reset      ; reset    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[2] ; pri[1] ; reset      ; reset    ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[1] ; reset      ; reset    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[6] ; pri[0] ; reset      ; reset    ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[0] ; pri[0] ; reset      ; reset    ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[2] ; reset      ; reset    ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[4] ; pri[0] ; reset      ; reset    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[2] ; reset      ; reset    ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[1] ; pri[1] ; reset      ; reset    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[0] ; reset      ; reset    ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; er[3] ; pri[1] ; reset      ; reset    ; None                       ; None                       ; 2.533 ns                 ;
+------------------------------------------+-------+--------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From      ; To         ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+------------+-----------+
; N/A                                     ; None                                                ; 4.669 ns   ; code[0]   ; er[6]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.655 ns   ; datain[5] ; ocw2[5]    ; datain[3] ;
; N/A                                     ; None                                                ; 4.603 ns   ; datain[4] ; state.0100 ; rd        ;
; N/A                                     ; None                                                ; 4.593 ns   ; code[1]   ; er[6]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.586 ns   ; code[0]   ; er[6]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.572 ns   ; datain[5] ; ocw2[5]    ; datain[4] ;
; N/A                                     ; None                                                ; 4.545 ns   ; code[2]   ; er[6]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.540 ns   ; datain[4] ; state.0100 ; wr        ;
; N/A                                     ; None                                                ; 4.532 ns   ; code[0]   ; er[3]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.522 ns   ; code[0]   ; er[0]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.510 ns   ; code[1]   ; er[6]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.484 ns   ; code[0]   ; er[1]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.462 ns   ; code[2]   ; er[6]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.449 ns   ; code[0]   ; er[3]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.439 ns   ; code[0]   ; er[0]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.423 ns   ; code[1]   ; er[3]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.407 ns   ; code[2]   ; er[0]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.403 ns   ; code[1]   ; er[0]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.401 ns   ; code[0]   ; er[1]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.397 ns   ; datain[4] ; state.0100 ; cs        ;
; N/A                                     ; None                                                ; 4.393 ns   ; datain[4] ; state.0011 ; rd        ;
; N/A                                     ; None                                                ; 4.393 ns   ; datain[4] ; state.0001 ; rd        ;
; N/A                                     ; None                                                ; 4.391 ns   ; datain[4] ; state.0101 ; rd        ;
; N/A                                     ; None                                                ; 4.379 ns   ; code[2]   ; er[3]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.366 ns   ; datain[4] ; state.0100 ; a0        ;
; N/A                                     ; None                                                ; 4.340 ns   ; code[1]   ; er[3]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.330 ns   ; datain[4] ; state.0011 ; wr        ;
; N/A                                     ; None                                                ; 4.330 ns   ; datain[4] ; state.0001 ; wr        ;
; N/A                                     ; None                                                ; 4.329 ns   ; code[1]   ; er[1]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.329 ns   ; code[0]   ; er[6]      ; inta      ;
; N/A                                     ; None                                                ; 4.328 ns   ; datain[4] ; state.0101 ; wr        ;
; N/A                                     ; None                                                ; 4.324 ns   ; code[2]   ; er[0]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.324 ns   ; code[2]   ; er[1]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.324 ns   ; code[0]   ; er[6]      ; reset     ;
; N/A                                     ; None                                                ; 4.320 ns   ; code[1]   ; er[0]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.298 ns   ; datain[4] ; state.0010 ; rd        ;
; N/A                                     ; None                                                ; 4.296 ns   ; code[2]   ; er[3]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.253 ns   ; code[1]   ; er[6]      ; inta      ;
; N/A                                     ; None                                                ; 4.248 ns   ; code[1]   ; er[6]      ; reset     ;
; N/A                                     ; None                                                ; 4.246 ns   ; code[1]   ; er[1]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.241 ns   ; code[2]   ; er[1]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.237 ns   ; code[0]   ; er[7]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.235 ns   ; datain[4] ; state.0010 ; wr        ;
; N/A                                     ; None                                                ; 4.225 ns   ; datain[7] ; ocw2[7]    ; datain[3] ;
; N/A                                     ; None                                                ; 4.205 ns   ; code[2]   ; er[6]      ; inta      ;
; N/A                                     ; None                                                ; 4.200 ns   ; code[2]   ; er[6]      ; reset     ;
; N/A                                     ; None                                                ; 4.192 ns   ; code[0]   ; er[3]      ; inta      ;
; N/A                                     ; None                                                ; 4.187 ns   ; datain[4] ; state.0011 ; cs        ;
; N/A                                     ; None                                                ; 4.187 ns   ; datain[4] ; state.0001 ; cs        ;
; N/A                                     ; None                                                ; 4.187 ns   ; code[0]   ; er[3]      ; reset     ;
; N/A                                     ; None                                                ; 4.185 ns   ; datain[4] ; state.0101 ; cs        ;
; N/A                                     ; None                                                ; 4.182 ns   ; code[0]   ; er[0]      ; inta      ;
; N/A                                     ; None                                                ; 4.177 ns   ; code[0]   ; er[0]      ; reset     ;
; N/A                                     ; None                                                ; 4.156 ns   ; datain[4] ; state.0011 ; a0        ;
; N/A                                     ; None                                                ; 4.156 ns   ; datain[4] ; state.0001 ; a0        ;
; N/A                                     ; None                                                ; 4.154 ns   ; datain[4] ; state.0101 ; a0        ;
; N/A                                     ; None                                                ; 4.154 ns   ; code[0]   ; er[7]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.144 ns   ; code[0]   ; er[1]      ; inta      ;
; N/A                                     ; None                                                ; 4.142 ns   ; datain[7] ; ocw2[7]    ; datain[4] ;
; N/A                                     ; None                                                ; 4.142 ns   ; code[0]   ; er[5]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.139 ns   ; code[0]   ; er[1]      ; reset     ;
; N/A                                     ; None                                                ; 4.126 ns   ; code[1]   ; er[7]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.092 ns   ; datain[4] ; state.0010 ; cs        ;
; N/A                                     ; None                                                ; 4.083 ns   ; code[1]   ; er[3]      ; inta      ;
; N/A                                     ; None                                                ; 4.078 ns   ; code[1]   ; er[3]      ; reset     ;
; N/A                                     ; None                                                ; 4.074 ns   ; code[2]   ; er[7]      ; datain[3] ;
; N/A                                     ; None                                                ; 4.067 ns   ; code[2]   ; er[0]      ; inta      ;
; N/A                                     ; None                                                ; 4.063 ns   ; code[1]   ; er[0]      ; inta      ;
; N/A                                     ; None                                                ; 4.062 ns   ; code[2]   ; er[0]      ; reset     ;
; N/A                                     ; None                                                ; 4.061 ns   ; datain[4] ; state.0010 ; a0        ;
; N/A                                     ; None                                                ; 4.059 ns   ; code[0]   ; er[5]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.058 ns   ; code[1]   ; er[0]      ; reset     ;
; N/A                                     ; None                                                ; 4.043 ns   ; code[1]   ; er[7]      ; datain[4] ;
; N/A                                     ; None                                                ; 4.039 ns   ; code[2]   ; er[3]      ; inta      ;
; N/A                                     ; None                                                ; 4.034 ns   ; code[2]   ; er[3]      ; reset     ;
; N/A                                     ; None                                                ; 3.991 ns   ; code[2]   ; er[7]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.989 ns   ; code[1]   ; er[5]      ; datain[3] ;
; N/A                                     ; None                                                ; 3.989 ns   ; code[1]   ; er[1]      ; inta      ;
; N/A                                     ; None                                                ; 3.984 ns   ; code[2]   ; er[1]      ; inta      ;
; N/A                                     ; None                                                ; 3.984 ns   ; code[1]   ; er[1]      ; reset     ;
; N/A                                     ; None                                                ; 3.982 ns   ; code[2]   ; er[5]      ; datain[3] ;
; N/A                                     ; None                                                ; 3.979 ns   ; code[2]   ; er[1]      ; reset     ;
; N/A                                     ; None                                                ; 3.919 ns   ; code[0]   ; er[2]      ; datain[3] ;
; N/A                                     ; None                                                ; 3.907 ns   ; code[0]   ; er[4]      ; datain[3] ;
; N/A                                     ; None                                                ; 3.906 ns   ; code[1]   ; er[5]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.899 ns   ; code[2]   ; er[5]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.897 ns   ; code[0]   ; er[7]      ; inta      ;
; N/A                                     ; None                                                ; 3.892 ns   ; code[0]   ; er[7]      ; reset     ;
; N/A                                     ; None                                                ; 3.843 ns   ; code[1]   ; er[2]      ; datain[3] ;
; N/A                                     ; None                                                ; 3.836 ns   ; code[0]   ; er[2]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.824 ns   ; code[0]   ; er[4]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.802 ns   ; code[0]   ; er[5]      ; inta      ;
; N/A                                     ; None                                                ; 3.797 ns   ; code[0]   ; er[5]      ; reset     ;
; N/A                                     ; None                                                ; 3.794 ns   ; code[2]   ; er[2]      ; datain[3] ;
; N/A                                     ; None                                                ; 3.792 ns   ; code[2]   ; er[4]      ; datain[3] ;
; N/A                                     ; None                                                ; 3.786 ns   ; code[1]   ; er[7]      ; inta      ;
; N/A                                     ; None                                                ; 3.786 ns   ; code[1]   ; er[4]      ; datain[3] ;
; N/A                                     ; None                                                ; 3.781 ns   ; code[1]   ; er[7]      ; reset     ;
; N/A                                     ; None                                                ; 3.760 ns   ; code[1]   ; er[2]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.734 ns   ; code[2]   ; er[7]      ; inta      ;
; N/A                                     ; None                                                ; 3.729 ns   ; code[2]   ; er[7]      ; reset     ;
; N/A                                     ; None                                                ; 3.723 ns   ; code[0]   ; er[6]      ; rd        ;
; N/A                                     ; None                                                ; 3.720 ns   ; datain[1] ; icw4[1]    ; rd        ;
; N/A                                     ; None                                                ; 3.711 ns   ; code[2]   ; er[2]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.709 ns   ; code[2]   ; er[4]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.709 ns   ; datain[5] ; ocw2[5]    ; rd        ;
; N/A                                     ; None                                                ; 3.703 ns   ; code[1]   ; er[4]      ; datain[4] ;
; N/A                                     ; None                                                ; 3.686 ns   ; datain[1] ; icw4[1]    ; wr        ;
; N/A                                     ; None                                                ; 3.660 ns   ; code[0]   ; er[6]      ; wr        ;
; N/A                                     ; None                                                ; 3.649 ns   ; code[1]   ; er[5]      ; inta      ;
; N/A                                     ; None                                                ; 3.647 ns   ; code[1]   ; er[6]      ; rd        ;
; N/A                                     ; None                                                ; 3.646 ns   ; datain[5] ; ocw2[5]    ; wr        ;
; N/A                                     ; None                                                ; 3.644 ns   ; code[1]   ; er[5]      ; reset     ;
; N/A                                     ; None                                                ; 3.642 ns   ; code[2]   ; er[5]      ; inta      ;
; N/A                                     ; None                                                ; 3.637 ns   ; code[2]   ; er[5]      ; reset     ;
; N/A                                     ; None                                                ; 3.599 ns   ; code[2]   ; er[6]      ; rd        ;
; N/A                                     ; None                                                ; 3.586 ns   ; code[0]   ; er[3]      ; rd        ;
; N/A                                     ; None                                                ; 3.584 ns   ; code[1]   ; er[6]      ; wr        ;
; N/A                                     ; None                                                ; 3.579 ns   ; code[0]   ; er[2]      ; inta      ;
; N/A                                     ; None                                                ; 3.576 ns   ; code[0]   ; er[0]      ; rd        ;
; N/A                                     ; None                                                ; 3.574 ns   ; code[0]   ; er[2]      ; reset     ;
; N/A                                     ; None                                                ; 3.567 ns   ; code[0]   ; er[4]      ; inta      ;
; N/A                                     ; None                                                ; 3.562 ns   ; code[0]   ; er[4]      ; reset     ;
; N/A                                     ; None                                                ; 3.538 ns   ; code[0]   ; er[1]      ; rd        ;
; N/A                                     ; None                                                ; 3.536 ns   ; code[2]   ; er[6]      ; wr        ;
; N/A                                     ; None                                                ; 3.523 ns   ; code[0]   ; er[3]      ; wr        ;
; N/A                                     ; None                                                ; 3.517 ns   ; code[0]   ; er[6]      ; cs        ;
; N/A                                     ; None                                                ; 3.513 ns   ; code[0]   ; er[0]      ; wr        ;
; N/A                                     ; None                                                ; 3.503 ns   ; code[1]   ; er[2]      ; inta      ;
; N/A                                     ; None                                                ; 3.503 ns   ; datain[5] ; ocw2[5]    ; cs        ;
; N/A                                     ; None                                                ; 3.498 ns   ; code[1]   ; er[2]      ; reset     ;
; N/A                                     ; None                                                ; 3.486 ns   ; code[0]   ; er[6]      ; a0        ;
; N/A                                     ; None                                                ; 3.477 ns   ; code[1]   ; er[3]      ; rd        ;
; N/A                                     ; None                                                ; 3.475 ns   ; code[0]   ; er[1]      ; wr        ;
; N/A                                     ; None                                                ; 3.472 ns   ; datain[1] ; icw4[1]    ; cs        ;
; N/A                                     ; None                                                ; 3.472 ns   ; datain[5] ; ocw2[5]    ; a0        ;
; N/A                                     ; None                                                ; 3.461 ns   ; code[2]   ; er[0]      ; rd        ;
; N/A                                     ; None                                                ; 3.457 ns   ; code[1]   ; er[0]      ; rd        ;
; N/A                                     ; None                                                ; 3.454 ns   ; code[2]   ; er[2]      ; inta      ;
; N/A                                     ; None                                                ; 3.452 ns   ; code[2]   ; er[4]      ; inta      ;
; N/A                                     ; None                                                ; 3.449 ns   ; code[2]   ; er[2]      ; reset     ;
; N/A                                     ; None                                                ; 3.447 ns   ; code[2]   ; er[4]      ; reset     ;
; N/A                                     ; None                                                ; 3.446 ns   ; code[1]   ; er[4]      ; inta      ;
; N/A                                     ; None                                                ; 3.441 ns   ; code[1]   ; er[6]      ; cs        ;
; N/A                                     ; None                                                ; 3.441 ns   ; code[1]   ; er[4]      ; reset     ;
; N/A                                     ; None                                                ; 3.433 ns   ; code[2]   ; er[3]      ; rd        ;
; N/A                                     ; None                                                ; 3.432 ns   ; datain[1] ; icw4[1]    ; a0        ;
; N/A                                     ; None                                                ; 3.414 ns   ; code[1]   ; er[3]      ; wr        ;
; N/A                                     ; None                                                ; 3.410 ns   ; code[1]   ; er[6]      ; a0        ;
; N/A                                     ; None                                                ; 3.398 ns   ; code[2]   ; er[0]      ; wr        ;
; N/A                                     ; None                                                ; 3.394 ns   ; code[1]   ; er[0]      ; wr        ;
; N/A                                     ; None                                                ; 3.393 ns   ; code[2]   ; er[6]      ; cs        ;
; N/A                                     ; None                                                ; 3.383 ns   ; code[1]   ; er[1]      ; rd        ;
; N/A                                     ; None                                                ; 3.380 ns   ; code[0]   ; er[3]      ; cs        ;
; N/A                                     ; None                                                ; 3.378 ns   ; code[2]   ; er[1]      ; rd        ;
; N/A                                     ; None                                                ; 3.370 ns   ; code[2]   ; er[3]      ; wr        ;
; N/A                                     ; None                                                ; 3.370 ns   ; code[0]   ; er[0]      ; cs        ;
; N/A                                     ; None                                                ; 3.362 ns   ; code[2]   ; er[6]      ; a0        ;
; N/A                                     ; None                                                ; 3.349 ns   ; code[0]   ; er[3]      ; a0        ;
; N/A                                     ; None                                                ; 3.339 ns   ; code[0]   ; er[0]      ; a0        ;
; N/A                                     ; None                                                ; 3.332 ns   ; code[0]   ; er[1]      ; cs        ;
; N/A                                     ; None                                                ; 3.320 ns   ; code[1]   ; er[1]      ; wr        ;
; N/A                                     ; None                                                ; 3.315 ns   ; code[2]   ; er[1]      ; wr        ;
; N/A                                     ; None                                                ; 3.301 ns   ; code[0]   ; er[1]      ; a0        ;
; N/A                                     ; None                                                ; 3.291 ns   ; code[0]   ; er[7]      ; rd        ;
; N/A                                     ; None                                                ; 3.279 ns   ; datain[7] ; ocw2[7]    ; rd        ;
; N/A                                     ; None                                                ; 3.271 ns   ; code[1]   ; er[3]      ; cs        ;
; N/A                                     ; None                                                ; 3.255 ns   ; code[2]   ; er[0]      ; cs        ;
; N/A                                     ; None                                                ; 3.251 ns   ; code[1]   ; er[0]      ; cs        ;
; N/A                                     ; None                                                ; 3.240 ns   ; code[1]   ; er[3]      ; a0        ;
; N/A                                     ; None                                                ; 3.228 ns   ; code[0]   ; er[7]      ; wr        ;
; N/A                                     ; None                                                ; 3.227 ns   ; code[2]   ; er[3]      ; cs        ;
; N/A                                     ; None                                                ; 3.224 ns   ; code[2]   ; er[0]      ; a0        ;
; N/A                                     ; None                                                ; 3.220 ns   ; code[1]   ; er[0]      ; a0        ;
; N/A                                     ; None                                                ; 3.216 ns   ; datain[7] ; ocw2[7]    ; wr        ;
; N/A                                     ; None                                                ; 3.196 ns   ; code[2]   ; er[3]      ; a0        ;
; N/A                                     ; None                                                ; 3.196 ns   ; code[0]   ; er[5]      ; rd        ;
; N/A                                     ; None                                                ; 3.180 ns   ; code[1]   ; er[7]      ; rd        ;
; N/A                                     ; None                                                ; 3.177 ns   ; code[1]   ; er[1]      ; cs        ;
; N/A                                     ; None                                                ; 3.172 ns   ; code[2]   ; er[1]      ; cs        ;
; N/A                                     ; None                                                ; 3.146 ns   ; code[1]   ; er[1]      ; a0        ;
; N/A                                     ; None                                                ; 3.141 ns   ; code[2]   ; er[1]      ; a0        ;
; N/A                                     ; None                                                ; 3.133 ns   ; code[0]   ; er[5]      ; wr        ;
; N/A                                     ; None                                                ; 3.128 ns   ; code[2]   ; er[7]      ; rd        ;
; N/A                                     ; None                                                ; 3.117 ns   ; code[1]   ; er[7]      ; wr        ;
; N/A                                     ; None                                                ; 3.085 ns   ; code[0]   ; er[7]      ; cs        ;
; N/A                                     ; None                                                ; 3.073 ns   ; datain[7] ; ocw2[7]    ; cs        ;
; N/A                                     ; None                                                ; 3.065 ns   ; code[2]   ; er[7]      ; wr        ;
; N/A                                     ; None                                                ; 3.054 ns   ; code[0]   ; er[7]      ; a0        ;
; N/A                                     ; None                                                ; 3.043 ns   ; code[1]   ; er[5]      ; rd        ;
; N/A                                     ; None                                                ; 3.042 ns   ; datain[7] ; ocw2[7]    ; a0        ;
; N/A                                     ; None                                                ; 3.036 ns   ; code[2]   ; er[5]      ; rd        ;
; N/A                                     ; None                                                ; 2.990 ns   ; code[0]   ; er[5]      ; cs        ;
; N/A                                     ; None                                                ; 2.980 ns   ; code[1]   ; er[5]      ; wr        ;
; N/A                                     ; None                                                ; 2.974 ns   ; code[1]   ; er[7]      ; cs        ;
; N/A                                     ; None                                                ; 2.973 ns   ; code[2]   ; er[5]      ; wr        ;
; N/A                                     ; None                                                ; 2.973 ns   ; code[0]   ; er[2]      ; rd        ;
; N/A                                     ; None                                                ; 2.961 ns   ; code[0]   ; er[4]      ; rd        ;
; N/A                                     ; None                                                ; 2.959 ns   ; code[0]   ; er[5]      ; a0        ;
; N/A                                     ; None                                                ; 2.943 ns   ; code[1]   ; er[7]      ; a0        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;           ;            ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From         ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------+------------+
; N/A                                     ; None                                                ; 18.301 ns  ; pri[0]       ; sp[0]         ; a0         ;
; N/A                                     ; None                                                ; 18.261 ns  ; pri[0]       ; sp[0]         ; cs         ;
; N/A                                     ; None                                                ; 18.094 ns  ; pri[1]       ; sp[1]         ; a0         ;
; N/A                                     ; None                                                ; 18.054 ns  ; pri[1]       ; sp[1]         ; cs         ;
; N/A                                     ; None                                                ; 18.047 ns  ; pri[0]       ; sp[0]         ; wr         ;
; N/A                                     ; None                                                ; 18.013 ns  ; pri[0]       ; sp[0]         ; rd         ;
; N/A                                     ; None                                                ; 17.980 ns  ; pri[2]       ; sp[2]         ; a0         ;
; N/A                                     ; None                                                ; 17.940 ns  ; pri[2]       ; sp[2]         ; cs         ;
; N/A                                     ; None                                                ; 17.840 ns  ; pri[1]       ; sp[1]         ; wr         ;
; N/A                                     ; None                                                ; 17.806 ns  ; pri[1]       ; sp[1]         ; rd         ;
; N/A                                     ; None                                                ; 17.726 ns  ; pri[2]       ; sp[2]         ; wr         ;
; N/A                                     ; None                                                ; 17.692 ns  ; pri[2]       ; sp[2]         ; rd         ;
; N/A                                     ; None                                                ; 16.258 ns  ; icw2[6]      ; dataout[6]    ; a0         ;
; N/A                                     ; None                                                ; 16.218 ns  ; icw2[6]      ; dataout[6]    ; cs         ;
; N/A                                     ; None                                                ; 16.004 ns  ; icw2[6]      ; dataout[6]    ; wr         ;
; N/A                                     ; None                                                ; 16.002 ns  ; ocw1[3]      ; busdataout[3] ; a0         ;
; N/A                                     ; None                                                ; 15.970 ns  ; icw2[6]      ; dataout[6]    ; rd         ;
; N/A                                     ; None                                                ; 15.962 ns  ; ocw1[3]      ; busdataout[3] ; cs         ;
; N/A                                     ; None                                                ; 15.748 ns  ; ocw1[3]      ; busdataout[3] ; wr         ;
; N/A                                     ; None                                                ; 15.734 ns  ; ocw1[4]      ; busdataout[4] ; a0         ;
; N/A                                     ; None                                                ; 15.714 ns  ; ocw1[3]      ; busdataout[3] ; rd         ;
; N/A                                     ; None                                                ; 15.694 ns  ; ocw1[4]      ; busdataout[4] ; cs         ;
; N/A                                     ; None                                                ; 15.480 ns  ; ocw1[4]      ; busdataout[4] ; wr         ;
; N/A                                     ; None                                                ; 15.446 ns  ; ocw1[4]      ; busdataout[4] ; rd         ;
; N/A                                     ; None                                                ; 15.242 ns  ; ocw3[1]      ; dataout[0]    ; a0         ;
; N/A                                     ; None                                                ; 15.202 ns  ; ocw3[1]      ; dataout[0]    ; cs         ;
; N/A                                     ; None                                                ; 15.137 ns  ; pri[0]       ; sp[0]         ; datain[4]  ;
; N/A                                     ; None                                                ; 15.054 ns  ; pri[0]       ; sp[0]         ; datain[3]  ;
; N/A                                     ; None                                                ; 15.046 ns  ; ocw3[1]      ; dataout[2]    ; a0         ;
; N/A                                     ; None                                                ; 15.024 ns  ; ocw3[1]      ; dataout[6]    ; a0         ;
; N/A                                     ; None                                                ; 15.006 ns  ; ocw3[1]      ; dataout[2]    ; cs         ;
; N/A                                     ; None                                                ; 14.988 ns  ; ocw3[1]      ; dataout[0]    ; wr         ;
; N/A                                     ; None                                                ; 14.984 ns  ; ocw3[1]      ; dataout[6]    ; cs         ;
; N/A                                     ; None                                                ; 14.984 ns  ; ocw3[1]      ; dataout[3]    ; a0         ;
; N/A                                     ; None                                                ; 14.954 ns  ; ocw3[1]      ; dataout[0]    ; rd         ;
; N/A                                     ; None                                                ; 14.944 ns  ; ocw3[1]      ; dataout[3]    ; cs         ;
; N/A                                     ; None                                                ; 14.930 ns  ; pri[1]       ; sp[1]         ; datain[4]  ;
; N/A                                     ; None                                                ; 14.855 ns  ; icw2[3]      ; dataout[3]    ; a0         ;
; N/A                                     ; None                                                ; 14.847 ns  ; pri[1]       ; sp[1]         ; datain[3]  ;
; N/A                                     ; None                                                ; 14.816 ns  ; pri[2]       ; sp[2]         ; datain[4]  ;
; N/A                                     ; None                                                ; 14.815 ns  ; icw2[3]      ; dataout[3]    ; cs         ;
; N/A                                     ; None                                                ; 14.792 ns  ; ocw3[1]      ; dataout[2]    ; wr         ;
; N/A                                     ; None                                                ; 14.782 ns  ; ocw3[1]      ; dataout[7]    ; a0         ;
; N/A                                     ; None                                                ; 14.778 ns  ; ocw3[1]      ; dataout[5]    ; a0         ;
; N/A                                     ; None                                                ; 14.770 ns  ; ocw3[1]      ; dataout[6]    ; wr         ;
; N/A                                     ; None                                                ; 14.759 ns  ; ocw3[1]      ; dataout[4]    ; a0         ;
; N/A                                     ; None                                                ; 14.758 ns  ; ocw3[1]      ; dataout[2]    ; rd         ;
; N/A                                     ; None                                                ; 14.742 ns  ; ocw3[1]      ; dataout[7]    ; cs         ;
; N/A                                     ; None                                                ; 14.738 ns  ; ocw3[1]      ; dataout[5]    ; cs         ;
; N/A                                     ; None                                                ; 14.736 ns  ; ocw3[1]      ; dataout[6]    ; rd         ;
; N/A                                     ; None                                                ; 14.733 ns  ; pri[2]       ; sp[2]         ; datain[3]  ;
; N/A                                     ; None                                                ; 14.730 ns  ; ocw3[1]      ; dataout[3]    ; wr         ;
; N/A                                     ; None                                                ; 14.719 ns  ; ocw3[1]      ; dataout[4]    ; cs         ;
; N/A                                     ; None                                                ; 14.717 ns  ; ocw3[1]      ; dataout[1]    ; a0         ;
; N/A                                     ; None                                                ; 14.696 ns  ; ocw3[1]      ; dataout[3]    ; rd         ;
; N/A                                     ; None                                                ; 14.696 ns  ; pri[0]       ; sp[0]         ; reset      ;
; N/A                                     ; None                                                ; 14.691 ns  ; pri[0]       ; sp[0]         ; inta       ;
; N/A                                     ; None                                                ; 14.677 ns  ; ocw3[1]      ; dataout[1]    ; cs         ;
; N/A                                     ; None                                                ; 14.663 ns  ; icw2[4]      ; dataout[4]    ; a0         ;
; N/A                                     ; None                                                ; 14.623 ns  ; icw2[4]      ; dataout[4]    ; cs         ;
; N/A                                     ; None                                                ; 14.601 ns  ; icw2[3]      ; dataout[3]    ; wr         ;
; N/A                                     ; None                                                ; 14.567 ns  ; icw2[3]      ; dataout[3]    ; rd         ;
; N/A                                     ; None                                                ; 14.528 ns  ; ocw3[1]      ; dataout[7]    ; wr         ;
; N/A                                     ; None                                                ; 14.524 ns  ; ocw3[1]      ; dataout[5]    ; wr         ;
; N/A                                     ; None                                                ; 14.505 ns  ; ocw3[1]      ; dataout[4]    ; wr         ;
; N/A                                     ; None                                                ; 14.494 ns  ; ocw3[1]      ; dataout[7]    ; rd         ;
; N/A                                     ; None                                                ; 14.490 ns  ; ocw3[1]      ; dataout[5]    ; rd         ;
; N/A                                     ; None                                                ; 14.489 ns  ; pri[1]       ; sp[1]         ; reset      ;
; N/A                                     ; None                                                ; 14.484 ns  ; pri[1]       ; sp[1]         ; inta       ;
; N/A                                     ; None                                                ; 14.471 ns  ; ocw3[1]      ; dataout[4]    ; rd         ;
; N/A                                     ; None                                                ; 14.463 ns  ; ocw3[1]      ; dataout[1]    ; wr         ;
; N/A                                     ; None                                                ; 14.429 ns  ; ocw3[1]      ; dataout[1]    ; rd         ;
; N/A                                     ; None                                                ; 14.409 ns  ; icw2[4]      ; dataout[4]    ; wr         ;
; N/A                                     ; None                                                ; 14.375 ns  ; icw2[4]      ; dataout[4]    ; rd         ;
; N/A                                     ; None                                                ; 14.375 ns  ; pri[2]       ; sp[2]         ; reset      ;
; N/A                                     ; None                                                ; 14.370 ns  ; pri[2]       ; sp[2]         ; inta       ;
; N/A                                     ; None                                                ; 14.218 ns  ; icw2[7]      ; dataout[7]    ; a0         ;
; N/A                                     ; None                                                ; 14.178 ns  ; icw2[7]      ; dataout[7]    ; cs         ;
; N/A                                     ; None                                                ; 14.136 ns  ; icw2[5]      ; dataout[5]    ; a0         ;
; N/A                                     ; None                                                ; 14.096 ns  ; icw2[5]      ; dataout[5]    ; cs         ;
; N/A                                     ; None                                                ; 13.964 ns  ; icw2[7]      ; dataout[7]    ; wr         ;
; N/A                                     ; None                                                ; 13.930 ns  ; icw2[7]      ; dataout[7]    ; rd         ;
; N/A                                     ; None                                                ; 13.927 ns  ; ocw3[0]      ; rd_isr        ; a0         ;
; N/A                                     ; None                                                ; 13.909 ns  ; ocw1[5]      ; busdataout[5] ; a0         ;
; N/A                                     ; None                                                ; 13.902 ns  ; flag1.01_782 ; dataout[0]    ; reset      ;
; N/A                                     ; None                                                ; 13.897 ns  ; flag1.01_782 ; dataout[0]    ; inta       ;
; N/A                                     ; None                                                ; 13.887 ns  ; ocw3[0]      ; rd_isr        ; cs         ;
; N/A                                     ; None                                                ; 13.882 ns  ; icw2[5]      ; dataout[5]    ; wr         ;
; N/A                                     ; None                                                ; 13.869 ns  ; ocw1[5]      ; busdataout[5] ; cs         ;
; N/A                                     ; None                                                ; 13.848 ns  ; icw2[5]      ; dataout[5]    ; rd         ;
; N/A                                     ; None                                                ; 13.788 ns  ; ocw1[7]      ; busdataout[7] ; a0         ;
; N/A                                     ; None                                                ; 13.748 ns  ; ocw1[7]      ; busdataout[7] ; cs         ;
; N/A                                     ; None                                                ; 13.744 ns  ; ocw1[6]      ; busdataout[6] ; a0         ;
; N/A                                     ; None                                                ; 13.723 ns  ; ocw1[0]      ; busdataout[0] ; a0         ;
; N/A                                     ; None                                                ; 13.705 ns  ; flag1.01_782 ; dataout[2]    ; reset      ;
; N/A                                     ; None                                                ; 13.704 ns  ; ocw1[6]      ; busdataout[6] ; cs         ;
; N/A                                     ; None                                                ; 13.700 ns  ; flag1.01_782 ; dataout[2]    ; inta       ;
; N/A                                     ; None                                                ; 13.683 ns  ; ocw1[0]      ; busdataout[0] ; cs         ;
; N/A                                     ; None                                                ; 13.677 ns  ; ocw3[0]      ; rd_irr        ; a0         ;
; N/A                                     ; None                                                ; 13.673 ns  ; ocw3[0]      ; rd_isr        ; wr         ;
; N/A                                     ; None                                                ; 13.664 ns  ; flag1.01_782 ; dataout[6]    ; reset      ;
; N/A                                     ; None                                                ; 13.659 ns  ; flag1.01_782 ; dataout[6]    ; inta       ;
; N/A                                     ; None                                                ; 13.655 ns  ; ocw1[5]      ; busdataout[5] ; wr         ;
; N/A                                     ; None                                                ; 13.639 ns  ; ocw3[0]      ; rd_isr        ; rd         ;
; N/A                                     ; None                                                ; 13.637 ns  ; ocw3[0]      ; rd_irr        ; cs         ;
; N/A                                     ; None                                                ; 13.621 ns  ; ocw1[5]      ; busdataout[5] ; rd         ;
; N/A                                     ; None                                                ; 13.621 ns  ; flag1.01_782 ; dataout[3]    ; reset      ;
; N/A                                     ; None                                                ; 13.616 ns  ; flag1.01_782 ; dataout[3]    ; inta       ;
; N/A                                     ; None                                                ; 13.534 ns  ; ocw1[7]      ; busdataout[7] ; wr         ;
; N/A                                     ; None                                                ; 13.500 ns  ; ocw1[7]      ; busdataout[7] ; rd         ;
; N/A                                     ; None                                                ; 13.490 ns  ; ocw1[6]      ; busdataout[6] ; wr         ;
; N/A                                     ; None                                                ; 13.481 ns  ; ocw1[2]      ; busdataout[2] ; a0         ;
; N/A                                     ; None                                                ; 13.469 ns  ; ocw1[0]      ; busdataout[0] ; wr         ;
; N/A                                     ; None                                                ; 13.469 ns  ; ocw3[5]      ; sm            ; a0         ;
; N/A                                     ; None                                                ; 13.456 ns  ; ocw1[6]      ; busdataout[6] ; rd         ;
; N/A                                     ; None                                                ; 13.441 ns  ; ocw1[2]      ; busdataout[2] ; cs         ;
; N/A                                     ; None                                                ; 13.435 ns  ; ocw1[0]      ; busdataout[0] ; rd         ;
; N/A                                     ; None                                                ; 13.433 ns  ; flag1.01_782 ; dataout[5]    ; reset      ;
; N/A                                     ; None                                                ; 13.429 ns  ; ocw3[5]      ; sm            ; cs         ;
; N/A                                     ; None                                                ; 13.428 ns  ; flag1.01_782 ; dataout[5]    ; inta       ;
; N/A                                     ; None                                                ; 13.423 ns  ; flag1.01_782 ; dataout[7]    ; reset      ;
; N/A                                     ; None                                                ; 13.423 ns  ; ocw3[0]      ; rd_irr        ; wr         ;
; N/A                                     ; None                                                ; 13.418 ns  ; flag1.01_782 ; dataout[7]    ; inta       ;
; N/A                                     ; None                                                ; 13.402 ns  ; ocw3[1]      ; rd_isr        ; a0         ;
; N/A                                     ; None                                                ; 13.398 ns  ; flag1.01_782 ; dataout[4]    ; reset      ;
; N/A                                     ; None                                                ; 13.393 ns  ; flag1.01_782 ; dataout[4]    ; inta       ;
; N/A                                     ; None                                                ; 13.389 ns  ; ocw3[0]      ; rd_irr        ; rd         ;
; N/A                                     ; None                                                ; 13.378 ns  ; flag1.01_782 ; dataout[1]    ; reset      ;
; N/A                                     ; None                                                ; 13.373 ns  ; flag1.01_782 ; dataout[1]    ; inta       ;
; N/A                                     ; None                                                ; 13.362 ns  ; ocw3[1]      ; rd_isr        ; cs         ;
; N/A                                     ; None                                                ; 13.344 ns  ; ocw1[1]      ; busdataout[1] ; a0         ;
; N/A                                     ; None                                                ; 13.304 ns  ; ocw1[1]      ; busdataout[1] ; cs         ;
; N/A                                     ; None                                                ; 13.227 ns  ; ocw1[2]      ; busdataout[2] ; wr         ;
; N/A                                     ; None                                                ; 13.215 ns  ; ocw3[5]      ; sm            ; wr         ;
; N/A                                     ; None                                                ; 13.193 ns  ; ocw1[2]      ; busdataout[2] ; rd         ;
; N/A                                     ; None                                                ; 13.181 ns  ; ocw3[5]      ; sm            ; rd         ;
; N/A                                     ; None                                                ; 13.174 ns  ; er[6]        ; setzero[6]    ; a0         ;
; N/A                                     ; None                                                ; 13.163 ns  ; ocw3[1]      ; rd_irr        ; a0         ;
; N/A                                     ; None                                                ; 13.148 ns  ; ocw3[1]      ; rd_isr        ; wr         ;
; N/A                                     ; None                                                ; 13.134 ns  ; er[6]        ; setzero[6]    ; cs         ;
; N/A                                     ; None                                                ; 13.124 ns  ; er[6]        ; eor[6]        ; a0         ;
; N/A                                     ; None                                                ; 13.123 ns  ; ocw3[1]      ; rd_irr        ; cs         ;
; N/A                                     ; None                                                ; 13.114 ns  ; ocw3[1]      ; rd_isr        ; rd         ;
; N/A                                     ; None                                                ; 13.090 ns  ; ocw1[1]      ; busdataout[1] ; wr         ;
; N/A                                     ; None                                                ; 13.084 ns  ; er[6]        ; eor[6]        ; cs         ;
; N/A                                     ; None                                                ; 13.056 ns  ; ocw1[1]      ; busdataout[1] ; rd         ;
; N/A                                     ; None                                                ; 13.037 ns  ; ocw3[6]      ; sm            ; a0         ;
; N/A                                     ; None                                                ; 13.009 ns  ; icw1[3]      ; Itim          ; a0         ;
; N/A                                     ; None                                                ; 12.997 ns  ; ocw3[6]      ; sm            ; cs         ;
; N/A                                     ; None                                                ; 12.969 ns  ; icw1[3]      ; Itim          ; cs         ;
; N/A                                     ; None                                                ; 12.920 ns  ; er[6]        ; setzero[6]    ; wr         ;
; N/A                                     ; None                                                ; 12.909 ns  ; ocw3[1]      ; rd_irr        ; wr         ;
; N/A                                     ; None                                                ; 12.886 ns  ; er[6]        ; setzero[6]    ; rd         ;
; N/A                                     ; None                                                ; 12.875 ns  ; ocw3[1]      ; rd_irr        ; rd         ;
; N/A                                     ; None                                                ; 12.870 ns  ; er[6]        ; eor[6]        ; wr         ;
; N/A                                     ; None                                                ; 12.836 ns  ; er[6]        ; eor[6]        ; rd         ;
; N/A                                     ; None                                                ; 12.783 ns  ; er[3]        ; setzero[3]    ; a0         ;
; N/A                                     ; None                                                ; 12.783 ns  ; ocw3[6]      ; sm            ; wr         ;
; N/A                                     ; None                                                ; 12.755 ns  ; icw1[3]      ; Itim          ; wr         ;
; N/A                                     ; None                                                ; 12.753 ns  ; er[3]        ; eor[3]        ; a0         ;
; N/A                                     ; None                                                ; 12.749 ns  ; ocw3[6]      ; sm            ; rd         ;
; N/A                                     ; None                                                ; 12.743 ns  ; er[3]        ; setzero[3]    ; cs         ;
; N/A                                     ; None                                                ; 12.742 ns  ; ocw3[1]      ; dataout[0]    ; datain[4]  ;
; N/A                                     ; None                                                ; 12.721 ns  ; icw1[3]      ; Itim          ; rd         ;
; N/A                                     ; None                                                ; 12.713 ns  ; er[3]        ; eor[3]        ; cs         ;
; N/A                                     ; None                                                ; 12.627 ns  ; ocw3[1]      ; dataout[0]    ; datain[3]  ;
; N/A                                     ; None                                                ; 12.546 ns  ; ocw3[1]      ; dataout[2]    ; datain[4]  ;
; N/A                                     ; None                                                ; 12.535 ns  ; er[4]        ; setzero[4]    ; a0         ;
; N/A                                     ; None                                                ; 12.529 ns  ; er[3]        ; setzero[3]    ; wr         ;
; N/A                                     ; None                                                ; 12.524 ns  ; ocw3[1]      ; dataout[6]    ; datain[4]  ;
; N/A                                     ; None                                                ; 12.499 ns  ; er[3]        ; eor[3]        ; wr         ;
; N/A                                     ; None                                                ; 12.498 ns  ; er[2]        ; eor[2]        ; a0         ;
; N/A                                     ; None                                                ; 12.497 ns  ; er[4]        ; eor[4]        ; a0         ;
; N/A                                     ; None                                                ; 12.495 ns  ; er[4]        ; setzero[4]    ; cs         ;
; N/A                                     ; None                                                ; 12.495 ns  ; er[3]        ; setzero[3]    ; rd         ;
; N/A                                     ; None                                                ; 12.495 ns  ; er[2]        ; setzero[2]    ; a0         ;
; N/A                                     ; None                                                ; 12.484 ns  ; ocw3[1]      ; dataout[3]    ; datain[4]  ;
; N/A                                     ; None                                                ; 12.465 ns  ; er[3]        ; eor[3]        ; rd         ;
; N/A                                     ; None                                                ; 12.458 ns  ; er[2]        ; eor[2]        ; cs         ;
; N/A                                     ; None                                                ; 12.457 ns  ; er[4]        ; eor[4]        ; cs         ;
; N/A                                     ; None                                                ; 12.455 ns  ; er[2]        ; setzero[2]    ; cs         ;
; N/A                                     ; None                                                ; 12.431 ns  ; ocw3[1]      ; dataout[2]    ; datain[3]  ;
; N/A                                     ; None                                                ; 12.411 ns  ; er[5]        ; setzero[5]    ; a0         ;
; N/A                                     ; None                                                ; 12.409 ns  ; ocw3[1]      ; dataout[6]    ; datain[3]  ;
; N/A                                     ; None                                                ; 12.401 ns  ; er[5]        ; eor[5]        ; a0         ;
; N/A                                     ; None                                                ; 12.378 ns  ; er[7]        ; setzero[7]    ; a0         ;
; N/A                                     ; None                                                ; 12.371 ns  ; er[5]        ; setzero[5]    ; cs         ;
; N/A                                     ; None                                                ; 12.369 ns  ; ocw3[1]      ; dataout[3]    ; datain[3]  ;
; N/A                                     ; None                                                ; 12.361 ns  ; er[5]        ; eor[5]        ; cs         ;
; N/A                                     ; None                                                ; 12.338 ns  ; er[7]        ; setzero[7]    ; cs         ;
; N/A                                     ; None                                                ; 12.282 ns  ; ocw3[1]      ; dataout[7]    ; datain[4]  ;
; N/A                                     ; None                                                ; 12.281 ns  ; er[4]        ; setzero[4]    ; wr         ;
; N/A                                     ; None                                                ; 12.278 ns  ; ocw3[1]      ; dataout[5]    ; datain[4]  ;
; N/A                                     ; None                                                ; 12.259 ns  ; ocw3[1]      ; dataout[4]    ; datain[4]  ;
; N/A                                     ; None                                                ; 12.247 ns  ; er[4]        ; setzero[4]    ; rd         ;
; N/A                                     ; None                                                ; 12.244 ns  ; er[2]        ; eor[2]        ; wr         ;
; N/A                                     ; None                                                ; 12.243 ns  ; er[4]        ; eor[4]        ; wr         ;
; N/A                                     ; None                                                ; 12.241 ns  ; er[2]        ; setzero[2]    ; wr         ;
; N/A                                     ; None                                                ; 12.217 ns  ; ocw3[1]      ; dataout[1]    ; datain[4]  ;
; N/A                                     ; None                                                ; 12.210 ns  ; er[2]        ; eor[2]        ; rd         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------+------------+


+----------------------------------------------------------------------------+
; tpd                                                                        ;
+-------+-------------------+-----------------+--------------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To            ;
+-------+-------------------+-----------------+--------------+---------------+
; N/A   ; None              ; 13.275 ns       ; a0           ; rd_imr        ;
; N/A   ; None              ; 13.003 ns       ; a0           ; dataout[0]    ;
; N/A   ; None              ; 12.807 ns       ; a0           ; dataout[2]    ;
; N/A   ; None              ; 12.785 ns       ; a0           ; dataout[6]    ;
; N/A   ; None              ; 12.745 ns       ; a0           ; dataout[3]    ;
; N/A   ; None              ; 12.717 ns       ; rd           ; dataout[0]    ;
; N/A   ; None              ; 12.620 ns       ; wr           ; dataout[0]    ;
; N/A   ; None              ; 12.562 ns       ; cs           ; dataout[0]    ;
; N/A   ; None              ; 12.543 ns       ; a0           ; dataout[7]    ;
; N/A   ; None              ; 12.539 ns       ; a0           ; dataout[5]    ;
; N/A   ; None              ; 12.521 ns       ; rd           ; dataout[2]    ;
; N/A   ; None              ; 12.520 ns       ; a0           ; dataout[4]    ;
; N/A   ; None              ; 12.499 ns       ; rd           ; dataout[6]    ;
; N/A   ; None              ; 12.478 ns       ; a0           ; dataout[1]    ;
; N/A   ; None              ; 12.459 ns       ; rd           ; dataout[3]    ;
; N/A   ; None              ; 12.424 ns       ; wr           ; dataout[2]    ;
; N/A   ; None              ; 12.402 ns       ; wr           ; dataout[6]    ;
; N/A   ; None              ; 12.366 ns       ; cs           ; dataout[2]    ;
; N/A   ; None              ; 12.362 ns       ; wr           ; dataout[3]    ;
; N/A   ; None              ; 12.344 ns       ; cs           ; dataout[6]    ;
; N/A   ; None              ; 12.304 ns       ; cs           ; dataout[3]    ;
; N/A   ; None              ; 12.257 ns       ; rd           ; dataout[7]    ;
; N/A   ; None              ; 12.253 ns       ; rd           ; dataout[5]    ;
; N/A   ; None              ; 12.234 ns       ; rd           ; dataout[4]    ;
; N/A   ; None              ; 12.192 ns       ; rd           ; dataout[1]    ;
; N/A   ; None              ; 12.171 ns       ; a0           ; rd_isr        ;
; N/A   ; None              ; 12.160 ns       ; wr           ; dataout[7]    ;
; N/A   ; None              ; 12.156 ns       ; wr           ; dataout[5]    ;
; N/A   ; None              ; 12.137 ns       ; wr           ; dataout[4]    ;
; N/A   ; None              ; 12.102 ns       ; cs           ; dataout[7]    ;
; N/A   ; None              ; 12.098 ns       ; cs           ; dataout[5]    ;
; N/A   ; None              ; 12.095 ns       ; wr           ; dataout[1]    ;
; N/A   ; None              ; 12.079 ns       ; cs           ; dataout[4]    ;
; N/A   ; None              ; 12.037 ns       ; cs           ; dataout[1]    ;
; N/A   ; None              ; 11.926 ns       ; a0           ; rd_irr        ;
; N/A   ; None              ; 11.871 ns       ; rd           ; rd_imr        ;
; N/A   ; None              ; 11.767 ns       ; wr           ; rd_imr        ;
; N/A   ; None              ; 11.716 ns       ; cs           ; rd_imr        ;
; N/A   ; None              ; 11.173 ns       ; rd           ; rd_isr        ;
; N/A   ; None              ; 11.133 ns       ; code[2]      ; dataout[2]    ;
; N/A   ; None              ; 11.076 ns       ; wr           ; rd_isr        ;
; N/A   ; None              ; 11.018 ns       ; cs           ; rd_isr        ;
; N/A   ; None              ; 10.928 ns       ; rd           ; rd_irr        ;
; N/A   ; None              ; 10.831 ns       ; wr           ; rd_irr        ;
; N/A   ; None              ; 10.789 ns       ; busdatain[5] ; dataout[5]    ;
; N/A   ; None              ; 10.778 ns       ; code[1]      ; dataout[1]    ;
; N/A   ; None              ; 10.773 ns       ; cs           ; rd_irr        ;
; N/A   ; None              ; 10.690 ns       ; code[0]      ; dataout[0]    ;
; N/A   ; None              ; 10.499 ns       ; busdatain[6] ; dataout[6]    ;
; N/A   ; None              ; 10.380 ns       ; busdatain[2] ; dataout[2]    ;
; N/A   ; None              ; 10.348 ns       ; busdatain[0] ; dataout[0]    ;
; N/A   ; None              ; 10.084 ns       ; a0           ; busdataout[4] ;
; N/A   ; None              ; 10.072 ns       ; busdatain[3] ; dataout[3]    ;
; N/A   ; None              ; 10.044 ns       ; cs           ; busdataout[4] ;
; N/A   ; None              ; 9.918 ns        ; a0           ; busdataout[3] ;
; N/A   ; None              ; 9.908 ns        ; busdatain[4] ; dataout[4]    ;
; N/A   ; None              ; 9.900 ns        ; busdatain[7] ; dataout[7]    ;
; N/A   ; None              ; 9.878 ns        ; cs           ; busdataout[3] ;
; N/A   ; None              ; 9.830 ns        ; wr           ; busdataout[4] ;
; N/A   ; None              ; 9.826 ns        ; busdatain[1] ; dataout[1]    ;
; N/A   ; None              ; 9.796 ns        ; rd           ; busdataout[4] ;
; N/A   ; None              ; 9.664 ns        ; wr           ; busdataout[3] ;
; N/A   ; None              ; 9.630 ns        ; rd           ; busdataout[3] ;
; N/A   ; None              ; 9.163 ns        ; reset        ; dataout[0]    ;
; N/A   ; None              ; 9.158 ns        ; inta         ; dataout[0]    ;
; N/A   ; None              ; 8.966 ns        ; reset        ; dataout[2]    ;
; N/A   ; None              ; 8.961 ns        ; inta         ; dataout[2]    ;
; N/A   ; None              ; 8.925 ns        ; reset        ; dataout[6]    ;
; N/A   ; None              ; 8.920 ns        ; inta         ; dataout[6]    ;
; N/A   ; None              ; 8.882 ns        ; reset        ; dataout[3]    ;
; N/A   ; None              ; 8.877 ns        ; inta         ; dataout[3]    ;
; N/A   ; None              ; 8.694 ns        ; reset        ; dataout[5]    ;
; N/A   ; None              ; 8.689 ns        ; inta         ; dataout[5]    ;
; N/A   ; None              ; 8.684 ns        ; reset        ; dataout[7]    ;
; N/A   ; None              ; 8.679 ns        ; inta         ; dataout[7]    ;
; N/A   ; None              ; 8.659 ns        ; reset        ; dataout[4]    ;
; N/A   ; None              ; 8.654 ns        ; inta         ; dataout[4]    ;
; N/A   ; None              ; 8.639 ns        ; reset        ; dataout[1]    ;
; N/A   ; None              ; 8.634 ns        ; inta         ; dataout[1]    ;
; N/A   ; None              ; 8.088 ns        ; a0           ; busdataout[6] ;
; N/A   ; None              ; 8.071 ns        ; a0           ; busdataout[5] ;
; N/A   ; None              ; 8.048 ns        ; cs           ; busdataout[6] ;
; N/A   ; None              ; 8.031 ns        ; cs           ; busdataout[5] ;
; N/A   ; None              ; 7.955 ns        ; a0           ; busdataout[7] ;
; N/A   ; None              ; 7.915 ns        ; cs           ; busdataout[7] ;
; N/A   ; None              ; 7.834 ns        ; wr           ; busdataout[6] ;
; N/A   ; None              ; 7.824 ns        ; a0           ; busdataout[2] ;
; N/A   ; None              ; 7.823 ns        ; a0           ; busdataout[1] ;
; N/A   ; None              ; 7.817 ns        ; wr           ; busdataout[5] ;
; N/A   ; None              ; 7.800 ns        ; rd           ; busdataout[6] ;
; N/A   ; None              ; 7.784 ns        ; cs           ; busdataout[2] ;
; N/A   ; None              ; 7.783 ns        ; rd           ; busdataout[5] ;
; N/A   ; None              ; 7.783 ns        ; cs           ; busdataout[1] ;
; N/A   ; None              ; 7.701 ns        ; wr           ; busdataout[7] ;
; N/A   ; None              ; 7.667 ns        ; rd           ; busdataout[7] ;
; N/A   ; None              ; 7.589 ns        ; a0           ; busdataout[0] ;
; N/A   ; None              ; 7.580 ns        ; a0           ; wr_imr        ;
; N/A   ; None              ; 7.570 ns        ; wr           ; busdataout[2] ;
; N/A   ; None              ; 7.569 ns        ; wr           ; busdataout[1] ;
; N/A   ; None              ; 7.549 ns        ; cs           ; busdataout[0] ;
; N/A   ; None              ; 7.540 ns        ; cs           ; wr_imr        ;
; N/A   ; None              ; 7.536 ns        ; rd           ; busdataout[2] ;
; N/A   ; None              ; 7.535 ns        ; rd           ; busdataout[1] ;
; N/A   ; None              ; 7.335 ns        ; wr           ; busdataout[0] ;
; N/A   ; None              ; 7.326 ns        ; wr           ; wr_imr        ;
; N/A   ; None              ; 7.301 ns        ; rd           ; busdataout[0] ;
; N/A   ; None              ; 7.292 ns        ; rd           ; wr_imr        ;
; N/A   ; None              ; 6.930 ns        ; a0           ; clr_imr       ;
; N/A   ; None              ; 6.899 ns        ; cs           ; clr_imr       ;
; N/A   ; None              ; 6.756 ns        ; wr           ; clr_imr       ;
; N/A   ; None              ; 6.693 ns        ; rd           ; clr_imr       ;
+-------+-------------------+-----------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From      ; To         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+
; N/A                                     ; None                                                ; 3.409 ns  ; datain[5] ; icw2[5]    ; a0       ;
; N/A                                     ; None                                                ; 3.369 ns  ; datain[5] ; icw2[5]    ; cs       ;
; N/A                                     ; None                                                ; 3.362 ns  ; datain[3] ; icw2[3]    ; a0       ;
; N/A                                     ; None                                                ; 3.322 ns  ; datain[3] ; icw2[3]    ; cs       ;
; N/A                                     ; None                                                ; 3.155 ns  ; datain[5] ; icw2[5]    ; wr       ;
; N/A                                     ; None                                                ; 3.147 ns  ; datain[4] ; icw2[4]    ; a0       ;
; N/A                                     ; None                                                ; 3.124 ns  ; datain[6] ; icw2[6]    ; a0       ;
; N/A                                     ; None                                                ; 3.121 ns  ; datain[5] ; icw2[5]    ; rd       ;
; N/A                                     ; None                                                ; 3.108 ns  ; datain[3] ; icw2[3]    ; wr       ;
; N/A                                     ; None                                                ; 3.107 ns  ; datain[4] ; icw2[4]    ; cs       ;
; N/A                                     ; None                                                ; 3.084 ns  ; datain[6] ; icw2[6]    ; cs       ;
; N/A                                     ; None                                                ; 3.074 ns  ; datain[3] ; icw2[3]    ; rd       ;
; N/A                                     ; None                                                ; 2.893 ns  ; datain[4] ; icw2[4]    ; wr       ;
; N/A                                     ; None                                                ; 2.870 ns  ; datain[6] ; icw2[6]    ; wr       ;
; N/A                                     ; None                                                ; 2.859 ns  ; datain[4] ; icw2[4]    ; rd       ;
; N/A                                     ; None                                                ; 2.836 ns  ; datain[6] ; icw2[6]    ; rd       ;
; N/A                                     ; None                                                ; 2.632 ns  ; datain[3] ; icw1[3]    ; a0       ;
; N/A                                     ; None                                                ; 2.592 ns  ; datain[3] ; icw1[3]    ; cs       ;
; N/A                                     ; None                                                ; 2.584 ns  ; datain[6] ; ocw1[6]    ; a0       ;
; N/A                                     ; None                                                ; 2.550 ns  ; datain[3] ; ocw1[3]    ; a0       ;
; N/A                                     ; None                                                ; 2.544 ns  ; datain[6] ; ocw1[6]    ; cs       ;
; N/A                                     ; None                                                ; 2.510 ns  ; datain[3] ; ocw1[3]    ; cs       ;
; N/A                                     ; None                                                ; 2.486 ns  ; datain[1] ; icw1[1]    ; a0       ;
; N/A                                     ; None                                                ; 2.446 ns  ; datain[1] ; icw1[1]    ; cs       ;
; N/A                                     ; None                                                ; 2.378 ns  ; datain[3] ; icw1[3]    ; wr       ;
; N/A                                     ; None                                                ; 2.344 ns  ; datain[3] ; icw1[3]    ; rd       ;
; N/A                                     ; None                                                ; 2.338 ns  ; datain[7] ; icw2[7]    ; a0       ;
; N/A                                     ; None                                                ; 2.330 ns  ; datain[6] ; ocw1[6]    ; wr       ;
; N/A                                     ; None                                                ; 2.298 ns  ; datain[7] ; icw2[7]    ; cs       ;
; N/A                                     ; None                                                ; 2.296 ns  ; datain[3] ; ocw1[3]    ; wr       ;
; N/A                                     ; None                                                ; 2.296 ns  ; datain[6] ; ocw1[6]    ; rd       ;
; N/A                                     ; None                                                ; 2.287 ns  ; datain[1] ; ocw1[1]    ; a0       ;
; N/A                                     ; None                                                ; 2.262 ns  ; datain[3] ; ocw1[3]    ; rd       ;
; N/A                                     ; None                                                ; 2.247 ns  ; datain[1] ; ocw1[1]    ; cs       ;
; N/A                                     ; None                                                ; 2.232 ns  ; datain[1] ; icw1[1]    ; wr       ;
; N/A                                     ; None                                                ; 2.202 ns  ; datain[7] ; ocw1[7]    ; a0       ;
; N/A                                     ; None                                                ; 2.198 ns  ; datain[1] ; icw1[1]    ; rd       ;
; N/A                                     ; None                                                ; 2.162 ns  ; datain[7] ; ocw1[7]    ; cs       ;
; N/A                                     ; None                                                ; 2.119 ns  ; datain[6] ; ocw3[6]    ; a0       ;
; N/A                                     ; None                                                ; 2.084 ns  ; datain[7] ; icw2[7]    ; wr       ;
; N/A                                     ; None                                                ; 2.079 ns  ; datain[6] ; ocw3[6]    ; cs       ;
; N/A                                     ; None                                                ; 2.050 ns  ; datain[7] ; icw2[7]    ; rd       ;
; N/A                                     ; None                                                ; 2.039 ns  ; datain[0] ; icw1[0]    ; a0       ;
; N/A                                     ; None                                                ; 2.036 ns  ; datain[2] ; ocw1[2]    ; a0       ;
; N/A                                     ; None                                                ; 2.033 ns  ; datain[1] ; ocw1[1]    ; wr       ;
; N/A                                     ; None                                                ; 1.999 ns  ; datain[0] ; icw1[0]    ; cs       ;
; N/A                                     ; None                                                ; 1.999 ns  ; datain[1] ; ocw1[1]    ; rd       ;
; N/A                                     ; None                                                ; 1.996 ns  ; datain[2] ; ocw1[2]    ; cs       ;
; N/A                                     ; None                                                ; 1.965 ns  ; datain[4] ; ocw1[4]    ; a0       ;
; N/A                                     ; None                                                ; 1.958 ns  ; datain[5] ; ocw1[5]    ; a0       ;
; N/A                                     ; None                                                ; 1.948 ns  ; datain[7] ; ocw1[7]    ; wr       ;
; N/A                                     ; None                                                ; 1.925 ns  ; datain[4] ; ocw1[4]    ; cs       ;
; N/A                                     ; None                                                ; 1.918 ns  ; datain[5] ; ocw1[5]    ; cs       ;
; N/A                                     ; None                                                ; 1.914 ns  ; datain[7] ; ocw1[7]    ; rd       ;
; N/A                                     ; None                                                ; 1.865 ns  ; datain[6] ; ocw3[6]    ; wr       ;
; N/A                                     ; None                                                ; 1.831 ns  ; datain[6] ; ocw3[6]    ; rd       ;
; N/A                                     ; None                                                ; 1.801 ns  ; datain[1] ; ocw3[1]    ; a0       ;
; N/A                                     ; None                                                ; 1.785 ns  ; datain[0] ; icw1[0]    ; wr       ;
; N/A                                     ; None                                                ; 1.782 ns  ; datain[2] ; ocw1[2]    ; wr       ;
; N/A                                     ; None                                                ; 1.761 ns  ; datain[1] ; ocw3[1]    ; cs       ;
; N/A                                     ; None                                                ; 1.751 ns  ; datain[0] ; icw1[0]    ; rd       ;
; N/A                                     ; None                                                ; 1.748 ns  ; datain[2] ; ocw1[2]    ; rd       ;
; N/A                                     ; None                                                ; 1.736 ns  ; datain[0] ; ocw1[0]    ; a0       ;
; N/A                                     ; None                                                ; 1.711 ns  ; datain[4] ; ocw1[4]    ; wr       ;
; N/A                                     ; None                                                ; 1.704 ns  ; datain[5] ; ocw1[5]    ; wr       ;
; N/A                                     ; None                                                ; 1.696 ns  ; datain[0] ; ocw1[0]    ; cs       ;
; N/A                                     ; None                                                ; 1.677 ns  ; datain[4] ; ocw1[4]    ; rd       ;
; N/A                                     ; None                                                ; 1.670 ns  ; datain[5] ; ocw1[5]    ; rd       ;
; N/A                                     ; None                                                ; 1.547 ns  ; datain[1] ; ocw3[1]    ; wr       ;
; N/A                                     ; None                                                ; 1.513 ns  ; datain[1] ; ocw3[1]    ; rd       ;
; N/A                                     ; None                                                ; 1.482 ns  ; datain[0] ; ocw1[0]    ; wr       ;
; N/A                                     ; None                                                ; 1.448 ns  ; datain[0] ; ocw1[0]    ; rd       ;
; N/A                                     ; None                                                ; 1.356 ns  ; datain[5] ; ocw3[5]    ; a0       ;
; N/A                                     ; None                                                ; 1.352 ns  ; rd        ; state.0001 ; a0       ;
; N/A                                     ; None                                                ; 1.318 ns  ; wr        ; state.0001 ; a0       ;
; N/A                                     ; None                                                ; 1.316 ns  ; datain[5] ; ocw3[5]    ; cs       ;
; N/A                                     ; None                                                ; 1.312 ns  ; rd        ; state.0001 ; cs       ;
; N/A                                     ; None                                                ; 1.312 ns  ; datain[0] ; ocw3[0]    ; a0       ;
; N/A                                     ; None                                                ; 1.278 ns  ; wr        ; state.0001 ; cs       ;
; N/A                                     ; None                                                ; 1.272 ns  ; datain[0] ; ocw3[0]    ; cs       ;
; N/A                                     ; None                                                ; 1.104 ns  ; cs        ; state.0001 ; a0       ;
; N/A                                     ; None                                                ; 1.102 ns  ; datain[5] ; ocw3[5]    ; wr       ;
; N/A                                     ; None                                                ; 1.098 ns  ; rd        ; state.0001 ; wr       ;
; N/A                                     ; None                                                ; 1.068 ns  ; datain[5] ; ocw3[5]    ; rd       ;
; N/A                                     ; None                                                ; 1.064 ns  ; cs        ; state.0001 ; cs       ;
; N/A                                     ; None                                                ; 1.064 ns  ; a0        ; state.0001 ; a0       ;
; N/A                                     ; None                                                ; 1.064 ns  ; wr        ; state.0001 ; wr       ;
; N/A                                     ; None                                                ; 1.064 ns  ; rd        ; state.0001 ; rd       ;
; N/A                                     ; None                                                ; 1.058 ns  ; datain[0] ; ocw3[0]    ; wr       ;
; N/A                                     ; None                                                ; 1.030 ns  ; wr        ; state.0001 ; rd       ;
; N/A                                     ; None                                                ; 1.024 ns  ; a0        ; state.0001 ; cs       ;
; N/A                                     ; None                                                ; 1.024 ns  ; datain[0] ; ocw3[0]    ; rd       ;
; N/A                                     ; None                                                ; 0.898 ns  ; rd        ; state.0010 ; a0       ;
; N/A                                     ; None                                                ; 0.870 ns  ; code[1]   ; er[4]      ; a0       ;
; N/A                                     ; None                                                ; 0.866 ns  ; code[2]   ; er[2]      ; a0       ;
; N/A                                     ; None                                                ; 0.864 ns  ; code[2]   ; er[4]      ; a0       ;
; N/A                                     ; None                                                ; 0.858 ns  ; rd        ; state.0010 ; cs       ;
; N/A                                     ; None                                                ; 0.850 ns  ; cs        ; state.0001 ; wr       ;
; N/A                                     ; None                                                ; 0.847 ns  ; code[2]   ; er[5]      ; a0       ;
; N/A                                     ; None                                                ; 0.840 ns  ; code[1]   ; er[5]      ; a0       ;
; N/A                                     ; None                                                ; 0.835 ns  ; wr        ; state.0010 ; a0       ;
; N/A                                     ; None                                                ; 0.830 ns  ; code[1]   ; er[4]      ; cs       ;
; N/A                                     ; None                                                ; 0.826 ns  ; code[2]   ; er[2]      ; cs       ;
; N/A                                     ; None                                                ; 0.824 ns  ; code[2]   ; er[4]      ; cs       ;
; N/A                                     ; None                                                ; 0.817 ns  ; code[1]   ; er[2]      ; a0       ;
; N/A                                     ; None                                                ; 0.816 ns  ; cs        ; state.0001 ; rd       ;
; N/A                                     ; None                                                ; 0.810 ns  ; a0        ; state.0001 ; wr       ;
; N/A                                     ; None                                                ; 0.807 ns  ; code[2]   ; er[5]      ; cs       ;
; N/A                                     ; None                                                ; 0.805 ns  ; rd        ; state.0101 ; a0       ;
; N/A                                     ; None                                                ; 0.803 ns  ; rd        ; state.0011 ; a0       ;
; N/A                                     ; None                                                ; 0.800 ns  ; code[1]   ; er[5]      ; cs       ;
; N/A                                     ; None                                                ; 0.795 ns  ; wr        ; state.0010 ; cs       ;
; N/A                                     ; None                                                ; 0.777 ns  ; code[1]   ; er[2]      ; cs       ;
; N/A                                     ; None                                                ; 0.776 ns  ; a0        ; state.0001 ; rd       ;
; N/A                                     ; None                                                ; 0.765 ns  ; rd        ; state.0101 ; cs       ;
; N/A                                     ; None                                                ; 0.763 ns  ; rd        ; state.0011 ; cs       ;
; N/A                                     ; None                                                ; 0.749 ns  ; code[0]   ; er[4]      ; a0       ;
; N/A                                     ; None                                                ; 0.742 ns  ; wr        ; state.0101 ; a0       ;
; N/A                                     ; None                                                ; 0.741 ns  ; code[0]   ; er[2]      ; a0       ;
; N/A                                     ; None                                                ; 0.740 ns  ; wr        ; state.0011 ; a0       ;
; N/A                                     ; None                                                ; 0.709 ns  ; code[0]   ; er[4]      ; cs       ;
; N/A                                     ; None                                                ; 0.702 ns  ; wr        ; state.0101 ; cs       ;
; N/A                                     ; None                                                ; 0.701 ns  ; code[0]   ; er[2]      ; cs       ;
; N/A                                     ; None                                                ; 0.700 ns  ; wr        ; state.0011 ; cs       ;
; N/A                                     ; None                                                ; 0.692 ns  ; cs        ; state.0010 ; a0       ;
; N/A                                     ; None                                                ; 0.687 ns  ; code[0]   ; er[5]      ; a0       ;
; N/A                                     ; None                                                ; 0.661 ns  ; a0        ; state.0010 ; a0       ;
; N/A                                     ; None                                                ; 0.652 ns  ; cs        ; state.0010 ; cs       ;
; N/A                                     ; None                                                ; 0.647 ns  ; code[0]   ; er[5]      ; cs       ;
; N/A                                     ; None                                                ; 0.644 ns  ; rd        ; state.0010 ; wr       ;
; N/A                                     ; None                                                ; 0.621 ns  ; a0        ; state.0010 ; cs       ;
; N/A                                     ; None                                                ; 0.616 ns  ; code[1]   ; er[4]      ; wr       ;
; N/A                                     ; None                                                ; 0.612 ns  ; code[2]   ; er[2]      ; wr       ;
; N/A                                     ; None                                                ; 0.610 ns  ; rd        ; state.0010 ; rd       ;
; N/A                                     ; None                                                ; 0.610 ns  ; code[2]   ; er[4]      ; wr       ;
; N/A                                     ; None                                                ; 0.599 ns  ; cs        ; state.0101 ; a0       ;
; N/A                                     ; None                                                ; 0.597 ns  ; cs        ; state.0011 ; a0       ;
; N/A                                     ; None                                                ; 0.593 ns  ; rd        ; state.0100 ; a0       ;
; N/A                                     ; None                                                ; 0.593 ns  ; code[2]   ; er[5]      ; wr       ;
; N/A                                     ; None                                                ; 0.591 ns  ; code[2]   ; er[7]      ; a0       ;
; N/A                                     ; None                                                ; 0.591 ns  ; code[2]   ; er[3]      ; a0       ;
; N/A                                     ; None                                                ; 0.586 ns  ; code[1]   ; er[5]      ; wr       ;
; N/A                                     ; None                                                ; 0.582 ns  ; code[1]   ; er[4]      ; rd       ;
; N/A                                     ; None                                                ; 0.581 ns  ; wr        ; state.0010 ; wr       ;
; N/A                                     ; None                                                ; 0.578 ns  ; code[2]   ; er[2]      ; rd       ;
; N/A                                     ; None                                                ; 0.576 ns  ; code[2]   ; er[4]      ; rd       ;
; N/A                                     ; None                                                ; 0.568 ns  ; a0        ; state.0101 ; a0       ;
; N/A                                     ; None                                                ; 0.566 ns  ; a0        ; state.0011 ; a0       ;
; N/A                                     ; None                                                ; 0.563 ns  ; code[1]   ; er[2]      ; wr       ;
; N/A                                     ; None                                                ; 0.559 ns  ; cs        ; state.0101 ; cs       ;
; N/A                                     ; None                                                ; 0.559 ns  ; code[2]   ; er[5]      ; rd       ;
; N/A                                     ; None                                                ; 0.557 ns  ; cs        ; state.0011 ; cs       ;
; N/A                                     ; None                                                ; 0.553 ns  ; rd        ; state.0100 ; cs       ;
; N/A                                     ; None                                                ; 0.552 ns  ; code[1]   ; er[5]      ; rd       ;
; N/A                                     ; None                                                ; 0.551 ns  ; rd        ; state.0101 ; wr       ;
; N/A                                     ; None                                                ; 0.551 ns  ; code[2]   ; er[7]      ; cs       ;
; N/A                                     ; None                                                ; 0.551 ns  ; code[2]   ; er[3]      ; cs       ;
; N/A                                     ; None                                                ; 0.549 ns  ; rd        ; state.0011 ; wr       ;
; N/A                                     ; None                                                ; 0.547 ns  ; wr        ; state.0010 ; rd       ;
; N/A                                     ; None                                                ; 0.547 ns  ; code[1]   ; er[3]      ; a0       ;
; N/A                                     ; None                                                ; 0.539 ns  ; code[1]   ; er[7]      ; a0       ;
; N/A                                     ; None                                                ; 0.530 ns  ; wr        ; state.0100 ; a0       ;
; N/A                                     ; None                                                ; 0.529 ns  ; code[1]   ; er[2]      ; rd       ;
; N/A                                     ; None                                                ; 0.528 ns  ; a0        ; state.0101 ; cs       ;
; N/A                                     ; None                                                ; 0.526 ns  ; a0        ; state.0011 ; cs       ;
; N/A                                     ; None                                                ; 0.517 ns  ; rd        ; state.0101 ; rd       ;
; N/A                                     ; None                                                ; 0.515 ns  ; rd        ; state.0011 ; rd       ;
; N/A                                     ; None                                                ; 0.507 ns  ; code[1]   ; er[3]      ; cs       ;
; N/A                                     ; None                                                ; 0.499 ns  ; code[1]   ; er[7]      ; cs       ;
; N/A                                     ; None                                                ; 0.495 ns  ; code[0]   ; er[4]      ; wr       ;
; N/A                                     ; None                                                ; 0.490 ns  ; wr        ; state.0100 ; cs       ;
; N/A                                     ; None                                                ; 0.488 ns  ; wr        ; state.0101 ; wr       ;
; N/A                                     ; None                                                ; 0.487 ns  ; code[0]   ; er[2]      ; wr       ;
; N/A                                     ; None                                                ; 0.486 ns  ; wr        ; state.0011 ; wr       ;
; N/A                                     ; None                                                ; 0.461 ns  ; code[0]   ; er[4]      ; rd       ;
; N/A                                     ; None                                                ; 0.454 ns  ; wr        ; state.0101 ; rd       ;
; N/A                                     ; None                                                ; 0.453 ns  ; code[0]   ; er[2]      ; rd       ;
; N/A                                     ; None                                                ; 0.452 ns  ; wr        ; state.0011 ; rd       ;
; N/A                                     ; None                                                ; 0.452 ns  ; code[2]   ; er[1]      ; a0       ;
; N/A                                     ; None                                                ; 0.447 ns  ; code[1]   ; er[1]      ; a0       ;
; N/A                                     ; None                                                ; 0.446 ns  ; code[1]   ; er[0]      ; a0       ;
; N/A                                     ; None                                                ; 0.442 ns  ; code[2]   ; er[0]      ; a0       ;
; N/A                                     ; None                                                ; 0.438 ns  ; cs        ; state.0010 ; wr       ;
; N/A                                     ; None                                                ; 0.438 ns  ; code[0]   ; er[3]      ; a0       ;
; N/A                                     ; None                                                ; 0.433 ns  ; code[0]   ; er[5]      ; wr       ;
; N/A                                     ; None                                                ; 0.428 ns  ; code[0]   ; er[7]      ; a0       ;
; N/A                                     ; None                                                ; 0.412 ns  ; code[2]   ; er[1]      ; cs       ;
; N/A                                     ; None                                                ; 0.407 ns  ; a0        ; state.0010 ; wr       ;
; N/A                                     ; None                                                ; 0.407 ns  ; code[1]   ; er[1]      ; cs       ;
; N/A                                     ; None                                                ; 0.406 ns  ; code[1]   ; er[0]      ; cs       ;
; N/A                                     ; None                                                ; 0.404 ns  ; cs        ; state.0010 ; rd       ;
; N/A                                     ; None                                                ; 0.402 ns  ; code[2]   ; er[0]      ; cs       ;
; N/A                                     ; None                                                ; 0.399 ns  ; code[0]   ; er[5]      ; rd       ;
; N/A                                     ; None                                                ; 0.398 ns  ; code[0]   ; er[3]      ; cs       ;
; N/A                                     ; None                                                ; 0.388 ns  ; code[0]   ; er[7]      ; cs       ;
; N/A                                     ; None                                                ; 0.387 ns  ; cs        ; state.0100 ; a0       ;
; N/A                                     ; None                                                ; 0.373 ns  ; a0        ; state.0010 ; rd       ;
; N/A                                     ; None                                                ; 0.356 ns  ; a0        ; state.0100 ; a0       ;
; N/A                                     ; None                                                ; 0.347 ns  ; cs        ; state.0100 ; cs       ;
; N/A                                     ; None                                                ; 0.345 ns  ; cs        ; state.0101 ; wr       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;           ;            ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue May 11 19:05:49 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8259A -c 8259A --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ocw3[5]" is a latch
    Warning: Node "ocw3[6]" is a latch
    Warning: Node "icw1[1]" is a latch
    Warning: Node "icw1[0]" is a latch
    Warning: Node "ocw3[0]" is a latch
    Warning: Node "ocw3[1]" is a latch
    Warning: Node "flag1.01_782" is a latch
    Warning: Node "flag1.00_792" is a latch
    Warning: Node "icw2[3]" is a latch
    Warning: Node "icw2[4]" is a latch
    Warning: Node "icw2[5]" is a latch
    Warning: Node "icw2[6]" is a latch
    Warning: Node "icw2[7]" is a latch
    Warning: Node "ocw1[0]" is a latch
    Warning: Node "ocw1[1]" is a latch
    Warning: Node "ocw1[2]" is a latch
    Warning: Node "ocw1[3]" is a latch
    Warning: Node "ocw1[4]" is a latch
    Warning: Node "ocw1[5]" is a latch
    Warning: Node "ocw1[6]" is a latch
    Warning: Node "ocw1[7]" is a latch
    Warning: Node "ocw2[5]" is a latch
    Warning: Node "icw4[1]" is a latch
    Warning: Node "er[5]" is a latch
    Warning: Node "er[7]" is a latch
    Warning: Node "er[6]" is a latch
    Warning: Node "er[4]" is a latch
    Warning: Node "er[0]" is a latch
    Warning: Node "er[2]" is a latch
    Warning: Node "er[1]" is a latch
    Warning: Node "er[3]" is a latch
    Warning: Node "ocw2[7]" is a latch
    Warning: Node "icw1[3]" is a latch
    Warning: Node "pri[0]" is a latch
    Warning: Node "pri[1]" is a latch
    Warning: Node "pri[2]" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "flag2[0]~13"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "rd" is an undefined clock
    Info: Assuming node "wr" is an undefined clock
    Info: Assuming node "a0" is an undefined clock
    Info: Assuming node "cs" is an undefined clock
    Info: Assuming node "datain[3]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "datain[4]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "inta" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "reset" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ocw2[7]" as buffer
    Info: Detected ripple clock "er[3]" as buffer
    Info: Detected ripple clock "er[1]" as buffer
    Info: Detected ripple clock "er[2]" as buffer
    Info: Detected ripple clock "er[0]" as buffer
    Info: Detected ripple clock "er[4]" as buffer
    Info: Detected ripple clock "er[6]" as buffer
    Info: Detected ripple clock "er[7]" as buffer
    Info: Detected ripple clock "er[5]" as buffer
    Info: Detected ripple clock "icw4[1]" as buffer
    Info: Detected ripple clock "ocw2[5]" as buffer
    Info: Detected ripple clock "flag1.00_792" as buffer
    Info: Detected ripple clock "flag1.01_782" as buffer
    Info: Detected gated clock "pri[0]~516" as buffer
    Info: Detected gated clock "pri[0]~515" as buffer
    Info: Detected gated clock "pri[0]~514" as buffer
    Info: Detected gated clock "WideOr1~561" as buffer
    Info: Detected gated clock "pri[0]~513" as buffer
    Info: Detected gated clock "pri[0]~512" as buffer
    Info: Detected gated clock "icw4~0" as buffer
    Info: Detected gated clock "er[7]~177" as buffer
    Info: Detected gated clock "o2~18" as buffer
    Info: Detected gated clock "icw2~0" as buffer
    Info: Detected gated clock "flag1.01~80" as buffer
    Info: Detected gated clock "flag2[0]~13" as buffer
    Info: Detected gated clock "o1~0" as buffer
    Info: Detected gated clock "icw1~0" as buffer
    Info: Detected ripple clock "state.0010" as buffer
    Info: Detected ripple clock "state.0001" as buffer
    Info: Detected ripple clock "state.0100" as buffer
    Info: Detected gated clock "write2~0" as buffer
    Info: Detected ripple clock "state.0101" as buffer
    Info: Detected gated clock "write1~32" as buffer
    Info: Detected gated clock "ocw3~18" as buffer
Info: Clock "rd" has Internal fmax of 76.5 MHz between source register "icw1[1]" and destination register "state.0101" (period= 13.072 ns)
    Info: + Longest register to register delay is 1.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1[1]'
        Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'
        Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
        Info: Total cell delay = 0.659 ns ( 40.40 % )
        Info: Total interconnect delay = 0.972 ns ( 59.60 % )
    Info: - Smallest clock skew is -4.941 ns
        Info: + Shortest clock path from clock "rd" to destination register is 3.806 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'
            Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.426 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'
            Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.026 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 3.806 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
            Info: Total cell delay = 1.688 ns ( 44.35 % )
            Info: Total interconnect delay = 2.118 ns ( 55.65 % )
        Info: - Longest clock path from clock "rd" to source register is 8.747 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'
            Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
            Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.382 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.412 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'
            Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.329 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'
            Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.133 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'
            Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.747 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1[1]'
            Info: Total cell delay = 2.733 ns ( 31.24 % )
            Info: Total interconnect delay = 6.014 ns ( 68.76 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "wr" has Internal fmax of 76.84 MHz between source register "icw1[1]" and destination register "state.0101" (period= 13.014 ns)
    Info: + Longest register to register delay is 1.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1[1]'
        Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'
        Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
        Info: Total cell delay = 0.659 ns ( 40.40 % )
        Info: Total interconnect delay = 0.972 ns ( 59.60 % )
    Info: - Smallest clock skew is -4.912 ns
        Info: + Shortest clock path from clock "wr" to destination register is 3.869 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'
            Info: 2: + IC(1.372 ns) + CELL(0.275 ns) = 2.489 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'
            Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.089 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 3.869 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
            Info: Total cell delay = 1.803 ns ( 46.60 % )
            Info: Total interconnect delay = 2.066 ns ( 53.40 % )
        Info: - Longest clock path from clock "wr" to source register is 8.781 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'
            Info: 2: + IC(1.371 ns) + CELL(0.245 ns) = 2.458 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
            Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.416 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.446 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'
            Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.363 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'
            Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.167 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'
            Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.781 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1[1]'
            Info: Total cell delay = 2.818 ns ( 32.09 % )
            Info: Total interconnect delay = 5.963 ns ( 67.91 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "a0" has Internal fmax of 75.91 MHz between source register "icw1[1]" and destination register "state.0101" (period= 13.174 ns)
    Info: + Longest register to register delay is 1.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1[1]'
        Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'
        Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
        Info: Total cell delay = 0.659 ns ( 40.40 % )
        Info: Total interconnect delay = 0.972 ns ( 59.60 % )
    Info: - Smallest clock skew is -4.992 ns
        Info: + Shortest clock path from clock "a0" to destination register is 4.043 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'
            Info: 2: + IC(1.430 ns) + CELL(0.371 ns) = 2.663 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'
            Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.263 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 4.043 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
            Info: Total cell delay = 1.919 ns ( 47.46 % )
            Info: Total interconnect delay = 2.124 ns ( 52.54 % )
        Info: - Longest clock path from clock "a0" to source register is 9.035 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'
            Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
            Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'
            Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.617 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'
            Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.421 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'
            Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 9.035 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1[1]'
            Info: Total cell delay = 3.013 ns ( 33.35 % )
            Info: Total interconnect delay = 6.022 ns ( 66.65 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "cs" has Internal fmax of 76.01 MHz between source register "icw1[1]" and destination register "state.0101" (period= 13.156 ns)
    Info: + Longest register to register delay is 1.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1[1]'
        Info: 2: + IC(0.255 ns) + CELL(0.150 ns) = 0.405 ns; Loc. = LCCOMB_X17_Y26_N28; Fanout = 4; COMB Node = 'Selector4~430'
        Info: 3: + IC(0.463 ns) + CELL(0.275 ns) = 1.143 ns; Loc. = LCCOMB_X17_Y26_N6; Fanout = 1; COMB Node = 'Selector4~432'
        Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.547 ns; Loc. = LCCOMB_X17_Y26_N16; Fanout = 1; COMB Node = 'Selector4~435'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.631 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
        Info: Total cell delay = 0.659 ns ( 40.40 % )
        Info: Total interconnect delay = 0.972 ns ( 59.60 % )
    Info: - Smallest clock skew is -4.983 ns
        Info: + Shortest clock path from clock "cs" to destination register is 4.012 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'
            Info: 2: + IC(1.382 ns) + CELL(0.398 ns) = 2.632 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'
            Info: 3: + IC(0.451 ns) + CELL(0.149 ns) = 3.232 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.537 ns) = 4.012 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
            Info: Total cell delay = 1.936 ns ( 48.26 % )
            Info: Total interconnect delay = 2.076 ns ( 51.74 % )
        Info: - Longest clock path from clock "cs" to source register is 8.995 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'
            Info: 2: + IC(1.382 ns) + CELL(0.438 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
            Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.630 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.660 ns; Loc. = LCFF_X17_Y26_N1; Fanout = 4; REG Node = 'state.0001'
            Info: 5: + IC(0.519 ns) + CELL(0.398 ns) = 5.577 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 1; COMB Node = 'icw1~0'
            Info: 6: + IC(1.804 ns) + CELL(0.000 ns) = 7.381 ns; Loc. = CLKCTRL_G2; Fanout = 3; COMB Node = 'icw1~0clkctrl'
            Info: 7: + IC(1.339 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X17_Y26_N10; Fanout = 1; REG Node = 'icw1[1]'
            Info: Total cell delay = 3.021 ns ( 33.59 % )
            Info: Total interconnect delay = 5.974 ns ( 66.41 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "inta" has Internal fmax of 323.1 MHz between source register "flag1.00_792" and destination register "flag1.01_782" (period= 3.095 ns)
    Info: + Longest register to register delay is 1.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'
        Info: 2: + IC(0.266 ns) + CELL(0.271 ns) = 0.537 ns; Loc. = LCCOMB_X18_Y28_N24; Fanout = 1; COMB Node = 'flag1.01~79'
        Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 1.072 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'
        Info: Total cell delay = 0.546 ns ( 50.93 % )
        Info: Total interconnect delay = 0.526 ns ( 49.07 % )
    Info: - Smallest clock skew is -0.705 ns
        Info: + Shortest clock path from clock "inta" to destination register is 6.121 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'
            Info: 2: + IC(1.707 ns) + CELL(0.271 ns) = 2.840 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'
            Info: 3: + IC(1.797 ns) + CELL(0.000 ns) = 4.637 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'
            Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 6.121 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'
            Info: Total cell delay = 1.283 ns ( 20.96 % )
            Info: Total interconnect delay = 4.838 ns ( 79.04 % )
        Info: - Longest clock path from clock "inta" to source register is 6.826 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'
            Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2[0]~13'
                Info: Loc. = LCCOMB_X18_Y28_N0; Node "flag2[0]~13"
            Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.544 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'
            Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.341 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'
            Info: 5: + IC(1.335 ns) + CELL(0.150 ns) = 6.826 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'
            Info: Total cell delay = 3.415 ns ( 50.03 % )
            Info: Total interconnect delay = 3.411 ns ( 49.97 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.318 ns
Info: Clock "reset" has Internal fmax of 418.24 MHz between source register "flag1.00_792" and destination register "flag1.01_782" (period= 2.391 ns)
    Info: + Longest register to register delay is 1.072 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'
        Info: 2: + IC(0.266 ns) + CELL(0.271 ns) = 0.537 ns; Loc. = LCCOMB_X18_Y28_N24; Fanout = 1; COMB Node = 'flag1.01~79'
        Info: 3: + IC(0.260 ns) + CELL(0.275 ns) = 1.072 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'
        Info: Total cell delay = 0.546 ns ( 50.93 % )
        Info: Total interconnect delay = 0.526 ns ( 49.07 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "reset" to destination register is 6.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'
            Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2[0]~13'
                Info: Loc. = LCCOMB_X18_Y28_N0; Node "flag2[0]~13"
            Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.549 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'
            Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.346 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'
            Info: 5: + IC(1.334 ns) + CELL(0.150 ns) = 6.830 ns; Loc. = LCCOMB_X18_Y28_N14; Fanout = 2; REG Node = 'flag1.01_782'
            Info: Total cell delay = 3.420 ns ( 50.07 % )
            Info: Total interconnect delay = 3.410 ns ( 49.93 % )
        Info: - Longest clock path from clock "reset" to source register is 6.831 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'
            Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2[0]~13'
                Info: Loc. = LCCOMB_X18_Y28_N0; Node "flag2[0]~13"
            Info: 3: + IC(0.279 ns) + CELL(0.420 ns) = 3.549 ns; Loc. = LCCOMB_X18_Y28_N4; Fanout = 1; COMB Node = 'flag1.01~80'
            Info: 4: + IC(1.797 ns) + CELL(0.000 ns) = 5.346 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'flag1.01~80clkctrl'
            Info: 5: + IC(1.335 ns) + CELL(0.150 ns) = 6.831 ns; Loc. = LCCOMB_X18_Y28_N16; Fanout = 2; REG Node = 'flag1.00_792'
            Info: Total cell delay = 3.420 ns ( 50.07 % )
            Info: Total interconnect delay = 3.411 ns ( 49.93 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.318 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "rd" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "er[6]" and destination pin or register "pri[1]" for clock "rd" (Hold time is 7.676 ns)
    Info: + Largest clock skew is 9.006 ns
        Info: + Longest clock path from clock "rd" to destination register is 13.767 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'
            Info: 2: + IC(1.422 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
            Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.382 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.412 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
            Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.631 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.167 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2[5]'
            Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 6.873 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.697 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
            Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.107 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
            Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 9.813 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
            Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.481 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
            Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.271 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
            Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 13.767 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
            Info: Total cell delay = 4.333 ns ( 31.47 % )
            Info: Total interconnect delay = 9.434 ns ( 68.53 % )
        Info: - Shortest clock path from clock "rd" to source register is 4.761 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'rd'
            Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.426 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'
            Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.618 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.157 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.761 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
            Info: Total cell delay = 1.863 ns ( 39.13 % )
            Info: Total interconnect delay = 2.898 ns ( 60.87 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'
        Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
        Info: Total cell delay = 0.569 ns ( 42.78 % )
        Info: Total interconnect delay = 0.761 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "wr" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "er[6]" and destination pin or register "pri[1]" for clock "wr" (Hold time is 7.647 ns)
    Info: + Largest clock skew is 8.977 ns
        Info: + Longest clock path from clock "wr" to destination register is 13.801 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'
            Info: 2: + IC(1.371 ns) + CELL(0.245 ns) = 2.458 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
            Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.416 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.446 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
            Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.665 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.201 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2[5]'
            Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 6.907 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.731 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
            Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.141 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
            Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 9.847 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
            Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.515 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
            Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.305 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
            Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 13.801 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
            Info: Total cell delay = 4.418 ns ( 32.01 % )
            Info: Total interconnect delay = 9.383 ns ( 67.99 % )
        Info: - Shortest clock path from clock "wr" to source register is 4.824 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K3; Fanout = 4; CLK Node = 'wr'
            Info: 2: + IC(1.372 ns) + CELL(0.275 ns) = 2.489 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'
            Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.681 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.220 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.824 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
            Info: Total cell delay = 1.978 ns ( 41.00 % )
            Info: Total interconnect delay = 2.846 ns ( 59.00 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'
        Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
        Info: Total cell delay = 0.569 ns ( 42.78 % )
        Info: Total interconnect delay = 0.761 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock "a0" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "er[6]" and destination pin or register "pri[1]" for clock "a0" (Hold time is 7.727 ns)
    Info: + Largest clock skew is 9.057 ns
        Info: + Longest clock path from clock "a0" to destination register is 14.055 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'
            Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
            Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
            Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.919 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.455 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2[5]'
            Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.161 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.985 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
            Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.395 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
            Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.101 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
            Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.769 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
            Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.559 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
            Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 14.055 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
            Info: Total cell delay = 4.613 ns ( 32.82 % )
            Info: Total interconnect delay = 9.442 ns ( 67.18 % )
        Info: - Shortest clock path from clock "a0" to source register is 4.998 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'
            Info: 2: + IC(1.430 ns) + CELL(0.371 ns) = 2.663 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'
            Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.855 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.394 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.998 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
            Info: Total cell delay = 2.094 ns ( 41.90 % )
            Info: Total interconnect delay = 2.904 ns ( 58.10 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'
        Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
        Info: Total cell delay = 0.569 ns ( 42.78 % )
        Info: Total interconnect delay = 0.761 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock "cs" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "er[6]" and destination pin or register "pri[1]" for clock "cs" (Hold time is 7.718 ns)
    Info: + Largest clock skew is 9.048 ns
        Info: + Longest clock path from clock "cs" to destination register is 14.015 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'
            Info: 2: + IC(1.382 ns) + CELL(0.438 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
            Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.630 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
            Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.660 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
            Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.879 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.415 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2[5]'
            Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.121 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.945 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
            Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.355 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
            Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.061 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
            Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.729 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
            Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.519 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
            Info: 13: + IC(1.346 ns) + CELL(0.150 ns) = 14.015 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
            Info: Total cell delay = 4.621 ns ( 32.97 % )
            Info: Total interconnect delay = 9.394 ns ( 67.03 % )
        Info: - Shortest clock path from clock "cs" to source register is 4.967 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J2; Fanout = 4; CLK Node = 'cs'
            Info: 2: + IC(1.382 ns) + CELL(0.398 ns) = 2.632 ns; Loc. = LCCOMB_X18_Y26_N4; Fanout = 7; COMB Node = 'write1~32'
            Info: 3: + IC(0.756 ns) + CELL(0.436 ns) = 3.824 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 4: + IC(0.264 ns) + CELL(0.275 ns) = 4.363 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 5: + IC(0.454 ns) + CELL(0.150 ns) = 4.967 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
            Info: Total cell delay = 2.111 ns ( 42.50 % )
            Info: Total interconnect delay = 2.856 ns ( 57.50 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'
        Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
        Info: Total cell delay = 0.569 ns ( 42.78 % )
        Info: Total interconnect delay = 0.761 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "datain[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "er[6]" and destination pin or register "pri[1]" for clock "datain[3]" (Hold time is 5.663 ns)
    Info: + Largest clock skew is 6.993 ns
        Info: + Longest clock path from clock "datain[3]" to destination register is 10.808 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain[3]'
            Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 3.208 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2[5]'
            Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 3.914 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 5: + IC(0.674 ns) + CELL(0.150 ns) = 4.738 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
            Info: 6: + IC(1.260 ns) + CELL(0.150 ns) = 6.148 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
            Info: 7: + IC(0.431 ns) + CELL(0.275 ns) = 6.854 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
            Info: 8: + IC(0.253 ns) + CELL(0.415 ns) = 7.522 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
            Info: 9: + IC(1.790 ns) + CELL(0.000 ns) = 9.312 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
            Info: 10: + IC(1.346 ns) + CELL(0.150 ns) = 10.808 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
            Info: Total cell delay = 2.835 ns ( 26.23 % )
            Info: Total interconnect delay = 7.973 ns ( 73.77 % )
        Info: - Shortest clock path from clock "datain[3]" to source register is 3.815 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain[3]'
            Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.211 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
            Info: Total cell delay = 1.407 ns ( 36.88 % )
            Info: Total interconnect delay = 2.408 ns ( 63.12 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'
        Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
        Info: Total cell delay = 0.569 ns ( 42.78 % )
        Info: Total interconnect delay = 0.761 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "datain[4]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "er[6]" and destination pin or register "pri[1]" for clock "datain[4]" (Hold time is 5.663 ns)
    Info: + Largest clock skew is 6.993 ns
        Info: + Longest clock path from clock "datain[4]" to destination register is 10.891 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K2; Fanout = 5; CLK Node = 'datain[4]'
            Info: 2: + IC(1.628 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 3.291 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2[5]'
            Info: 4: + IC(0.268 ns) + CELL(0.438 ns) = 3.997 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 5: + IC(0.674 ns) + CELL(0.150 ns) = 4.821 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
            Info: 6: + IC(1.260 ns) + CELL(0.150 ns) = 6.231 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
            Info: 7: + IC(0.431 ns) + CELL(0.275 ns) = 6.937 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
            Info: 8: + IC(0.253 ns) + CELL(0.415 ns) = 7.605 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
            Info: 9: + IC(1.790 ns) + CELL(0.000 ns) = 9.395 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
            Info: 10: + IC(1.346 ns) + CELL(0.150 ns) = 10.891 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
            Info: Total cell delay = 2.980 ns ( 27.36 % )
            Info: Total interconnect delay = 7.911 ns ( 72.64 % )
        Info: - Shortest clock path from clock "datain[4]" to source register is 3.898 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_K2; Fanout = 5; CLK Node = 'datain[4]'
            Info: 2: + IC(1.628 ns) + CELL(0.275 ns) = 2.755 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
            Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.294 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.898 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
            Info: Total cell delay = 1.552 ns ( 39.82 % )
            Info: Total interconnect delay = 2.346 ns ( 60.18 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'
        Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
        Info: Total cell delay = 0.569 ns ( 42.78 % )
        Info: Total interconnect delay = 0.761 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "inta" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "er[6]" and destination pin or register "pri[1]" for clock "inta" (Hold time is 4.96 ns)
    Info: + Largest clock skew is 6.290 ns
        Info: + Longest clock path from clock "inta" to destination register is 10.445 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'
            Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2[0]~13'
                Info: Loc. = LCCOMB_X18_Y28_N0; Node "flag2[0]~13"
            Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.551 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 4.375 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
            Info: 5: + IC(1.260 ns) + CELL(0.150 ns) = 5.785 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
            Info: 6: + IC(0.431 ns) + CELL(0.275 ns) = 6.491 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
            Info: 7: + IC(0.253 ns) + CELL(0.415 ns) = 7.159 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
            Info: 8: + IC(1.790 ns) + CELL(0.000 ns) = 8.949 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
            Info: 9: + IC(1.346 ns) + CELL(0.150 ns) = 10.445 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
            Info: Total cell delay = 4.404 ns ( 42.16 % )
            Info: Total interconnect delay = 6.041 ns ( 57.84 % )
        Info: - Shortest clock path from clock "inta" to source register is 4.155 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_P9; Fanout = 5; CLK Node = 'inta'
            Info: 2: + IC(0.000 ns) + CELL(1.983 ns) = 2.845 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2[0]~13'
                Info: Loc. = LCCOMB_X18_Y28_N0; Node "flag2[0]~13"
            Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.551 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 4.155 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
            Info: Total cell delay = 3.414 ns ( 82.17 % )
            Info: Total interconnect delay = 0.741 ns ( 17.83 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'
        Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
        Info: Total cell delay = 0.569 ns ( 42.78 % )
        Info: Total interconnect delay = 0.761 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "reset" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "er[6]" and destination pin or register "pri[1]" for clock "reset" (Hold time is 4.96 ns)
    Info: + Largest clock skew is 6.290 ns
        Info: + Longest clock path from clock "reset" to destination register is 10.450 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'
            Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2[0]~13'
                Info: Loc. = LCCOMB_X18_Y28_N0; Node "flag2[0]~13"
            Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.556 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 4: + IC(0.674 ns) + CELL(0.150 ns) = 4.380 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
            Info: 5: + IC(1.260 ns) + CELL(0.150 ns) = 5.790 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
            Info: 6: + IC(0.431 ns) + CELL(0.275 ns) = 6.496 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
            Info: 7: + IC(0.253 ns) + CELL(0.415 ns) = 7.164 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
            Info: 8: + IC(1.790 ns) + CELL(0.000 ns) = 8.954 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
            Info: 9: + IC(1.346 ns) + CELL(0.150 ns) = 10.450 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
            Info: Total cell delay = 4.409 ns ( 42.19 % )
            Info: Total interconnect delay = 6.041 ns ( 57.81 % )
        Info: - Shortest clock path from clock "reset" to source register is 4.160 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 29; CLK Node = 'reset'
            Info: 2: + IC(0.000 ns) + CELL(1.851 ns) = 2.850 ns; Loc. = LCCOMB_X18_Y28_N0; Fanout = 4; COMB LOOP Node = 'flag2[0]~13'
                Info: Loc. = LCCOMB_X18_Y28_N0; Node "flag2[0]~13"
            Info: 3: + IC(0.287 ns) + CELL(0.419 ns) = 3.556 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
            Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 4.160 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
            Info: Total cell delay = 3.419 ns ( 82.19 % )
            Info: Total interconnect delay = 0.741 ns ( 17.81 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: 2: + IC(0.496 ns) + CELL(0.149 ns) = 0.645 ns; Loc. = LCCOMB_X16_Y28_N28; Fanout = 1; COMB Node = 'WideOr5~567'
        Info: 3: + IC(0.265 ns) + CELL(0.420 ns) = 1.330 ns; Loc. = LCCOMB_X16_Y28_N20; Fanout = 1; REG Node = 'pri[1]'
        Info: Total cell delay = 0.569 ns ( 42.78 % )
        Info: Total interconnect delay = 0.761 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "er[6]" (data pin = "code[0]", clock pin = "datain[3]") is 4.669 ns
    Info: + Longest pin to register delay is 7.658 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G1; Fanout = 9; PIN Node = 'code[0]'
        Info: 2: + IC(5.286 ns) + CELL(0.398 ns) = 6.546 ns; Loc. = LCCOMB_X17_Y28_N22; Fanout = 1; COMB Node = 'Decoder1~90'
        Info: 3: + IC(0.674 ns) + CELL(0.438 ns) = 7.658 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: Total cell delay = 1.698 ns ( 22.17 % )
        Info: Total interconnect delay = 5.960 ns ( 77.83 % )
    Info: + Micro setup delay of destination is 0.826 ns
    Info: - Shortest clock path from clock "datain[3]" to destination register is 3.815 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L4; Fanout = 5; CLK Node = 'datain[3]'
        Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.672 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
        Info: 3: + IC(0.264 ns) + CELL(0.275 ns) = 3.211 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
        Info: 4: + IC(0.454 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X17_Y28_N2; Fanout = 7; REG Node = 'er[6]'
        Info: Total cell delay = 1.407 ns ( 36.88 % )
        Info: Total interconnect delay = 2.408 ns ( 63.12 % )
Info: tco from clock "a0" to destination pin "sp[0]" through register "pri[0]" is 18.301 ns
    Info: + Longest clock path from clock "a0" to source register is 14.054 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'
        Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
        Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
        Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N17; Fanout = 13; REG Node = 'state.0101'
        Info: 5: + IC(0.799 ns) + CELL(0.420 ns) = 5.919 ns; Loc. = LCCOMB_X18_Y28_N8; Fanout = 3; COMB Node = 'o2~18'
        Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 6.455 ns; Loc. = LCCOMB_X18_Y28_N6; Fanout = 1; REG Node = 'ocw2[5]'
        Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 7.161 ns; Loc. = LCCOMB_X18_Y28_N22; Fanout = 8; COMB Node = 'er[7]~177'
        Info: 8: + IC(0.674 ns) + CELL(0.150 ns) = 7.985 ns; Loc. = LCCOMB_X18_Y28_N10; Fanout = 6; REG Node = 'er[3]'
        Info: 9: + IC(1.260 ns) + CELL(0.150 ns) = 9.395 ns; Loc. = LCCOMB_X18_Y28_N12; Fanout = 1; COMB Node = 'pri[0]~512'
        Info: 10: + IC(0.431 ns) + CELL(0.275 ns) = 10.101 ns; Loc. = LCCOMB_X17_Y28_N0; Fanout = 1; COMB Node = 'pri[0]~513'
        Info: 11: + IC(0.253 ns) + CELL(0.415 ns) = 10.769 ns; Loc. = LCCOMB_X17_Y28_N8; Fanout = 1; COMB Node = 'pri[0]~517'
        Info: 12: + IC(1.790 ns) + CELL(0.000 ns) = 12.559 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'pri[0]~517clkctrl'
        Info: 13: + IC(1.345 ns) + CELL(0.150 ns) = 14.054 ns; Loc. = LCCOMB_X16_Y28_N24; Fanout = 1; REG Node = 'pri[0]'
        Info: Total cell delay = 4.613 ns ( 32.82 % )
        Info: Total interconnect delay = 9.441 ns ( 67.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.247 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y28_N24; Fanout = 1; REG Node = 'pri[0]'
        Info: 2: + IC(1.585 ns) + CELL(2.662 ns) = 4.247 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'sp[0]'
        Info: Total cell delay = 2.662 ns ( 62.68 % )
        Info: Total interconnect delay = 1.585 ns ( 37.32 % )
Info: Longest tpd from source pin "a0" to destination pin "rd_imr" is 13.275 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'
    Info: 2: + IC(6.816 ns) + CELL(0.275 ns) = 7.953 ns; Loc. = LCCOMB_X18_Y26_N20; Fanout = 1; COMB Node = 'read2~25'
    Info: 3: + IC(2.514 ns) + CELL(2.808 ns) = 13.275 ns; Loc. = PIN_AF7; Fanout = 0; PIN Node = 'rd_imr'
    Info: Total cell delay = 3.945 ns ( 29.72 % )
    Info: Total interconnect delay = 9.330 ns ( 70.28 % )
Info: th for register "icw2[5]" (data pin = "datain[5]", clock pin = "a0") is 3.409 ns
    Info: + Longest clock path from clock "a0" to destination register is 9.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_N9; Fanout = 6; CLK Node = 'a0'
        Info: 2: + IC(1.430 ns) + CELL(0.420 ns) = 2.712 ns; Loc. = LCCOMB_X18_Y26_N26; Fanout = 16; COMB Node = 'write2~0'
        Info: 3: + IC(0.687 ns) + CELL(0.271 ns) = 3.670 ns; Loc. = LCCOMB_X17_Y26_N14; Fanout = 5; COMB Node = 'clk'
        Info: 4: + IC(0.243 ns) + CELL(0.787 ns) = 4.700 ns; Loc. = LCFF_X17_Y26_N19; Fanout = 3; REG Node = 'state.0010'
        Info: 5: + IC(0.521 ns) + CELL(0.420 ns) = 5.641 ns; Loc. = LCCOMB_X18_Y26_N28; Fanout = 1; COMB Node = 'icw2~0'
        Info: 6: + IC(2.596 ns) + CELL(0.000 ns) = 8.237 ns; Loc. = CLKCTRL_G7; Fanout = 5; COMB Node = 'icw2~0clkctrl'
        Info: 7: + IC(1.378 ns) + CELL(0.150 ns) = 9.765 ns; Loc. = LCCOMB_X10_Y28_N18; Fanout = 1; REG Node = 'icw2[5]'
        Info: Total cell delay = 2.910 ns ( 29.80 % )
        Info: Total interconnect delay = 6.855 ns ( 70.20 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 6.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_B7; Fanout = 4; PIN Node = 'datain[5]'
        Info: 2: + IC(5.221 ns) + CELL(0.275 ns) = 6.356 ns; Loc. = LCCOMB_X10_Y28_N18; Fanout = 1; REG Node = 'icw2[5]'
        Info: Total cell delay = 1.135 ns ( 17.86 % )
        Info: Total interconnect delay = 5.221 ns ( 82.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 49 warnings
    Info: Allocated 148 megabytes of memory during processing
    Info: Processing ended: Tue May 11 19:05:51 2010
    Info: Elapsed time: 00:00:02


