Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Sun Nov 20 16:34:35 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.8.7-200.fc24.x86_64) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD_INTERNAL> setUIVar rda_Input ui_gndnet gnd
<CMD_INTERNAL> setUIVar rda_Input ui_timingcon_file ../eth_core_OSU180_netlist.sdc
<CMD_INTERNAL> setUIVar rda_Input ui_leffile ../../../../lib/tsmc018/lib/osu018_stdcells.lef
<CMD_INTERNAL> setUIVar rda_Input ui_netlist ../eth_core_OSU180_netlist.v
<CMD_INTERNAL> setUIVar rda_Input ui_timelib,max ../../../../lib/tsmc018/lib/osu018_stdcells.tlf
<CMD_INTERNAL> setUIVar rda_Input ui_topcell eth_core
<CMD_INTERNAL> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig

Loading Lef file ../../../../lib/tsmc018/lib/osu018_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 800.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Sun Nov 20 16:39:48 2016
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN4 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN5 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN6 GENERATE
viaInitial ends at Sun Nov 20 16:39:48 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../eth_core_OSU180_netlist.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 271.309M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=271.3M) ***
Set top cell to eth_core.
Reading max timing library '../../../../lib/tsmc018/lib/osu018_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 32 cells in library 'osu018_stdcells' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.00min, mem=0.1M, fe_cpu=0.43min, fe_mem=271.5M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell eth_core ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 30393 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 283.430M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 630 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../eth_core_OSU180_netlist.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../eth_core_OSU180_netlist.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=289.4M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> selectObject Module tx_core
<CMD> deselectAll
<CMD> selectObject Module tx_core
<CMD> deselectAll
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.98975128508 0.699992 20.0 20.0 20.0 20.0
Horizontal Layer M1 offset = 500 (guessed)
Vertical Layer M2 offset = 400 (derived)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -spacing_bottom 0.5 -width_left 9 -width_bottom 9 -width_top 9 -spacing_top 0.5 -layer_bottom metal1 -stacked_via_top_layer metal6 -width_right 9 -around core -jog_distance 0.8 -offset_bottom 0.8 -layer_top metal1 -threshold 0.8 -offset_left 0.8 -spacing_right 0.5 -spacing_left 0.5 -offset_right 0.8 -offset_top 0.8 -layer_right metal2 -nets {gnd vdd } -stacked_via_bottom_layer metal1 -layer_left metal2

The power planner created 8 wires.
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 1.0 -padcore_ring_bottom_layer_limit metal1 -number_of_sets 15 -stacked_via_top_layer metal6 -padcore_ring_top_layer_limit metal3 -spacing 0.5 -merge_stripes_value 0.8 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 5 -nets {gnd vdd } -stacked_via_bottom_layer metal1
**WARN: (ENCPP-2008):	AddStripe option -remove_floating_stripe_over_block is ON so all fragmented stripes within a block will be removed.
  To turn OFF, setAddStripeOption -remove_floating_stripe_over_block 0.

Starting stripe generation ...
**WARN: (ENCPP-354):	The power planner did not generate Vertical stripe at 22.50 either because the stripe merged with rings, 
	or because stripe could not be connected to any legal targets.
Stripe generation is complete; vias are now being generated.
The power planner created 29 wires.
<CMD> getMultiCpuUsage -localCpu
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 311.5M, InitMEM = 311.5M)
Number of Loop : 0
Start delay calculation (mem=311.539M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:01.0 mem=317.242M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 317.2M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 1491 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.6) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=318.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=318.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=318.5M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=28902 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=29405 #term=93818 #term/net=3.19, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1202
stdCell: 28902 single + 0 double + 0 multi
Total standard cell length = 166.2952 (mm), area = 1.6630 (mm^2)
Average module density = 0.767.
Density for the design = 0.767.
       = stdcell_area 207869 (1662952 um^2) / alloc_area 271040 (2168320 um^2).
Pin Density = 0.451.
            = total # of pins 93818 / total Instance area 207869.
Iteration  1: Total net bbox = 1.879e-07 (4.89e-08 1.39e-07)
              Est.  stn bbox = 1.879e-07 (4.89e-08 1.39e-07)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 332.7M
Iteration  2: Total net bbox = 1.879e-07 (4.89e-08 1.39e-07)
              Est.  stn bbox = 1.879e-07 (4.89e-08 1.39e-07)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 332.7M
Iteration  3: Total net bbox = 9.008e+03 (4.63e+03 4.38e+03)
              Est.  stn bbox = 9.008e+03 (4.63e+03 4.38e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 332.8M
Iteration  4: Total net bbox = 6.025e+05 (2.41e+05 3.62e+05)
              Est.  stn bbox = 6.025e+05 (2.41e+05 3.62e+05)
              cpu = 0:00:06.2 real = 0:00:06.0 mem = 332.7M
Iteration  5: Total net bbox = 1.214e+06 (5.22e+05 6.93e+05)
              Est.  stn bbox = 1.214e+06 (5.22e+05 6.93e+05)
              cpu = 0:00:04.1 real = 0:00:05.0 mem = 332.7M
Iteration  6: Total net bbox = 1.346e+06 (5.89e+05 7.56e+05)
              Est.  stn bbox = 1.346e+06 (5.89e+05 7.56e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 333.9M
Iteration  7: Total net bbox = 1.701e+06 (7.72e+05 9.28e+05)
              Est.  stn bbox = 2.039e+06 (9.05e+05 1.13e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 326.3M
Iteration  8: Total net bbox = 1.713e+06 (7.78e+05 9.35e+05)
              Est.  stn bbox = 2.052e+06 (9.11e+05 1.14e+06)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 326.0M
Iteration  9: Total net bbox = 1.741e+06 (7.98e+05 9.43e+05)
              Est.  stn bbox = 2.100e+06 (9.40e+05 1.16e+06)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 328.8M
Iteration 10: Total net bbox = 1.770e+06 (8.12e+05 9.58e+05)
              Est.  stn bbox = 2.131e+06 (9.56e+05 1.18e+06)
              cpu = 0:00:03.6 real = 0:00:04.0 mem = 326.8M
Iteration 11: Total net bbox = 1.737e+06 (8.01e+05 9.36e+05)
              Est.  stn bbox = 2.109e+06 (9.51e+05 1.16e+06)
              cpu = 0:00:07.8 real = 0:00:08.0 mem = 329.4M
Iteration 12: Total net bbox = 1.766e+06 (8.16e+05 9.50e+05)
              Est.  stn bbox = 2.140e+06 (9.66e+05 1.17e+06)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 326.4M
Iteration 13: Total net bbox = 1.813e+06 (8.44e+05 9.69e+05)
              Est.  stn bbox = 2.186e+06 (9.95e+05 1.19e+06)
              cpu = 0:00:21.1 real = 0:00:21.0 mem = 330.7M
Iteration 14: Total net bbox = 1.813e+06 (8.44e+05 9.69e+05)
              Est.  stn bbox = 2.186e+06 (9.95e+05 1.19e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 330.7M
Iteration 15: Total net bbox = 1.865e+06 (8.79e+05 9.86e+05)
              Est.  stn bbox = 2.240e+06 (1.03e+06 1.21e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 330.7M
*** cost = 1.865e+06 (8.79e+05 9.86e+05) (cpu for global=0:00:59.4) real=0:01:00.0***
Core Placement runtime cpu: 0:00:47.8 real: 0:00:48.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.1, Real Time = 0:00:02.0
move report: preRPlace moves 15471 insts, mean move: 3.05 um, max move: 28.80 um
	max move on inst (tx_core/tx_crc/crcpkt1/data48_d_reg[9]): (1260.80, 1070.00) --> (1232.00, 1070.00)
Placement tweakage begins.
wire length = 1.883e+06 = 8.897e+05 H + 9.932e+05 V
wire length = 1.793e+06 = 8.091e+05 H + 9.837e+05 V
Placement tweakage ends.
move report: wireLenOpt moves 11671 insts, mean move: 10.10 um, max move: 80.80 um
	max move on inst (tx_core/QOS_selector/qos/U57): (625.60, 1410.00) --> (686.40, 1390.00)
move report: rPlace moves 315 insts, mean move: 9.15 um, max move: 43.20 um
	max move on inst (tx_core/tx_crc/crcpkt2/U814): (1298.40, 200.00) --> (1301.60, 240.00)
move report: overall moves 19864 insts, mean move: 6.97 um, max move: 90.00 um
	max move on inst (tx_core/tx_crc/crcpkt2/U395): (1320.00, 870.00) --> (1400.00, 860.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        90.00 um
  inst (tx_core/tx_crc/crcpkt2/U395) with max move: (1320, 870) -> (1400, 860)
  mean    (X+Y) =         6.97 um
Total instances flipped for WireLenOpt: 565
Total instances flipped, including legalization: 6148
Total instances moved : 19864
*** cpu=0:00:02.9   mem=336.9M  mem(used)=6.3M***
Total net length = 1.794e+06 (8.104e+05 9.837e+05) (ext = 2.862e+05)
*** End of Placement (cpu=0:01:03, real=0:01:04, mem=336.9M) ***
default core: bins with density >  0.75 = 45.3 % ( 116 / 256 )
*** Free Virtual Timing Model ...(mem=331.9M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1: 5, real = 0: 1: 6, mem = 331.9M **
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type net -net 1'b1
**ERROR: (ENCDB-1225):	Cannot find net '1'b1' in the design.
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestRingStripe nearestTarget } -padPinPortConnect { allPort oneGeom } -checkAlignedSecondaryPin 1 -blockPin useLef -allowJogging 1 -crossoverViaBottomLayer metal1 -allowLayerChange 1 -targetViaTopLayer metal6 -crossoverViaTopLayer metal6 -targetViaBottomLayer metal1 -nets { gnd vdd }
*** Begin SPECIAL ROUTE on Sun Nov 20 16:58:33 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_change/PnR
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.8.7-200.fc24.x86_64 x86_64 3.78Ghz)

Begin option processing ...
(from .sroute_27432.conf) srouteConnectPowerBump set to false
(from .sroute_27432.conf) routeSelectNet set to "gnd vdd"
(from .sroute_27432.conf) routeSpecial set to true
(from .sroute_27432.conf) srouteCrossoverViaTopLayer set to 6
(from .sroute_27432.conf) srouteFollowCorePinEnd set to 3
(from .sroute_27432.conf) srouteFollowPadPin set to true
(from .sroute_27432.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_27432.conf) sroutePadPinAllPorts set to true
(from .sroute_27432.conf) sroutePreserveExistingRoutes set to true
(from .sroute_27432.conf) srouteTopLayerLimit set to 6
(from .sroute_27432.conf) srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 531.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 6 routing layers, 0 overlap layer
Read in 33 macros, 24 used
Read in 28902 components
  28902 core components: 0 unplaced, 28902 placed, 0 fixed
Read in 1220 physical pins
  1220 physical pins: 0 unplaced, 1220 placed, 0 fixed
Read in 44 logical pins
Read in 1192 nets
Read in 2 special nets, 2 routed
Read in 1220 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1253):	Net vdd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1253):	Net gnd does not have standard cells to be routed. Please check net list.
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS vdd
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
**WARN: (ENCSR-468):	No core cells defined in COMPONENTS section
 and/or   No core cells defined in SPECIALNETS gnd
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 310
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 155
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 537.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1220 io pins ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Sun Nov 20 16:58:33 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sun Nov 20 16:58:33 2016

sroute post-processing starts at Sun Nov 20 16:58:33 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sun Nov 20 16:58:33 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.11 megs
sroute: Total Peak Memory used = 331.99 megs
<CMD> setNanoRouteMode -routeAllowPowerGroundPin true
<CMD> addCTSCellList CLKBUF1
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList CLKBUF1
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList CLKBUF1 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=342.0M) ***
*** End createClockTreeSpec (cpu=0:00:00.5, real=0:00:01.0, mem=342.0M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)

**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.14647(V=0.14945 H=0.14349) (ff/um) [0.00014647]
Est. Res                : 0.25(V=0.233333 H=0.266667)(ohm/um) [0.00025]
Est. Via Res            : 0(ohm) [0]
Est. Via Cap            : 0(ff)
M1(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M3(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.267(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M4(V) w=0.3(um) s=0.3(um) p=0.8(um) es=1.3(um) cap=0.149(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M5(H) w=0.3(um) s=0.3(um) p=1(um) es=1.7(um) cap=0.143(ff/um) res=0.233(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.5(um) s=0.5(um) p=1.6(um) es=2.7(um) cap=0.133(ff/um) res=0.06(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=342.0M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

changeClockStatus Option :  -all -fixedBuffers 
*** Changed status on (4541) instances, and (0) nets in Clock clks.clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=342.0M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...

deleteClockTree Option :  -all 
*** 252 Buffers found to be either having FIXED attribute or constraints on it. deleteClockTree may not delete them.*** 
*** Use changeClockStatus to change the FIXED status. ***
*** Removed (0) buffers and (0) inverters in Clock clks.clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 342.004M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=342.0M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M2. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M3. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M4. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M5. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}**WARN: (ENCCK-7108):	RouteType 'FE_CTS_DEFAULT_LEAF' has no via cells defined for layer M6. Using vias from default RouteType 'FE_CTS_DEFAULT'.

{DETAILMESSAGE}Checking spec file integrity...


ckSynthesis Option :  -report clock_report/clock.report -forceReconvergent -breakLoop 
***** Allocate Placement Memory Finished (MEM: 342.004M)

Start to trace clock trees ...
*** Begin Tracer (mem=342.0M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=344.4M) ***
***** Allocate Obstruction Memory  Finished (MEM: 344.398M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          48(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          48(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          1160(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          44.7(ps) (derived from CLKBUF1)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          39.500000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 153.2(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKBUF1) 
Nr. Subtrees                    : 253
Nr. Sinks                       : 4289
Nr.          Rising  Sync Pins  : 4289
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (tx_core/tx_rs/U155/A)
Output_Pin: (tx_core/tx_rs/U155/Y)
Output_Net: (tx_core/tx_rs/n151)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 1

Input_Pin:  (tx_core/tx_rs/U152/A)
Output_Pin: (tx_core/tx_rs/U152/Y)
Output_Net: (tx_core/tx_rs/n150)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n150 (12-leaf) (mem=344.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=1[300,302*] N12 B1 G1 A1(1.0) L[2,2] score=37040 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n150 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 2

Input_Pin:  (tx_core/tx_rs/U151/A)
Output_Pin: (tx_core/tx_rs/U151/Y)
Output_Net: (tx_core/tx_rs/n149)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 3

Input_Pin:  (tx_core/tx_rs/U149/A)
Output_Pin: (tx_core/tx_rs/U149/Y)
Output_Net: (tx_core/tx_rs/n148)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n148 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[203,204*] trVio=S0(2)ps N12 B0 G1 A0(0.0) L[1,1] score=27176 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n148 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*  sink: max rise/fall tran=[200,171], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 4

Input_Pin:  (tx_core/tx_rs/U148/A)
Output_Pin: (tx_core/tx_rs/U148/Y)
Output_Net: (tx_core/tx_rs/n147)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n147 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[308,310*] N12 B1 G1 A1(1.0) L[2,2] score=37902 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n147 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 5

Input_Pin:  (tx_core/tx_rs/U147/A)
Output_Pin: (tx_core/tx_rs/U147/Y)
Output_Net: (tx_core/tx_rs/n146)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 6

Input_Pin:  (tx_core/tx_rs/U146/A)
Output_Pin: (tx_core/tx_rs/U146/Y)
Output_Net: (tx_core/tx_rs/n142)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 7

Input_Pin:  (tx_core/tx_rs/U145/A)
Output_Pin: (tx_core/tx_rs/U145/Y)
Output_Net: (tx_core/tx_rs/n141)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n141 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[336,340*] N12 B1 G1 A1(1.0) L[2,2] score=40937 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n141 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 8

Input_Pin:  (tx_core/tx_rs/U144/A)
Output_Pin: (tx_core/tx_rs/U144/Y)
Output_Net: (tx_core/tx_rs/n140)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 9

Input_Pin:  (tx_core/tx_rs/U143/A)
Output_Pin: (tx_core/tx_rs/U143/Y)
Output_Net: (tx_core/tx_rs/n139)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n139 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[201,206*] N12 B0 G1 A0(0.0) L[1,1] score=27324 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n139 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 10

Input_Pin:  (tx_core/tx_rs/U142/A)
Output_Pin: (tx_core/tx_rs/U142/Y)
Output_Net: (tx_core/tx_rs/n138)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 11

Input_Pin:  (tx_core/tx_rs/U141/A)
Output_Pin: (tx_core/tx_rs/U141/Y)
Output_Net: (tx_core/tx_rs/n134)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 12

Input_Pin:  (tx_core/tx_rs/U140/A)
Output_Pin: (tx_core/tx_rs/U140/Y)
Output_Net: (tx_core/tx_rs/n133)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n133 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[205,208*] trVio=S4(51)ps N12 B0 G1 A0(0.0) L[1,1] score=28010 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n133 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*  sink: max rise/fall tran=[204,174], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 13

Input_Pin:  (tx_core/tx_rs/U139/A)
Output_Pin: (tx_core/tx_rs/U139/Y)
Output_Net: (tx_core/tx_rs/n132)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n132 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[330,331*] N12 B1 G1 A1(1.0) L[2,2] score=40025 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n132 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 14

Input_Pin:  (tx_core/tx_rs/U138/A)
Output_Pin: (tx_core/tx_rs/U138/Y)
Output_Net: (tx_core/tx_rs/n131)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n131 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[323,326*] N12 B1 G1 A1(1.0) L[2,2] score=39533 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n131 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 15

Input_Pin:  (tx_core/tx_rs/U136/A)
Output_Pin: (tx_core/tx_rs/U136/Y)
Output_Net: (tx_core/tx_rs/n130)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 16

Input_Pin:  (tx_core/tx_rs/U135/A)
Output_Pin: (tx_core/tx_rs/U135/Y)
Output_Net: (tx_core/tx_rs/n129)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 17

Input_Pin:  (tx_core/tx_rs/U134/A)
Output_Pin: (tx_core/tx_rs/U134/Y)
Output_Net: (tx_core/tx_rs/n128)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n128 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[311,313*] N12 B1 G1 A1(1.0) L[2,2] score=38158 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n128 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 18

Input_Pin:  (tx_core/tx_rs/U133/A)
Output_Pin: (tx_core/tx_rs/U133/Y)
Output_Net: (tx_core/tx_rs/n127)   
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 19

Input_Pin:  (tx_core/tx_rs/U132/A)
Output_Pin: (tx_core/tx_rs/U132/Y)
Output_Net: (tx_core/tx_rs/n126)   
**** CK_START: TopDown Tree Construction for tx_core/tx_rs/n126 (12-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[312,314*] N12 B1 G1 A1(1.0) L[2,2] score=38248 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_rs/n126 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 20

Input_Pin:  (tx_core/tx_crc/crcpkt2/U396/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U396/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n324)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n324 (31-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=19[439,458*] N31 B2 G1 A2(2.0) L[2,2] score=53826 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n324 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 21

Input_Pin:  (tx_core/tx_crc/crcpkt2/U395/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U395/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n308)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n308 (28-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=39[568,607*] N28 B6 G1 A6(6.0) L[3,3] score=70163 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n308 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 22

Input_Pin:  (tx_core/tx_crc/crcpkt2/U394/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U394/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n316)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n316 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=19[544,563*] N36 B6 G1 A6(6.0) L[3,3] score=65480 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n316 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 23

Input_Pin:  (tx_core/tx_crc/crcpkt2/U393/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U393/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n314)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n314 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[453,470*] N36 B2 G1 A2(2.0) L[2,2] score=54951 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n314 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 24

Input_Pin:  (tx_core/tx_crc/crcpkt2/U392/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U392/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n312)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n312 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=3[428,431*] N36 B2 G1 A2(2.0) L[2,2] score=50863 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n312 (cpu=0:00:00.3, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 25

Input_Pin:  (tx_core/tx_crc/crcpkt2/U391/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U391/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n313)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n313 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=11[417,428*] trVio=B16(64)ps N36 B4 G1 A4(4.0) L[2,2] score=52374 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n313 (cpu=0:00:00.1, real=0:00:01.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*buffer: max rise/fall tran=[217,184], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 26

Input_Pin:  (tx_core/tx_crc/crcpkt2/U390/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U390/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n315)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n315 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=24[389,413*] N36 B3 G1 A3(3.0) L[2,2] score=49438 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n315 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 27

Input_Pin:  (tx_core/tx_crc/crcpkt2/U389/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U389/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n309)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n309 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[591,607*] N36 B4 G1 A4(4.0) L[3,3] score=68842 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n309 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 28

Input_Pin:  (tx_core/tx_crc/crcpkt2/U388/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U388/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n310)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n310 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=16[422,437*] N36 B2 G1 A2(2.0) L[2,2] score=51675 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n310 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 29

Input_Pin:  (tx_core/tx_crc/crcpkt2/U387/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U387/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n311)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n311 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[402,415*] N36 B2 G1 A2(2.0) L[2,2] score=49394 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n311 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 30

Input_Pin:  (tx_core/tx_crc/crcpkt2/U386/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U386/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n322)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n322 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[489,503*] trVio=B25(77)ps N36 B3 G1 A3(3.0) L[2,2] score=60875 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n322 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*buffer: max rise/fall tran=[227,192], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 31

Input_Pin:  (tx_core/tx_crc/crcpkt2/U385/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U385/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n320)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n320 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=18[486,504*] trVio=B0(1)S5(115)ps N36 B2 G1 A2(2.0) L[2,2] score=59050 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n320 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*  sink: max rise/fall tran=[206,172], (bnd=200ps) 
*buffer: max rise/fall tran=[202,172], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 32

Input_Pin:  (tx_core/tx_crc/crcpkt2/U384/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U384/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n321)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n321 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=28[561,589*] N36 B5 G1 A5(5.0) L[3,3] score=67340 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n321 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 33

Input_Pin:  (tx_core/tx_crc/crcpkt2/U383/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U383/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n323)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n323 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=27[469,496*] trVio=B22(67)ps N36 B3 G1 A3(3.0) L[2,2] score=60066 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n323 (cpu=0:00:00.1, real=0:00:01.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*buffer: max rise/fall tran=[223,189], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 34

Input_Pin:  (tx_core/tx_crc/crcpkt2/U382/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U382/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n318)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n318 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=20[558,579*] N36 B6 G1 A6(6.0) L[3,3] score=67048 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n318 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 35

Input_Pin:  (tx_core/tx_crc/crcpkt2/U381/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U381/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n317)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n317 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[461,471*] N36 B2 G1 A2(2.0) L[2,2] score=54985 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n317 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 36

Input_Pin:  (tx_core/tx_crc/crcpkt2/U380/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U380/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n319 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=11[560,571*] N36 B6 G1 A6(6.0) L[3,3] score=66163 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n319 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 37

Input_Pin:  (tx_core/tx_crc/crcpkt2/U379/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U379/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n306)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n306 (13-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[409,418*] N13 B2 G1 A2(2.0) L[2,2] score=49653 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n306 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 38

Input_Pin:  (tx_core/tx_crc/crcpkt2/U378/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U378/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n305)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n305 (13-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[393,397*] N13 B2 G1 A2(2.0) L[2,2] score=47462 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n305 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 39

Input_Pin:  (tx_core/tx_crc/crcpkt2/U377/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U377/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n304)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n304 (13-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[393,396*] N13 B2 G1 A2(2.0) L[2,2] score=47403 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n304 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 40

Input_Pin:  (tx_core/tx_crc/crcpkt2/U376/A)
Output_Pin: (tx_core/tx_crc/crcpkt2/U376/Y)
Output_Net: (tx_core/tx_crc/crcpkt2/n307)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n307 (13-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=17[360,377*] N13 B2 G1 A2(2.0) L[2,2] score=45641 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt2/n307 (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 41

Input_Pin:  (tx_core/tx_crc/crcpkt1/U405/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U405/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n323)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n323 (31-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=20[421,442*] N31 B2 G1 A2(2.0) L[2,2] score=52174 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n323 (cpu=0:00:00.1, real=0:00:01.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 42

Input_Pin:  (tx_core/tx_crc/crcpkt1/U404/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U404/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n307)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n307 (28-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[459,474*] trVio=B20(62)ps N28 B3 G1 A3(3.0) L[2,2] score=57489 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n307 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*buffer: max rise/fall tran=[220,186], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 43

Input_Pin:  (tx_core/tx_crc/crcpkt1/U403/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U403/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n315)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n315 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=16[433,449*] trVio=B23(92)ps N36 B4 G1 A4(4.0) L[2,2] score=55265 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n315 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*buffer: max rise/fall tran=[223,189], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 44

Input_Pin:  (tx_core/tx_crc/crcpkt1/U402/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U402/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n313)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n313 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=27[456,483*] trVio=B14(43)ps N36 B3 G1 A3(3.0) L[2,2] score=57943 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n313 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

*buffer: max rise/fall tran=[214,182], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 45

Input_Pin:  (tx_core/tx_crc/crcpkt1/U401/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U401/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n311)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n311 (36-leaf) (mem=344.4M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[417,429*] N36 B3 G1 A3(3.0) L[2,2] score=50869 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n311 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 46

Input_Pin:  (tx_core/tx_crc/crcpkt1/U400/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U400/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n312)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n312 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[400,417*] N36 B2 G1 A2(2.0) L[2,2] score=49681 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n312 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 47

Input_Pin:  (tx_core/tx_crc/crcpkt1/U399/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U399/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n314)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n314 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=13[436,449*] N36 B2 G1 A2(2.0) L[2,2] score=52822 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n314 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
SubTree No: 48

Input_Pin:  (tx_core/tx_crc/crcpkt1/U398/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U398/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n308)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n308 (36-leaf) (mem=344.4M)

Total 4 topdown clustering. 
Trig. Edge Skew=36[418,454*] N36 B2 G1 A2(2.0) L[2,2] score=53692 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n308 (cpu=0:00:00.1, real=0:00:00.0, mem=344.4M)



**** CK_START: Update Database (mem=344.4M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.4M)
**** CK_START: Macro Models Generation (mem=344.4M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 49

Input_Pin:  (tx_core/tx_crc/crcpkt1/U397/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U397/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n309)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n309 (36-leaf) (mem=344.5M)

Total 4 topdown clustering. 
Trig. Edge Skew=8[411,420*] N36 B2 G1 A2(2.0) L[2,2] score=49808 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n309 (cpu=0:00:00.1, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 50

Input_Pin:  (tx_core/tx_crc/crcpkt1/U396/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U396/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n310)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n310 (36-leaf) (mem=344.5M)

Total 4 topdown clustering. 
Trig. Edge Skew=9[411,420*] N36 B2 G1 A2(2.0) L[2,2] score=49857 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n310 (cpu=0:00:00.1, real=0:00:01.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 51

Input_Pin:  (tx_core/tx_crc/crcpkt1/U395/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U395/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n321)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n321 (36-leaf) (mem=344.5M)

Total 4 topdown clustering. 
Trig. Edge Skew=22[445,467*] trVio=B24(97)ps N36 B4 G1 A4(4.0) L[2,2] score=57357 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n321 (cpu=0:00:00.1, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

*buffer: max rise/fall tran=[226,191], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 52

Input_Pin:  (tx_core/tx_crc/crcpkt1/U394/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U394/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n319 (36-leaf) (mem=344.5M)

Total 4 topdown clustering. 
Trig. Edge Skew=21[548,570*] N36 B6 G1 A6(6.0) L[3,3] score=66143 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n319 (cpu=0:00:00.1, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 53

Input_Pin:  (tx_core/tx_crc/crcpkt1/U393/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U393/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n320)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n320 (36-leaf) (mem=344.5M)

Total 4 topdown clustering. 
Trig. Edge Skew=26[444,470*] N36 B2 G1 A2(2.0) L[2,2] score=55091 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n320 (cpu=0:00:00.1, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 54

Input_Pin:  (tx_core/tx_crc/crcpkt1/U392/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U392/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n322)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n322 (36-leaf) (mem=344.5M)

Total 4 topdown clustering. 
Trig. Edge Skew=16[424,440*] N36 B2 G1 A2(2.0) L[2,2] score=52000 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n322 (cpu=0:00:00.1, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 55

Input_Pin:  (tx_core/tx_crc/crcpkt1/U391/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U391/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n317)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n317 (36-leaf) (mem=344.5M)

Total 4 topdown clustering. 
Trig. Edge Skew=7[499,506*] trVio=B17(34)S4(82)ps N36 B2 G1 A2(2.0) L[2,2] score=60693 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n317 (cpu=0:00:00.1, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

*  sink: max rise/fall tran=[205,171], (bnd=200ps) 
*buffer: max rise/fall tran=[217,185], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 56

Input_Pin:  (tx_core/tx_crc/crcpkt1/U390/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U390/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n316)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n316 (36-leaf) (mem=344.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[559,571*] N36 B4 G1 A4(4.0) L[3,3] score=65254 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n316 (cpu=0:00:00.1, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 57

Input_Pin:  (tx_core/tx_crc/crcpkt1/U389/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U389/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n318)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n318 (36-leaf) (mem=344.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=30[451,481*] trVio=B13(39)ps N36 B3 G1 A3(3.0) L[2,2] score=57668 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n318 (cpu=0:00:00.1, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

*buffer: max rise/fall tran=[214,182], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 58

Input_Pin:  (tx_core/tx_crc/crcpkt1/U388/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U388/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n305)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n305 (13-leaf) (mem=344.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[395,398*] N13 B2 G1 A2(2.0) L[2,2] score=47620 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n305 (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
SubTree No: 59

Input_Pin:  (tx_core/tx_crc/crcpkt1/U387/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U387/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n304)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n304 (13-leaf) (mem=344.5M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[385,399*] N13 B2 G1 A2(2.0) L[2,2] score=47783 cpu=0:00:00.0 mem=344M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n304 (cpu=0:00:00.0, real=0:00:01.0, mem=344.5M)



**** CK_START: Update Database (mem=344.5M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.5M)
**** CK_START: Macro Models Generation (mem=344.5M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
SubTree No: 60

Input_Pin:  (tx_core/tx_crc/crcpkt1/U386/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U386/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n303)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n303 (13-leaf) (mem=344.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[366,379*] N13 B2 G1 A2(2.0) L[2,2] score=45850 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n303 (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)



**** CK_START: Update Database (mem=344.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
**** CK_START: Macro Models Generation (mem=344.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
SubTree No: 61

Input_Pin:  (tx_core/tx_crc/crcpkt1/U385/A)
Output_Pin: (tx_core/tx_crc/crcpkt1/U385/Y)
Output_Net: (tx_core/tx_crc/crcpkt1/n306)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n306 (13-leaf) (mem=344.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=18[358,376*] N13 B2 G1 A2(2.0) L[2,2] score=45632 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt1/n306 (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)



**** CK_START: Update Database (mem=344.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
**** CK_START: Macro Models Generation (mem=344.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
SubTree No: 62

Input_Pin:  (tx_core/tx_crc/crcpkt0/U398/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U398/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n326)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n326 (31-leaf) (mem=344.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=30[421,451*] N31 B2 G1 A2(2.0) L[2,2] score=53251 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n326 (cpu=0:00:00.1, real=0:00:00.0, mem=344.6M)



**** CK_START: Update Database (mem=344.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
**** CK_START: Macro Models Generation (mem=344.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
SubTree No: 63

Input_Pin:  (tx_core/tx_crc/crcpkt0/U397/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U397/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n310)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n310 (28-leaf) (mem=344.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=21[454,475*] N28 B2 G1 A2(2.0) L[2,2] score=55562 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n310 (cpu=0:00:00.1, real=0:00:00.0, mem=344.6M)



**** CK_START: Update Database (mem=344.6M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
**** CK_START: Macro Models Generation (mem=344.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
SubTree No: 64

Input_Pin:  (tx_core/tx_crc/crcpkt0/U396/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U396/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n318)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n318 (36-leaf) (mem=344.6M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[563,580*] N36 B6 G1 A6(6.0) L[3,3] score=67094 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n318 (cpu=0:00:00.1, real=0:00:00.0, mem=344.6M)



**** CK_START: Update Database (mem=344.6M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
**** CK_START: Macro Models Generation (mem=344.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
SubTree No: 65

Input_Pin:  (tx_core/tx_crc/crcpkt0/U395/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U395/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n316)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n316 (36-leaf) (mem=344.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=23[428,451*] trVio=B0(2)ps N36 B3 G1 A3(3.0) L[2,2] score=53286 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n316 (cpu=0:00:00.1, real=0:00:00.0, mem=344.6M)



**** CK_START: Update Database (mem=344.6M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
**** CK_START: Macro Models Generation (mem=344.6M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.6M)
SubTree No: 66

Input_Pin:  (tx_core/tx_crc/crcpkt0/U394/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U394/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n314)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n314 (36-leaf) (mem=344.6M)

Total 3 topdown clustering. 
Trig. Edge Skew=21[407,428*] N36 B3 G1 A3(3.0) L[2,2] score=50856 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n314 (cpu=0:00:00.2, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 67

Input_Pin:  (tx_core/tx_crc/crcpkt0/U393/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U393/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n315)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n315 (36-leaf) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=25[395,420*] N36 B2 G1 A2(2.0) L[2,2] score=50106 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n315 (cpu=0:00:00.2, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 68

Input_Pin:  (tx_core/tx_crc/crcpkt0/U392/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U392/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n317)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n317 (36-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=21[402,422*] N36 B3 G1 A3(3.0) L[2,2] score=50313 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n317 (cpu=0:00:00.1, real=0:00:01.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 69

Input_Pin:  (tx_core/tx_crc/crcpkt0/U391/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U391/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n311)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n311 (36-leaf) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=24[416,439*] trVio=S0(16)ps N36 B2 G1 A2(2.0) L[2,2] score=52075 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n311 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

*  sink: max rise/fall tran=[201,168], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 70

Input_Pin:  (tx_core/tx_crc/crcpkt0/U390/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U390/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n312)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n312 (36-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[419,435*] N36 B3 G1 A3(3.0) L[2,2] score=51534 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n312 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 71

Input_Pin:  (tx_core/tx_crc/crcpkt0/U389/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U389/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n313)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n313 (36-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[421,432*] trVio=B8(25)ps N36 B3 G1 A3(3.0) L[2,2] score=51957 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n313 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

*buffer: max rise/fall tran=[209,178], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 72

Input_Pin:  (tx_core/tx_crc/crcpkt0/U388/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U388/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n324)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n324 (36-leaf) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=33[548,581*] N36 B6 G1 A6(6.0) L[3,3] score=67479 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n324 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 73

Input_Pin:  (tx_core/tx_crc/crcpkt0/U387/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U387/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n322)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n322 (36-leaf) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=12[568,580*] N36 B6 G1 A6(6.0) L[3,3] score=67014 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n322 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 74

Input_Pin:  (tx_core/tx_crc/crcpkt0/U386/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U386/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n323)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n323 (36-leaf) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=36[433,468*] N36 B2 G1 A2(2.0) L[2,2] score=55085 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n323 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 75

Input_Pin:  (tx_core/tx_crc/crcpkt0/U385/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U385/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n325)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n325 (36-leaf) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=28[411,439*] trVio=S3(64)ps N36 B2 G1 A2(2.0) L[2,2] score=52425 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n325 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

*  sink: max rise/fall tran=[204,170], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 76

Input_Pin:  (tx_core/tx_crc/crcpkt0/U384/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U384/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n320)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n320 (36-leaf) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=14[531,545*] N36 B6 G1 A6(6.0) L[3,3] score=63564 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n320 (cpu=0:00:00.1, real=0:00:01.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 77

Input_Pin:  (tx_core/tx_crc/crcpkt0/U383/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U383/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n319)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n319 (36-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=19[462,481*] trVio=B24(74)ps N36 B3 G1 A3(3.0) L[2,2] score=58653 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n319 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

*buffer: max rise/fall tran=[225,191], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 78

Input_Pin:  (tx_core/tx_crc/crcpkt0/U382/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U382/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n321)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n321 (36-leaf) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=17[536,554*] N36 B6 G1 A6(6.0) L[3,3] score=64493 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n321 (cpu=0:00:00.1, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
6 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 79

Input_Pin:  (tx_core/tx_crc/crcpkt0/U381/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U381/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n308)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n308 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[391,402*] N13 B2 G1 A2(2.0) L[2,2] score=48073 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n308 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 80

Input_Pin:  (tx_core/tx_crc/crcpkt0/U380/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U380/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n307)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n307 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=20[407,427*] N13 B2 G1 A2(2.0) L[2,2] score=50714 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n307 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 81

Input_Pin:  (tx_core/tx_crc/crcpkt0/U379/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U379/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n306)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n306 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[412,422*] N13 B2 G1 A2(2.0) L[2,2] score=50080 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n306 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 82

Input_Pin:  (tx_core/tx_crc/crcpkt0/U378/A)
Output_Pin: (tx_core/tx_crc/crcpkt0/U378/Y)
Output_Net: (tx_core/tx_crc/crcpkt0/n309)   
**** CK_START: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n309 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[358,370*] N13 B2 G1 A2(2.0) L[2,2] score=44929 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/tx_crc/crcpkt0/n309 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 83

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/U22/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U22/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/n38)   
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 84

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/U21/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U21/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/n37)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n37 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[359,367*] N13 B2 G1 A2(2.0) L[2,2] score=44541 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n37 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 85

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/U20/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U20/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/n33)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n33 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[353,366*] N13 B2 G1 A2(2.0) L[2,2] score=44546 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n33 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 86

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/U19/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U19/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/n35)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n35 (12-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[340,345*] N12 B2 G1 A2(2.0) L[2,2] score=42336 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n35 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 87

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/U18/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U18/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/n34)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n34 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[351,363*] N13 B2 G1 A2(2.0) L[2,2] score=44178 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n34 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 88

Input_Pin:  (tx_core/axi_master/link_addr_2_fifo/U17/A)
Output_Pin: (tx_core/axi_master/link_addr_2_fifo/U17/Y)
Output_Net: (tx_core/axi_master/link_addr_2_fifo/n36)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n36 (12-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[349,354*] N12 B2 G1 A2(2.0) L[2,2] score=43240 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_2_fifo/n36 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 89

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/U20/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U20/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/n35)   
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 90

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/U19/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U19/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/n34)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n34 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[373,386*] N13 B2 G1 A2(2.0) L[2,2] score=46581 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n34 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 91

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/U18/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U18/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/n30)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n30 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=14[347,361*] N13 B2 G1 A2(2.0) L[2,2] score=44019 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n30 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 92

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/U17/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U17/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/n32)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n32 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[350,364*] N13 B2 G1 A2(2.0) L[2,2] score=44272 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n32 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 93

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/U16/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U16/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/n31)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n31 (13-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[373,378*] N13 B2 G1 A2(2.0) L[2,2] score=45656 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n31 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 94

Input_Pin:  (tx_core/axi_master/link_addr_0_fifo/U15/A)
Output_Pin: (tx_core/axi_master/link_addr_0_fifo/U15/Y)
Output_Net: (tx_core/axi_master/link_addr_0_fifo/n33)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n33 (12-leaf) (mem=344.9M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[352,353*] N12 B2 G1 A2(2.0) L[2,2] score=43075 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_0_fifo/n33 (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)



**** CK_START: Update Database (mem=344.9M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
**** CK_START: Macro Models Generation (mem=344.9M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=344.9M)
SubTree No: 95

Input_Pin:  (tx_core/axi_master/U252/A)
Output_Pin: (tx_core/axi_master/U252/Y)
Output_Net: (tx_core/axi_master/n208)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n208 (58-leaf) (12 macro model) (mem=344.9M)

Total 4 topdown clustering. 
Trig. Edge Skew=58[773,832*] N58 B13 G13 A13(13.0) L[2,4] C0/2 score=95024 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n208 (cpu=0:00:00.3, real=0:00:01.0, mem=345.0M)



**** CK_START: Update Database (mem=345.0M)
13 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.0M)
**** CK_START: Macro Models Generation (mem=345.0M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
SubTree No: 96

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/U18/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U18/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/n34)   
**** CK_START: Macro Models Generation (mem=345.1M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
SubTree No: 97

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/U17/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U17/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/n33)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n33 (13-leaf) (mem=345.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[373,385*] N13 B2 G1 A2(2.0) L[2,2] score=46401 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n33 (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)



**** CK_START: Update Database (mem=345.1M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
**** CK_START: Macro Models Generation (mem=345.1M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
SubTree No: 98

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/U16/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U16/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/n29)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n29 (13-leaf) (mem=345.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[353,368*] N13 B2 G1 A2(2.0) L[2,2] score=44753 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n29 (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)



**** CK_START: Update Database (mem=345.1M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
**** CK_START: Macro Models Generation (mem=345.1M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
SubTree No: 99

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/U15/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U15/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/n31)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n31 (13-leaf) (mem=345.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[351,367*] N13 B2 G1 A2(2.0) L[2,2] score=44638 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n31 (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)



**** CK_START: Update Database (mem=345.1M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
**** CK_START: Macro Models Generation (mem=345.1M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
SubTree No: 100

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/U14/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U14/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/n30)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n30 (13-leaf) (mem=345.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=19[360,379*] N13 B2 G1 A2(2.0) L[2,2] score=45946 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n30 (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)



**** CK_START: Update Database (mem=345.1M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
**** CK_START: Macro Models Generation (mem=345.1M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
SubTree No: 101

Input_Pin:  (tx_core/axi_master/link_addr_1_fifo/U13/A)
Output_Pin: (tx_core/axi_master/link_addr_1_fifo/U13/Y)
Output_Net: (tx_core/axi_master/link_addr_1_fifo/n32)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n32 (13-leaf) (mem=345.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[354,367*] N13 B2 G1 A2(2.0) L[2,2] score=44602 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/link_addr_1_fifo/n32 (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)



**** CK_START: Update Database (mem=345.1M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
**** CK_START: Macro Models Generation (mem=345.1M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.1M)
SubTree No: 102

Input_Pin:  (tx_core/axi_master/U251/A)
Output_Pin: (tx_core/axi_master/U251/Y)
Output_Net: (tx_core/axi_master/n207)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n207 (66-leaf) (6 macro model) (mem=345.1M)

Total 4 topdown clustering. 
Trig. Edge Skew=77[663,740*] N66 B7 G7 A7(7.0) L[2,3] C0/2 score=85486 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n207 (cpu=0:00:00.2, real=0:00:00.0, mem=345.2M)



**** CK_START: Update Database (mem=345.2M)
7 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.2M)
**** CK_START: Macro Models Generation (mem=345.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.2M)
SubTree No: 103

Input_Pin:  (tx_core/axi_master/U250/A)
Output_Pin: (tx_core/axi_master/U250/Y)
Output_Net: (tx_core/axi_master/n206)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n206 (61-leaf) (mem=345.2M)

Total 4 topdown clustering. 
Trig. Edge Skew=22[441,463*] trVio=B8(34)ps N61 B4 G1 A4(4.0) L[2,2] score=55340 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n206 (cpu=0:00:00.2, real=0:00:00.0, mem=345.2M)



**** CK_START: Update Database (mem=345.2M)
4 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.2M)
**** CK_START: Macro Models Generation (mem=345.2M)

*buffer: max rise/fall tran=[209,178], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.2M)
SubTree No: 104

Input_Pin:  (tx_core/axi_master/U249/A)
Output_Pin: (tx_core/axi_master/U249/Y)
Output_Net: (tx_core/axi_master/n205)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n205 (61-leaf) (mem=345.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=23[455,478*] N61 B3 G1 A3(3.0) L[2,2] score=55933 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n205 (cpu=0:00:00.2, real=0:00:00.0, mem=345.2M)



**** CK_START: Update Database (mem=345.2M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.2M)
**** CK_START: Macro Models Generation (mem=345.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.2M)
SubTree No: 105

Input_Pin:  (tx_core/axi_master/U248/A)
Output_Pin: (tx_core/axi_master/U248/Y)
Output_Net: (tx_core/axi_master/n204)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n204 (61-leaf) (mem=345.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=30[489,519*] trVio=B24(72)S11(295)ps N61 B3 G1 A3(3.0) L[2,2] score=63722 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n204 (cpu=0:00:00.2, real=0:00:01.0, mem=345.2M)



**** CK_START: Update Database (mem=345.2M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.2M)
**** CK_START: Macro Models Generation (mem=345.2M)

*  sink: max rise/fall tran=[212,177], (bnd=200ps) 
*buffer: max rise/fall tran=[224,190], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.2M)
SubTree No: 106

Input_Pin:  (tx_core/axi_master/U247/A)
Output_Pin: (tx_core/axi_master/U247/Y)
Output_Net: (tx_core/axi_master/n203)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n203 (61-leaf) (mem=345.2M)

Total 4 topdown clustering. 
Trig. Edge Skew=18[516,533*] N61 B8 G1 A8(8.0) L[3,3] score=62575 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n203 (cpu=0:00:00.3, real=0:00:00.0, mem=345.3M)



**** CK_START: Update Database (mem=345.3M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.3M)
**** CK_START: Macro Models Generation (mem=345.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.3M)
SubTree No: 107

Input_Pin:  (tx_core/axi_master/U246/A)
Output_Pin: (tx_core/axi_master/U246/Y)
Output_Net: (tx_core/axi_master/n202)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n202 (61-leaf) (mem=345.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=29[475,504*] trVio=B10(30)S8(300)ps N61 B3 G1 A3(3.0) L[2,2] score=60401 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n202 (cpu=0:00:00.2, real=0:00:00.0, mem=345.3M)



**** CK_START: Update Database (mem=345.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.3M)
**** CK_START: Macro Models Generation (mem=345.3M)

*  sink: max rise/fall tran=[209,175], (bnd=200ps) 
*buffer: max rise/fall tran=[211,180], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.3M)
SubTree No: 108

Input_Pin:  (tx_core/axi_master/U245/A)
Output_Pin: (tx_core/axi_master/U245/Y)
Output_Net: (tx_core/axi_master/n201)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n201 (61-leaf) (mem=345.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=21[495,516*] trVio=B20(61)S4(115)ps N61 B3 G1 A3(3.0) L[2,2] score=62253 cpu=0:00:00.0 mem=345M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n201 (cpu=0:00:00.2, real=0:00:00.0, mem=345.3M)



**** CK_START: Update Database (mem=345.3M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=345.3M)
**** CK_START: Macro Models Generation (mem=345.3M)

*  sink: max rise/fall tran=[205,171], (bnd=200ps) 
*buffer: max rise/fall tran=[220,187], (bnd=200ps) 
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=345.3M)
SubTree No: 109

Input_Pin:  (tx_core/axi_master/U244/A)
Output_Pin: (tx_core/axi_master/U244/Y)
Output_Net: (tx_core/axi_master/n200)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n200 (61-leaf) (mem=345.3M)

Total 4 topdown clustering. 
Trig. Edge Skew=29[505,534*] N61 B8 G1 A8(8.0) L[3,3] score=62774 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n200 (cpu=0:00:00.5, real=0:00:01.0, mem=345.9M)



**** CK_START: Update Database (mem=345.9M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.1M)
**** CK_START: Macro Models Generation (mem=346.1M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.1M)
SubTree No: 110

Input_Pin:  (tx_core/axi_master/U243/A)
Output_Pin: (tx_core/axi_master/U243/Y)
Output_Net: (tx_core/axi_master/n199)   
**** CK_START: TopDown Tree Construction for tx_core/axi_master/n199 (61-leaf) (mem=346.1M)

Total 4 topdown clustering. 
Trig. Edge Skew=26[532,559*] N61 B8 G1 A8(8.0) L[3,3] score=65248 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/axi_master/n199 (cpu=0:00:00.6, real=0:00:00.0, mem=346.1M)



**** CK_START: Update Database (mem=346.1M)
8 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 111

Input_Pin:  (tx_core/dma_reg_tx/U1501/A)
Output_Pin: (tx_core/dma_reg_tx/U1501/Y)
Output_Net: (tx_core/dma_reg_tx/n3686)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 112

Input_Pin:  (tx_core/dma_reg_tx/U1488/A)
Output_Pin: (tx_core/dma_reg_tx/U1488/Y)
Output_Net: (tx_core/dma_reg_tx/n3685)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3685 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[336,338*] N12 B1 G1 A1(1.0) L[2,2] score=40682 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3685 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 113

Input_Pin:  (tx_core/dma_reg_tx/U1487/A)
Output_Pin: (tx_core/dma_reg_tx/U1487/Y)
Output_Net: (tx_core/dma_reg_tx/n3684)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3684 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[337,339*] N12 B1 G1 A1(1.0) L[2,2] score=40798 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3684 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 114

Input_Pin:  (tx_core/dma_reg_tx/U1636/A)
Output_Pin: (tx_core/dma_reg_tx/U1636/Y)
Output_Net: (tx_core/dma_reg_tx/n3687)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 115

Input_Pin:  (tx_core/dma_reg_tx/U1486/A)
Output_Pin: (tx_core/dma_reg_tx/U1486/Y)
Output_Net: (tx_core/dma_reg_tx/n3683)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3683 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[333,336*] N12 B1 G1 A1(1.0) L[2,2] score=40514 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3683 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 116

Input_Pin:  (tx_core/dma_reg_tx/U1485/A)
Output_Pin: (tx_core/dma_reg_tx/U1485/Y)
Output_Net: (tx_core/dma_reg_tx/n3682)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3682 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[333,338*] N12 B1 G1 A1(1.0) L[2,2] score=40752 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3682 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 117

Input_Pin:  (tx_core/dma_reg_tx/U1484/A)
Output_Pin: (tx_core/dma_reg_tx/U1484/Y)
Output_Net: (tx_core/dma_reg_tx/n3681)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3681 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[348,350*] N12 B1 G1 A1(1.0) L[2,2] score=41950 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3681 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 118

Input_Pin:  (tx_core/dma_reg_tx/U1635/A)
Output_Pin: (tx_core/dma_reg_tx/U1635/Y)
Output_Net: (tx_core/dma_reg_tx/n3688)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 119

Input_Pin:  (tx_core/dma_reg_tx/U1483/A)
Output_Pin: (tx_core/dma_reg_tx/U1483/Y)
Output_Net: (tx_core/dma_reg_tx/n3680)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3680 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[337,342*] N12 B1 G1 A1(1.0) L[2,2] score=41110 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3680 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 120

Input_Pin:  (tx_core/dma_reg_tx/U1482/A)
Output_Pin: (tx_core/dma_reg_tx/U1482/Y)
Output_Net: (tx_core/dma_reg_tx/n3679)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3679 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[322,325*] N12 B1 G1 A1(1.0) L[2,2] score=39402 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3679 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 121

Input_Pin:  (tx_core/dma_reg_tx/U1481/A)
Output_Pin: (tx_core/dma_reg_tx/U1481/Y)
Output_Net: (tx_core/dma_reg_tx/n3678)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3678 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[359,363*] N12 B1 G1 A1(1.0) L[2,2] score=43229 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3678 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 122

Input_Pin:  (tx_core/dma_reg_tx/U1634/A)
Output_Pin: (tx_core/dma_reg_tx/U1634/Y)
Output_Net: (tx_core/dma_reg_tx/n3689)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 123

Input_Pin:  (tx_core/dma_reg_tx/U1730/A)
Output_Pin: (tx_core/dma_reg_tx/U1730/Y)
Output_Net: (tx_core/dma_reg_tx/n3579)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3579 (3-leaf) (3 macro model) (mem=346.2M)

Total 1 topdown clustering. 
Trig. Edge Skew=142[579,720*] N3 B1 G4 A1(1.0) L[1,2] C0/2 score=86132 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3579 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 124

Input_Pin:  (tx_core/dma_reg_tx/U1480/A)
Output_Pin: (tx_core/dma_reg_tx/U1480/Y)
Output_Net: (tx_core/dma_reg_tx/n3677)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3677 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=1[341,342*] N12 B1 G1 A1(1.0) L[2,2] score=41093 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3677 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 125

Input_Pin:  (tx_core/dma_reg_tx/U1479/A)
Output_Pin: (tx_core/dma_reg_tx/U1479/Y)
Output_Net: (tx_core/dma_reg_tx/n3676)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3676 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[327,332*] N12 B1 G1 A1(1.0) L[2,2] score=40117 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3676 (cpu=0:00:00.0, real=0:00:01.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 126

Input_Pin:  (tx_core/dma_reg_tx/U1478/A)
Output_Pin: (tx_core/dma_reg_tx/U1478/Y)
Output_Net: (tx_core/dma_reg_tx/n3675)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3675 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[344,356*] N12 B2 G1 A2(2.0) L[2,2] score=43518 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3675 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 127

Input_Pin:  (tx_core/dma_reg_tx/U1633/A)
Output_Pin: (tx_core/dma_reg_tx/U1633/Y)
Output_Net: (tx_core/dma_reg_tx/n3690)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 128

Input_Pin:  (tx_core/dma_reg_tx/U1477/A)
Output_Pin: (tx_core/dma_reg_tx/U1477/Y)
Output_Net: (tx_core/dma_reg_tx/n3674)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3674 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[370,373*] N12 B1 G1 A1(1.0) L[2,2] score=44199 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3674 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 129

Input_Pin:  (tx_core/dma_reg_tx/U1476/A)
Output_Pin: (tx_core/dma_reg_tx/U1476/Y)
Output_Net: (tx_core/dma_reg_tx/n3673)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3673 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[357,362*] N12 B1 G1 A1(1.0) L[2,2] score=43094 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3673 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 130

Input_Pin:  (tx_core/dma_reg_tx/U1475/A)
Output_Pin: (tx_core/dma_reg_tx/U1475/Y)
Output_Net: (tx_core/dma_reg_tx/n3672)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3672 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[344,347*] N12 B1 G1 A1(1.0) L[2,2] score=41587 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3672 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 131

Input_Pin:  (tx_core/dma_reg_tx/U1632/A)
Output_Pin: (tx_core/dma_reg_tx/U1632/Y)
Output_Net: (tx_core/dma_reg_tx/n3691)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 132

Input_Pin:  (tx_core/dma_reg_tx/U1474/A)
Output_Pin: (tx_core/dma_reg_tx/U1474/Y)
Output_Net: (tx_core/dma_reg_tx/n3671)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3671 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[360,364*] N12 B1 G1 A1(1.0) L[2,2] score=43373 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3671 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 133

Input_Pin:  (tx_core/dma_reg_tx/U1473/A)
Output_Pin: (tx_core/dma_reg_tx/U1473/Y)
Output_Net: (tx_core/dma_reg_tx/n3670)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3670 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[342,347*] N12 B1 G1 A1(1.0) L[2,2] score=41631 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3670 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 134

Input_Pin:  (tx_core/dma_reg_tx/U1472/A)
Output_Pin: (tx_core/dma_reg_tx/U1472/Y)
Output_Net: (tx_core/dma_reg_tx/n3669)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3669 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[351,359*] N12 B1 G1 A1(1.0) L[2,2] score=42861 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3669 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 135

Input_Pin:  (tx_core/dma_reg_tx/U1631/A)
Output_Pin: (tx_core/dma_reg_tx/U1631/Y)
Output_Net: (tx_core/dma_reg_tx/n3692)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 136

Input_Pin:  (tx_core/dma_reg_tx/U1729/A)
Output_Pin: (tx_core/dma_reg_tx/U1729/Y)
Output_Net: (tx_core/dma_reg_tx/n3580)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 137

Input_Pin:  (tx_core/dma_reg_tx/U1471/A)
Output_Pin: (tx_core/dma_reg_tx/U1471/Y)
Output_Net: (tx_core/dma_reg_tx/n3668)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3668 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[359,363*] N12 B1 G1 A1(1.0) L[2,2] score=43199 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3668 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 138

Input_Pin:  (tx_core/dma_reg_tx/U1470/A)
Output_Pin: (tx_core/dma_reg_tx/U1470/Y)
Output_Net: (tx_core/dma_reg_tx/n3667)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3667 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[342,349*] N12 B1 G1 A1(1.0) L[2,2] score=41864 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3667 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 139

Input_Pin:  (tx_core/dma_reg_tx/U1469/A)
Output_Pin: (tx_core/dma_reg_tx/U1469/Y)
Output_Net: (tx_core/dma_reg_tx/n3666)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3666 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[353,357*] N12 B1 G1 A1(1.0) L[2,2] score=42627 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3666 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 140

Input_Pin:  (tx_core/dma_reg_tx/U1630/A)
Output_Pin: (tx_core/dma_reg_tx/U1630/Y)
Output_Net: (tx_core/dma_reg_tx/n3693)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 141

Input_Pin:  (tx_core/dma_reg_tx/U1468/A)
Output_Pin: (tx_core/dma_reg_tx/U1468/Y)
Output_Net: (tx_core/dma_reg_tx/n3665)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3665 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[330,333*] N12 B1 G1 A1(1.0) L[2,2] score=40243 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3665 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 142

Input_Pin:  (tx_core/dma_reg_tx/U1467/A)
Output_Pin: (tx_core/dma_reg_tx/U1467/Y)
Output_Net: (tx_core/dma_reg_tx/n3664)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3664 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[342,346*] N12 B2 G1 A2(2.0) L[2,2] score=42434 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3664 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 143

Input_Pin:  (tx_core/dma_reg_tx/U1466/A)
Output_Pin: (tx_core/dma_reg_tx/U1466/Y)
Output_Net: (tx_core/dma_reg_tx/n3663)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3663 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[331,334*] N12 B1 G1 A1(1.0) L[2,2] score=40278 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3663 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 144

Input_Pin:  (tx_core/dma_reg_tx/U1629/A)
Output_Pin: (tx_core/dma_reg_tx/U1629/Y)
Output_Net: (tx_core/dma_reg_tx/n3694)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 145

Input_Pin:  (tx_core/dma_reg_tx/U1465/A)
Output_Pin: (tx_core/dma_reg_tx/U1465/Y)
Output_Net: (tx_core/dma_reg_tx/n3662)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3662 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[355,359*] N12 B1 G1 A1(1.0) L[2,2] score=42817 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3662 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 146

Input_Pin:  (tx_core/dma_reg_tx/U1464/A)
Output_Pin: (tx_core/dma_reg_tx/U1464/Y)
Output_Net: (tx_core/dma_reg_tx/n3661)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3661 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[354,360*] N12 B1 G1 A1(1.0) L[2,2] score=42905 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3661 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 147

Input_Pin:  (tx_core/dma_reg_tx/U1463/A)
Output_Pin: (tx_core/dma_reg_tx/U1463/Y)
Output_Net: (tx_core/dma_reg_tx/n3660)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3660 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[343,345*] N12 B1 G1 A1(1.0) L[2,2] score=41391 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3660 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 148

Input_Pin:  (tx_core/dma_reg_tx/U1628/A)
Output_Pin: (tx_core/dma_reg_tx/U1628/Y)
Output_Net: (tx_core/dma_reg_tx/n3695)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 149

Input_Pin:  (tx_core/dma_reg_tx/U1728/A)
Output_Pin: (tx_core/dma_reg_tx/U1728/Y)
Output_Net: (tx_core/dma_reg_tx/n3581)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 150

Input_Pin:  (tx_core/dma_reg_tx/U1462/A)
Output_Pin: (tx_core/dma_reg_tx/U1462/Y)
Output_Net: (tx_core/dma_reg_tx/n3659)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3659 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[365,368*] N12 B1 G1 A1(1.0) L[2,2] score=43763 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3659 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 151

Input_Pin:  (tx_core/dma_reg_tx/U1461/A)
Output_Pin: (tx_core/dma_reg_tx/U1461/Y)
Output_Net: (tx_core/dma_reg_tx/n3658)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3658 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[346,350*] N12 B2 G1 A2(2.0) L[2,2] score=42825 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3658 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 152

Input_Pin:  (tx_core/dma_reg_tx/U1460/A)
Output_Pin: (tx_core/dma_reg_tx/U1460/Y)
Output_Net: (tx_core/dma_reg_tx/n3657)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3657 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[374,380*] N12 B1 G1 A1(1.0) L[2,2] score=44938 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3657 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 153

Input_Pin:  (tx_core/dma_reg_tx/U1627/A)
Output_Pin: (tx_core/dma_reg_tx/U1627/Y)
Output_Net: (tx_core/dma_reg_tx/n3696)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 154

Input_Pin:  (tx_core/dma_reg_tx/U1459/A)
Output_Pin: (tx_core/dma_reg_tx/U1459/Y)
Output_Net: (tx_core/dma_reg_tx/n3656)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3656 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[352,356*] N12 B1 G1 A1(1.0) L[2,2] score=42482 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3656 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 155

Input_Pin:  (tx_core/dma_reg_tx/U1458/A)
Output_Pin: (tx_core/dma_reg_tx/U1458/Y)
Output_Net: (tx_core/dma_reg_tx/n3655)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3655 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[337,341*] N12 B1 G1 A1(1.0) L[2,2] score=41005 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3655 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 156

Input_Pin:  (tx_core/dma_reg_tx/U1457/A)
Output_Pin: (tx_core/dma_reg_tx/U1457/Y)
Output_Net: (tx_core/dma_reg_tx/n3654)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3654 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[365,371*] N12 B1 G1 A1(1.0) L[2,2] score=44097 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3654 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 157

Input_Pin:  (tx_core/dma_reg_tx/U1626/A)
Output_Pin: (tx_core/dma_reg_tx/U1626/Y)
Output_Net: (tx_core/dma_reg_tx/n3697)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 158

Input_Pin:  (tx_core/dma_reg_tx/U1456/A)
Output_Pin: (tx_core/dma_reg_tx/U1456/Y)
Output_Net: (tx_core/dma_reg_tx/n3653)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3653 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[356,358*] N12 B1 G1 A1(1.0) L[2,2] score=42738 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3653 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 159

Input_Pin:  (tx_core/dma_reg_tx/U1455/A)
Output_Pin: (tx_core/dma_reg_tx/U1455/Y)
Output_Net: (tx_core/dma_reg_tx/n3652)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3652 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[336,340*] N12 B1 G1 A1(1.0) L[2,2] score=40882 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3652 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 160

Input_Pin:  (tx_core/dma_reg_tx/U1454/A)
Output_Pin: (tx_core/dma_reg_tx/U1454/Y)
Output_Net: (tx_core/dma_reg_tx/n3651)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3651 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[357,360*] N12 B1 G1 A1(1.0) L[2,2] score=42910 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3651 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 161

Input_Pin:  (tx_core/dma_reg_tx/U1625/A)
Output_Pin: (tx_core/dma_reg_tx/U1625/Y)
Output_Net: (tx_core/dma_reg_tx/n3698)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 162

Input_Pin:  (tx_core/dma_reg_tx/U1727/A)
Output_Pin: (tx_core/dma_reg_tx/U1727/Y)
Output_Net: (tx_core/dma_reg_tx/n3582)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 163

Input_Pin:  (tx_core/dma_reg_tx/U1453/A)
Output_Pin: (tx_core/dma_reg_tx/U1453/Y)
Output_Net: (tx_core/dma_reg_tx/n3650)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3650 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[370,378*] N12 B2 G1 A2(2.0) L[2,2] score=45602 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3650 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 164

Input_Pin:  (tx_core/dma_reg_tx/U1452/A)
Output_Pin: (tx_core/dma_reg_tx/U1452/Y)
Output_Net: (tx_core/dma_reg_tx/n3649)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3649 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[344,350*] N12 B1 G1 A1(1.0) L[2,2] score=41898 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3649 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 165

Input_Pin:  (tx_core/dma_reg_tx/U1451/A)
Output_Pin: (tx_core/dma_reg_tx/U1451/Y)
Output_Net: (tx_core/dma_reg_tx/n3648)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3648 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[369,374*] N12 B1 G1 A1(1.0) L[2,2] score=44389 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3648 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 166

Input_Pin:  (tx_core/dma_reg_tx/U1624/A)
Output_Pin: (tx_core/dma_reg_tx/U1624/Y)
Output_Net: (tx_core/dma_reg_tx/n3699)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 167

Input_Pin:  (tx_core/dma_reg_tx/U1450/A)
Output_Pin: (tx_core/dma_reg_tx/U1450/Y)
Output_Net: (tx_core/dma_reg_tx/n3647)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3647 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[346,351*] N12 B1 G1 A1(1.0) L[2,2] score=42080 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3647 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 168

Input_Pin:  (tx_core/dma_reg_tx/U1449/A)
Output_Pin: (tx_core/dma_reg_tx/U1449/Y)
Output_Net: (tx_core/dma_reg_tx/n3646)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3646 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[345,349*] N12 B1 G1 A1(1.0) L[2,2] score=41824 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3646 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 169

Input_Pin:  (tx_core/dma_reg_tx/U1448/A)
Output_Pin: (tx_core/dma_reg_tx/U1448/Y)
Output_Net: (tx_core/dma_reg_tx/n3645)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3645 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[360,364*] N12 B1 G1 A1(1.0) L[2,2] score=43262 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3645 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 170

Input_Pin:  (tx_core/dma_reg_tx/U1623/A)
Output_Pin: (tx_core/dma_reg_tx/U1623/Y)
Output_Net: (tx_core/dma_reg_tx/n3700)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 171

Input_Pin:  (tx_core/dma_reg_tx/U1447/A)
Output_Pin: (tx_core/dma_reg_tx/U1447/Y)
Output_Net: (tx_core/dma_reg_tx/n3644)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3644 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[352,354*] N12 B1 G1 A1(1.0) L[2,2] score=42331 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3644 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 172

Input_Pin:  (tx_core/dma_reg_tx/U1446/A)
Output_Pin: (tx_core/dma_reg_tx/U1446/Y)
Output_Net: (tx_core/dma_reg_tx/n3643)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3643 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[351,354*] N12 B2 G1 A2(2.0) L[2,2] score=43192 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3643 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 173

Input_Pin:  (tx_core/dma_reg_tx/U1445/A)
Output_Pin: (tx_core/dma_reg_tx/U1445/Y)
Output_Net: (tx_core/dma_reg_tx/n3642)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3642 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[350,354*] N12 B2 G1 A2(2.0) L[2,2] score=43142 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3642 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 174

Input_Pin:  (tx_core/dma_reg_tx/U1622/A)
Output_Pin: (tx_core/dma_reg_tx/U1622/Y)
Output_Net: (tx_core/dma_reg_tx/n3701)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 175

Input_Pin:  (tx_core/dma_reg_tx/U1726/A)
Output_Pin: (tx_core/dma_reg_tx/U1726/Y)
Output_Net: (tx_core/dma_reg_tx/n3583)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 176

Input_Pin:  (tx_core/dma_reg_tx/U1444/A)
Output_Pin: (tx_core/dma_reg_tx/U1444/Y)
Output_Net: (tx_core/dma_reg_tx/n3641)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3641 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[371,375*] N12 B1 G1 A1(1.0) L[2,2] score=44422 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3641 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 177

Input_Pin:  (tx_core/dma_reg_tx/U1443/A)
Output_Pin: (tx_core/dma_reg_tx/U1443/Y)
Output_Net: (tx_core/dma_reg_tx/n3640)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3640 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[338,341*] N12 B1 G1 A1(1.0) L[2,2] score=41025 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3640 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 178

Input_Pin:  (tx_core/dma_reg_tx/U1442/A)
Output_Pin: (tx_core/dma_reg_tx/U1442/Y)
Output_Net: (tx_core/dma_reg_tx/n3639)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3639 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[352,358*] N12 B2 G1 A2(2.0) L[2,2] score=43592 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3639 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 179

Input_Pin:  (tx_core/dma_reg_tx/U1621/A)
Output_Pin: (tx_core/dma_reg_tx/U1621/Y)
Output_Net: (tx_core/dma_reg_tx/n3702)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 180

Input_Pin:  (tx_core/dma_reg_tx/U1441/A)
Output_Pin: (tx_core/dma_reg_tx/U1441/Y)
Output_Net: (tx_core/dma_reg_tx/n3638)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3638 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[350,354*] N12 B2 G1 A2(2.0) L[2,2] score=43167 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3638 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 181

Input_Pin:  (tx_core/dma_reg_tx/U1440/A)
Output_Pin: (tx_core/dma_reg_tx/U1440/Y)
Output_Net: (tx_core/dma_reg_tx/n3637)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3637 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[360,365*] N12 B1 G1 A1(1.0) L[2,2] score=43466 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3637 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 182

Input_Pin:  (tx_core/dma_reg_tx/U1439/A)
Output_Pin: (tx_core/dma_reg_tx/U1439/Y)
Output_Net: (tx_core/dma_reg_tx/n3636)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3636 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[340,343*] N12 B1 G1 A1(1.0) L[2,2] score=41180 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3636 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 183

Input_Pin:  (tx_core/dma_reg_tx/U1620/A)
Output_Pin: (tx_core/dma_reg_tx/U1620/Y)
Output_Net: (tx_core/dma_reg_tx/n3703)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 184

Input_Pin:  (tx_core/dma_reg_tx/U1438/A)
Output_Pin: (tx_core/dma_reg_tx/U1438/Y)
Output_Net: (tx_core/dma_reg_tx/n3635)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3635 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[362,365*] N12 B1 G1 A1(1.0) L[2,2] score=43358 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3635 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 185

Input_Pin:  (tx_core/dma_reg_tx/U1437/A)
Output_Pin: (tx_core/dma_reg_tx/U1437/Y)
Output_Net: (tx_core/dma_reg_tx/n3634)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3634 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[366,373*] N12 B1 G1 A1(1.0) L[2,2] score=44262 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3634 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 186

Input_Pin:  (tx_core/dma_reg_tx/U1436/A)
Output_Pin: (tx_core/dma_reg_tx/U1436/Y)
Output_Net: (tx_core/dma_reg_tx/n3633)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3633 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[385,391*] N12 B2 G1 A2(2.0) L[2,2] score=46869 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3633 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 187

Input_Pin:  (tx_core/dma_reg_tx/U1619/A)
Output_Pin: (tx_core/dma_reg_tx/U1619/Y)
Output_Net: (tx_core/dma_reg_tx/n3704)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 188

Input_Pin:  (tx_core/dma_reg_tx/U1725/A)
Output_Pin: (tx_core/dma_reg_tx/U1725/Y)
Output_Net: (tx_core/dma_reg_tx/n3584)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 189

Input_Pin:  (tx_core/dma_reg_tx/U1435/A)
Output_Pin: (tx_core/dma_reg_tx/U1435/Y)
Output_Net: (tx_core/dma_reg_tx/n3632)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3632 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[357,368*] N12 B2 G1 A2(2.0) L[2,2] score=44692 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3632 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 190

Input_Pin:  (tx_core/dma_reg_tx/U1434/A)
Output_Pin: (tx_core/dma_reg_tx/U1434/Y)
Output_Net: (tx_core/dma_reg_tx/n3631)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3631 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[336,341*] N12 B1 G1 A1(1.0) L[2,2] score=41055 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3631 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 191

Input_Pin:  (tx_core/dma_reg_tx/U1433/A)
Output_Pin: (tx_core/dma_reg_tx/U1433/Y)
Output_Net: (tx_core/dma_reg_tx/n3630)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3630 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[371,377*] N12 B1 G1 A1(1.0) L[2,2] score=44638 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3630 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 192

Input_Pin:  (tx_core/dma_reg_tx/U1618/A)
Output_Pin: (tx_core/dma_reg_tx/U1618/Y)
Output_Net: (tx_core/dma_reg_tx/n3705)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 193

Input_Pin:  (tx_core/dma_reg_tx/U1432/A)
Output_Pin: (tx_core/dma_reg_tx/U1432/Y)
Output_Net: (tx_core/dma_reg_tx/n3629)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3629 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[384,390*] N12 B1 G1 A1(1.0) L[2,2] score=45919 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3629 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 194

Input_Pin:  (tx_core/dma_reg_tx/U1431/A)
Output_Pin: (tx_core/dma_reg_tx/U1431/Y)
Output_Net: (tx_core/dma_reg_tx/n3628)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3628 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[343,348*] N12 B2 G1 A2(2.0) L[2,2] score=42649 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3628 (cpu=0:00:00.0, real=0:00:01.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 195

Input_Pin:  (tx_core/dma_reg_tx/U1430/A)
Output_Pin: (tx_core/dma_reg_tx/U1430/Y)
Output_Net: (tx_core/dma_reg_tx/n3627)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3627 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[368,373*] N12 B1 G1 A1(1.0) L[2,2] score=44244 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3627 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 196

Input_Pin:  (tx_core/dma_reg_tx/U1617/A)
Output_Pin: (tx_core/dma_reg_tx/U1617/Y)
Output_Net: (tx_core/dma_reg_tx/n3706)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 197

Input_Pin:  (tx_core/dma_reg_tx/U1429/A)
Output_Pin: (tx_core/dma_reg_tx/U1429/Y)
Output_Net: (tx_core/dma_reg_tx/n3626)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3626 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[369,376*] N12 B1 G1 A1(1.0) L[2,2] score=44515 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3626 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 198

Input_Pin:  (tx_core/dma_reg_tx/U1428/A)
Output_Pin: (tx_core/dma_reg_tx/U1428/Y)
Output_Net: (tx_core/dma_reg_tx/n3625)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3625 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[335,339*] N12 B1 G1 A1(1.0) L[2,2] score=40831 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3625 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 199

Input_Pin:  (tx_core/dma_reg_tx/U1427/A)
Output_Pin: (tx_core/dma_reg_tx/U1427/Y)
Output_Net: (tx_core/dma_reg_tx/n3624)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3624 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[384,390*] N12 B1 G1 A1(1.0) L[2,2] score=45938 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3624 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 200

Input_Pin:  (tx_core/dma_reg_tx/U1616/A)
Output_Pin: (tx_core/dma_reg_tx/U1616/Y)
Output_Net: (tx_core/dma_reg_tx/n3707)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 201

Input_Pin:  (tx_core/dma_reg_tx/U1724/A)
Output_Pin: (tx_core/dma_reg_tx/U1724/Y)
Output_Net: (tx_core/dma_reg_tx/n3585)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 202

Input_Pin:  (tx_core/dma_reg_tx/U1426/A)
Output_Pin: (tx_core/dma_reg_tx/U1426/Y)
Output_Net: (tx_core/dma_reg_tx/n3623)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3623 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[354,357*] N12 B2 G1 A2(2.0) L[2,2] score=43486 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3623 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 203

Input_Pin:  (tx_core/dma_reg_tx/U1425/A)
Output_Pin: (tx_core/dma_reg_tx/U1425/Y)
Output_Net: (tx_core/dma_reg_tx/n3622)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3622 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[358,368*] N12 B2 G1 A2(2.0) L[2,2] score=44659 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3622 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 204

Input_Pin:  (tx_core/dma_reg_tx/U1424/A)
Output_Pin: (tx_core/dma_reg_tx/U1424/Y)
Output_Net: (tx_core/dma_reg_tx/n3621)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3621 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[375,382*] N12 B2 G1 A2(2.0) L[2,2] score=46088 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3621 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 205

Input_Pin:  (tx_core/dma_reg_tx/U1615/A)
Output_Pin: (tx_core/dma_reg_tx/U1615/Y)
Output_Net: (tx_core/dma_reg_tx/n3708)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 206

Input_Pin:  (tx_core/dma_reg_tx/U1423/A)
Output_Pin: (tx_core/dma_reg_tx/U1423/Y)
Output_Net: (tx_core/dma_reg_tx/n3620)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3620 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[360,365*] N12 B1 G1 A1(1.0) L[2,2] score=43439 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3620 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 207

Input_Pin:  (tx_core/dma_reg_tx/U1422/A)
Output_Pin: (tx_core/dma_reg_tx/U1422/Y)
Output_Net: (tx_core/dma_reg_tx/n3619)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3619 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[366,369*] N12 B1 G1 A1(1.0) L[2,2] score=43813 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3619 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 208

Input_Pin:  (tx_core/dma_reg_tx/U1421/A)
Output_Pin: (tx_core/dma_reg_tx/U1421/Y)
Output_Net: (tx_core/dma_reg_tx/n3618)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3618 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[365,372*] N12 B2 G1 A2(2.0) L[2,2] score=45003 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3618 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 209

Input_Pin:  (tx_core/dma_reg_tx/U1614/A)
Output_Pin: (tx_core/dma_reg_tx/U1614/Y)
Output_Net: (tx_core/dma_reg_tx/n3709)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 210

Input_Pin:  (tx_core/dma_reg_tx/U1420/A)
Output_Pin: (tx_core/dma_reg_tx/U1420/Y)
Output_Net: (tx_core/dma_reg_tx/n3617)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3617 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[362,369*] N12 B2 G1 A2(2.0) L[2,2] score=44706 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3617 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 211

Input_Pin:  (tx_core/dma_reg_tx/U1419/A)
Output_Pin: (tx_core/dma_reg_tx/U1419/Y)
Output_Net: (tx_core/dma_reg_tx/n3616)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3616 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[346,353*] N12 B2 G1 A2(2.0) L[2,2] score=43146 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3616 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 212

Input_Pin:  (tx_core/dma_reg_tx/U1418/A)
Output_Pin: (tx_core/dma_reg_tx/U1418/Y)
Output_Net: (tx_core/dma_reg_tx/n3615)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3615 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[352,354*] N12 B1 G1 A1(1.0) L[2,2] score=42315 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3615 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 213

Input_Pin:  (tx_core/dma_reg_tx/U1613/A)
Output_Pin: (tx_core/dma_reg_tx/U1613/Y)
Output_Net: (tx_core/dma_reg_tx/n3710)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 214

Input_Pin:  (tx_core/dma_reg_tx/U1723/A)
Output_Pin: (tx_core/dma_reg_tx/U1723/Y)
Output_Net: (tx_core/dma_reg_tx/n3586)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 215

Input_Pin:  (tx_core/dma_reg_tx/U1417/A)
Output_Pin: (tx_core/dma_reg_tx/U1417/Y)
Output_Net: (tx_core/dma_reg_tx/n3614)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3614 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[353,363*] N12 B2 G1 A2(2.0) L[2,2] score=44122 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3614 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 216

Input_Pin:  (tx_core/dma_reg_tx/U1416/A)
Output_Pin: (tx_core/dma_reg_tx/U1416/Y)
Output_Net: (tx_core/dma_reg_tx/n3613)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3613 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[387,391*] N12 B1 G1 A1(1.0) L[2,2] score=45973 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3613 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 217

Input_Pin:  (tx_core/dma_reg_tx/U1415/A)
Output_Pin: (tx_core/dma_reg_tx/U1415/Y)
Output_Net: (tx_core/dma_reg_tx/n3612)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3612 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[362,366*] N12 B1 G1 A1(1.0) L[2,2] score=43480 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3612 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 218

Input_Pin:  (tx_core/dma_reg_tx/U1612/A)
Output_Pin: (tx_core/dma_reg_tx/U1612/Y)
Output_Net: (tx_core/dma_reg_tx/n3711)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 219

Input_Pin:  (tx_core/dma_reg_tx/U1414/A)
Output_Pin: (tx_core/dma_reg_tx/U1414/Y)
Output_Net: (tx_core/dma_reg_tx/n3611)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3611 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=11[353,363*] N12 B2 G1 A2(2.0) L[2,2] score=44224 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3611 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 220

Input_Pin:  (tx_core/dma_reg_tx/U1413/A)
Output_Pin: (tx_core/dma_reg_tx/U1413/Y)
Output_Net: (tx_core/dma_reg_tx/n3610)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3610 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[343,348*] N12 B2 G1 A2(2.0) L[2,2] score=42653 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3610 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 221

Input_Pin:  (tx_core/dma_reg_tx/U1412/A)
Output_Pin: (tx_core/dma_reg_tx/U1412/Y)
Output_Net: (tx_core/dma_reg_tx/n3609)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3609 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[371,374*] N12 B1 G1 A1(1.0) L[2,2] score=44290 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3609 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 222

Input_Pin:  (tx_core/dma_reg_tx/U1611/A)
Output_Pin: (tx_core/dma_reg_tx/U1611/Y)
Output_Net: (tx_core/dma_reg_tx/n3712)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 223

Input_Pin:  (tx_core/dma_reg_tx/U1411/A)
Output_Pin: (tx_core/dma_reg_tx/U1411/Y)
Output_Net: (tx_core/dma_reg_tx/n3608)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3608 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[376,381*] N12 B1 G1 A1(1.0) L[2,2] score=45067 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3608 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 224

Input_Pin:  (tx_core/dma_reg_tx/U1410/A)
Output_Pin: (tx_core/dma_reg_tx/U1410/Y)
Output_Net: (tx_core/dma_reg_tx/n3607)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3607 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[334,339*] N12 B1 G1 A1(1.0) L[2,2] score=40869 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3607 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 225

Input_Pin:  (tx_core/dma_reg_tx/U1409/A)
Output_Pin: (tx_core/dma_reg_tx/U1409/Y)
Output_Net: (tx_core/dma_reg_tx/n3606)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3606 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[360,363*] N12 B1 G1 A1(1.0) L[2,2] score=43229 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3606 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 226

Input_Pin:  (tx_core/dma_reg_tx/U1610/A)
Output_Pin: (tx_core/dma_reg_tx/U1610/Y)
Output_Net: (tx_core/dma_reg_tx/n3713)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 227

Input_Pin:  (tx_core/dma_reg_tx/U1722/A)
Output_Pin: (tx_core/dma_reg_tx/U1722/Y)
Output_Net: (tx_core/dma_reg_tx/n3587)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 228

Input_Pin:  (tx_core/dma_reg_tx/U1408/A)
Output_Pin: (tx_core/dma_reg_tx/U1408/Y)
Output_Net: (tx_core/dma_reg_tx/n3605)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3605 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[344,347*] N12 B1 G1 A1(1.0) L[2,2] score=41635 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3605 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 229

Input_Pin:  (tx_core/dma_reg_tx/U1407/A)
Output_Pin: (tx_core/dma_reg_tx/U1407/Y)
Output_Net: (tx_core/dma_reg_tx/n3604)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3604 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[337,340*] N12 B1 G1 A1(1.0) L[2,2] score=40955 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3604 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 230

Input_Pin:  (tx_core/dma_reg_tx/U1406/A)
Output_Pin: (tx_core/dma_reg_tx/U1406/Y)
Output_Net: (tx_core/dma_reg_tx/n3603)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3603 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[327,330*] N12 B1 G1 A1(1.0) L[2,2] score=39952 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3603 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 231

Input_Pin:  (tx_core/dma_reg_tx/U1609/A)
Output_Pin: (tx_core/dma_reg_tx/U1609/Y)
Output_Net: (tx_core/dma_reg_tx/n3714)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 232

Input_Pin:  (tx_core/dma_reg_tx/U1405/A)
Output_Pin: (tx_core/dma_reg_tx/U1405/Y)
Output_Net: (tx_core/dma_reg_tx/n3602)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3602 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[353,356*] N12 B1 G1 A1(1.0) L[2,2] score=42467 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3602 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 233

Input_Pin:  (tx_core/dma_reg_tx/U1404/A)
Output_Pin: (tx_core/dma_reg_tx/U1404/Y)
Output_Net: (tx_core/dma_reg_tx/n3601)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3601 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[333,335*] N12 B1 G1 A1(1.0) L[2,2] score=40348 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3601 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 234

Input_Pin:  (tx_core/dma_reg_tx/U1403/A)
Output_Pin: (tx_core/dma_reg_tx/U1403/Y)
Output_Net: (tx_core/dma_reg_tx/n3600)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3600 (12-leaf) (mem=346.2M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[360,363*] N12 B1 G1 A1(1.0) L[2,2] score=43234 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3600 (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)



**** CK_START: Update Database (mem=346.2M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.2M)
SubTree No: 235

Input_Pin:  (tx_core/dma_reg_tx/U1608/A)
Output_Pin: (tx_core/dma_reg_tx/U1608/Y)
Output_Net: (tx_core/dma_reg_tx/n3715)   
**** CK_START: Macro Models Generation (mem=346.2M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 236

Input_Pin:  (tx_core/dma_reg_tx/U1402/A)
Output_Pin: (tx_core/dma_reg_tx/U1402/Y)
Output_Net: (tx_core/dma_reg_tx/n3599)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3599 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[332,333*] N12 B1 G1 A1(1.0) L[2,2] score=40215 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3599 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 237

Input_Pin:  (tx_core/dma_reg_tx/U1401/A)
Output_Pin: (tx_core/dma_reg_tx/U1401/Y)
Output_Net: (tx_core/dma_reg_tx/n3598)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3598 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[332,334*] N12 B1 G1 A1(1.0) L[2,2] score=40248 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3598 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 238

Input_Pin:  (tx_core/dma_reg_tx/U1400/A)
Output_Pin: (tx_core/dma_reg_tx/U1400/Y)
Output_Net: (tx_core/dma_reg_tx/n3597)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3597 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[325,328*] N12 B1 G1 A1(1.0) L[2,2] score=39720 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3597 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 239

Input_Pin:  (tx_core/dma_reg_tx/U1607/A)
Output_Pin: (tx_core/dma_reg_tx/U1607/Y)
Output_Net: (tx_core/dma_reg_tx/n3716)   
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 240

Input_Pin:  (tx_core/dma_reg_tx/U1721/A)
Output_Pin: (tx_core/dma_reg_tx/U1721/Y)
Output_Net: (tx_core/dma_reg_tx/n3588)   
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:01.0, mem=346.3M)
SubTree No: 241

Input_Pin:  (tx_core/dma_reg_tx/U1399/A)
Output_Pin: (tx_core/dma_reg_tx/U1399/Y)
Output_Net: (tx_core/dma_reg_tx/n3596)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3596 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=1[338,340*] N12 B1 G1 A1(1.0) L[2,2] score=40833 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3596 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 242

Input_Pin:  (tx_core/dma_reg_tx/U1398/A)
Output_Pin: (tx_core/dma_reg_tx/U1398/Y)
Output_Net: (tx_core/dma_reg_tx/n3595)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3595 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[362,366*] N12 B1 G1 A1(1.0) L[2,2] score=43561 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3595 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 243

Input_Pin:  (tx_core/dma_reg_tx/U1397/A)
Output_Pin: (tx_core/dma_reg_tx/U1397/Y)
Output_Net: (tx_core/dma_reg_tx/n3594)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3594 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[358,363*] N12 B1 G1 A1(1.0) L[2,2] score=43217 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3594 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 244

Input_Pin:  (tx_core/dma_reg_tx/U1606/A)
Output_Pin: (tx_core/dma_reg_tx/U1606/Y)
Output_Net: (tx_core/dma_reg_tx/n3717)   
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 245

Input_Pin:  (tx_core/dma_reg_tx/U1396/A)
Output_Pin: (tx_core/dma_reg_tx/U1396/Y)
Output_Net: (tx_core/dma_reg_tx/n3593)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3593 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[350,354*] N12 B1 G1 A1(1.0) L[2,2] score=42342 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3593 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 246

Input_Pin:  (tx_core/dma_reg_tx/U1395/A)
Output_Pin: (tx_core/dma_reg_tx/U1395/Y)
Output_Net: (tx_core/dma_reg_tx/n3592)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3592 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[383,393*] N12 B1 G1 A1(1.0) L[2,2] score=46292 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3592 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 247

Input_Pin:  (tx_core/dma_reg_tx/U1394/A)
Output_Pin: (tx_core/dma_reg_tx/U1394/Y)
Output_Net: (tx_core/dma_reg_tx/n3591)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3591 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[345,348*] N12 B1 G1 A1(1.0) L[2,2] score=41739 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3591 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 248

Input_Pin:  (tx_core/dma_reg_tx/U1605/A)
Output_Pin: (tx_core/dma_reg_tx/U1605/Y)
Output_Net: (tx_core/dma_reg_tx/n3718)   
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 249

Input_Pin:  (tx_core/dma_reg_tx/U1596/A)
Output_Pin: (tx_core/dma_reg_tx/U1596/Y)
Output_Net: (tx_core/dma_reg_tx/n3590)   
**** CK_START: TopDown Tree Construction for tx_core/dma_reg_tx/n3590 (12-leaf) (mem=346.3M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[378,387*] N12 B1 G1 A1(1.0) L[2,2] score=45736 cpu=0:00:00.0 mem=346M 

**** CK_END: TopDown Tree Construction for tx_core/dma_reg_tx/n3590 (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)



**** CK_START: Update Database (mem=346.3M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 250

Input_Pin:  (tx_core/dma_reg_tx/U1597/A)
Output_Pin: (tx_core/dma_reg_tx/U1597/Y)
Output_Net: (tx_core/dma_reg_tx/n3719)   
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 251

Input_Pin:  (tx_core/dma_reg_tx/U1720/A)
Output_Pin: (tx_core/dma_reg_tx/U1720/Y)
Output_Net: (tx_core/dma_reg_tx/n3589)   
**** CK_START: Macro Models Generation (mem=346.3M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=346.3M)
SubTree No: 252

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (252-leaf) (104 macro model) (mem=346.3M)

Total 7 topdown clustering. 
Trig. Edge Skew=*153[1466,1620*] trVio=B10(90)ps N252 B97 G105 A97(97.0) L[4,8] C1/5 score=189140 cpu=0:00:13.0 mem=348M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:14.0, real=0:00:14.0, mem=347.9M)
Memory increase =2M



**** CK_START: Update Database (mem=347.9M)
97 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=349.0M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:02.1, Real Time = 0:00:02.0
move report: preRPlace moves 6430 insts, mean move: 3.16 um, max move: 34.80 um
	max move on inst (tx_core/tx_crc/crcpkt2/U713): (1264.80, 210.00) --> (1240.00, 200.00)
move report: rPlace moves 9 insts, mean move: 12.40 um, max move: 18.40 um
	max move on inst (tx_core/tx_crc/crcpkt1/crc40/crc8/U21): (1360.00, 1200.00) --> (1378.40, 1200.00)
move report: overall moves 6430 insts, mean move: 3.18 um, max move: 34.80 um
	max move on inst (tx_core/tx_crc/crcpkt2/U713): (1264.80, 210.00) --> (1240.00, 200.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        34.80 um
  inst (tx_core/tx_crc/crcpkt2/U713) with max move: (1264.8, 210) -> (1240, 200)
  mean    (X+Y) =         3.18 um
Total instances moved : 6430
*** cpu=0:00:02.2   mem=344.8M  mem(used)=0.8M***
***** Refine Placement Finished (CPU Time: 0:00:02.2  MEM: 344.777M)

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 253
Nr. of Sinks                   : 4289
Nr. of Buffer                  : 503
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK 1623.2(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK 1464.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1464.1~1623.2(ps)      0~10(ps)            
Fall Phase Delay               : 1489~1663.8(ps)        0~10(ps)            
Trig. Edge Skew                : 159.1(ps)              153.2(ps)           
Rise Skew                      : 159.1(ps)              
Fall Skew                      : 174.8(ps)              
Max. Rise Buffer Tran.         : 228.2(ps)              200(ps)             
Max. Fall Buffer Tran.         : 193.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 210.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 176.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 20.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 44.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 43.9(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



globalDetailRoute

#Start globalDetailRoute on Sun Nov 20 16:59:53 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 344.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.650.
#Using automatically generated G-grids.
#
#Data preparation is done on Sun Nov 20 16:59:54 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 20 16:59:54 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       26892      84.13%
#  Metal 2        V       26892       4.21%
#  Metal 3        H       26892       0.00%
#  Metal 4        V       26892       0.00%
#  Metal 5        H       26892       0.00%
#  Metal 6        V       26892       0.00%
#  ------------------------------------------
#  Total                 161352      14.72%
#
#  756 nets (2.36%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 372.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 376.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 376.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     29(0.11%)      9(0.03%)   (0.15%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     29(0.02%)      9(0.01%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 756
#Total wire length = 319761 um.
#Total half perimeter of net bounding box = 252470 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 2525 um.
#Total wire length on LAYER metal3 = 149048 um.
#Total wire length on LAYER metal4 = 168061 um.
#Total wire length on LAYER metal5 = 49 um.
#Total wire length on LAYER metal6 = 78 um.
#Total number of vias = 17640
#Up-Via Summary (total 17640):
#           
#-----------------------
#  Metal 1         5625
#  Metal 2         5580
#  Metal 3         6419
#  Metal 4           10
#  Metal 5            6
#-----------------------
#                 17640 
#
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.00 (Mb)
#Total memory = 374.00 (Mb)
#Peak memory = 402.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 1.5% of the total area was rechecked for DRC, and 96.4% required routing.
#    number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 378.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 378.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 756
#Total wire length = 315673 um.
#Total half perimeter of net bounding box = 252470 um.
#Total wire length on LAYER metal1 = 202 um.
#Total wire length on LAYER metal2 = 2144 um.
#Total wire length on LAYER metal3 = 141072 um.
#Total wire length on LAYER metal4 = 172253 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 20254
#Up-Via Summary (total 20254):
#           
#-----------------------
#  Metal 1         5827
#  Metal 2         5775
#  Metal 3         8650
#  Metal 4            1
#  Metal 5            1
#-----------------------
#                 20254 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:08
#Increased memory = 1.00 (Mb)
#Total memory = 375.00 (Mb)
#Peak memory = 402.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 30.00 (Mb)
#Total memory = 374.00 (Mb)
#Peak memory = 402.00 (Mb)
#Number of warnings = 28
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov 20 17:00:03 2016
#
*** Look For Un-Routed Clock Tree Net ***
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 253
Nr. of Sinks                   : 4289
Nr. of Buffer                  : 503
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK 1657.5(ps)
Min trig. edge delay at sink(R): tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK 1490.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1490.3~1657.5(ps)      0~10(ps)            
Fall Phase Delay               : 1515.6~1692.7(ps)      0~10(ps)            
Trig. Edge Skew                : 167.2(ps)              153.2(ps)           
Rise Skew                      : 167.2(ps)              
Fall Skew                      : 177.1(ps)              
Max. Rise Buffer Tran.         : 229.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 194.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 216.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 180.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 20.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 44.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 44(ps)                 0(ps)               


Clock Analysis (CPU Time 0:00:00.1)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
inserting inst tx_core/tx_crc/crcpkt1/FECTS_clks_clk___I0(CLKBUF1) loc=(1260800 1250000) between driver FECTS_clks_clk___L5_I33/Y and the input term tx_core/tx_crc/crcpkt1/U386/A
global skew: 164.8(ps)
max(R): 1657.5(ps) tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
min(R): 1492.7(ps) tx_core/tx_crc/crcpkt1/crcin8_d_reg[2]/CLK
buffer tran max: [229.7(ps) 194.5(ps)]
sink tran max: [216.2(ps) 180.7(ps)]
inserting inst tx_core/tx_crc/crcpkt1/n306__I1(CLKBUF1) loc=(1224000 1260000) between driver tx_core/tx_crc/crcpkt1/U385/Y and the input term tx_core/tx_crc/crcpkt1/n306__L1_I0/A
global skew: 163(ps)
max(R): 1657.5(ps) tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
min(R): 1494.5(ps) tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK
buffer tran max: [229.7(ps) 194.5(ps)]
sink tran max: [216.2(ps) 180.7(ps)]
inserting inst tx_core/dma_reg_tx/n3707__I2(CLKBUF1) loc=(341600 570000) between driver tx_core/dma_reg_tx/U1616/Y and the input term tx_core/dma_reg_tx/U1428/A
global skew: 159.2(ps)
max(R): 1657.5(ps) tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
min(R): 1498.3(ps) tx_core/axi_master/haddr1_d_reg[21]/CLK
buffer tran max: [229.7(ps) 194.5(ps)]
sink tran max: [216.2(ps) 180.7(ps)]
inserting inst tx_core/axi_master/n207__I3(CLKBUF1) loc=(639200 910000) between driver tx_core/axi_master/n207__L1_I1/Y and the input term tx_core/axi_master/n207__L2_I4/A
global skew: 157(ps)
max(R): 1657.5(ps) tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
min(R): 1500.5(ps) tx_core/axi_master/link_datain_2_d_reg[16]/CLK
buffer tran max: [229.7(ps) 194.5(ps)]
sink tran max: [216.2(ps) 180.7(ps)]
inserting inst tx_core/axi_master/n207__I4(CLKBUF1) loc=(747200 1100000) between driver tx_core/axi_master/n207__L1_I1/Y and the input term tx_core/axi_master/n207__L2_I2/A
global skew: 156.7(ps)
max(R): 1657.5(ps) tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
min(R): 1500.8(ps) tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK
buffer tran max: [229.7(ps) 194.5(ps)]
sink tran max: [216.2(ps) 180.7(ps)]
inserting inst tx_core/tx_crc/crcpkt0/n309__I5(CLKBUF1) loc=(738400 450000) between driver tx_core/tx_crc/crcpkt0/U378/Y and the input term tx_core/tx_crc/crcpkt0/n309__L1_I1/A
global skew: 155.8(ps)
max(R): 1657.5(ps) tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
min(R): 1501.7(ps) tx_core/axi_master/haddr1_d_reg[29]/CLK
buffer tran max: [229.7(ps) 194.5(ps)]
sink tran max: [216.2(ps) 180.7(ps)]
inserting inst tx_core/axi_master/n207__I6(CLKBUF1) loc=(813600 930000) between driver tx_core/axi_master/n207__L1_I1/Y and the input term tx_core/axi_master/n207__L2_I3/A
global skew: 155.5(ps)
max(R): 1657.5(ps) tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
min(R): 1502(ps) tx_core/dma_reg_tx/baddr_reg[addr][30]/CLK
buffer tran max: [229.7(ps) 194.5(ps)]
sink tran max: [216.2(ps) 180.7(ps)]
*** ckiInputTermCanInsertBuffer find sync pin tx_core/dma_reg_tx/baddr_reg[addr][30]/CLK
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt0/n309__I5
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt1/FECTS_clks_clk___I0
Inserted cell (CLKBUF1): tx_core/tx_crc/crcpkt1/n306__I1
Inserted cell (CLKBUF1): tx_core/dma_reg_tx/n3707__I2
Inserted cell (CLKBUF1): tx_core/axi_master/n207__I3
Inserted cell (CLKBUF1): tx_core/axi_master/n207__I4
Inserted cell (CLKBUF1): tx_core/axi_master/n207__I6
resized 0 standard cell(s).
inserted 7 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:01.4 real=0:00:02.0 mem=374.4M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:01.4 real=0:00:02.0 mem=374.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 63 insts, mean move: 4.50 um, max move: 14.00 um
	max move on inst (tx_core/tx_crc/crcpkt1/n306__L1_I1): (1231.20, 1260.00) --> (1227.20, 1250.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 63 insts, mean move: 4.50 um, max move: 14.00 um
	max move on inst (tx_core/tx_crc/crcpkt1/n306__L1_I1): (1231.20, 1260.00) --> (1227.20, 1250.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        14.00 um
  inst (tx_core/tx_crc/crcpkt1/n306__L1_I1) with max move: (1231.2, 1260) -> (1227.2, 1250)
  mean    (X+Y) =         4.50 um
Total instances moved : 63
*** cpu=0:00:01.1   mem=374.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.2  MEM: 374.414M)

globalDetailRoute

#Start globalDetailRoute on Sun Nov 20 17:00:06 2016
#
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1261.450 1253.650) on metal1 for NET FECTS_clks_clk___L5_N33. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (750.250 1093.650) on metal1 for NET tx_core/axi_master/n207__L1_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (635.850 913.650) on metal1 for NET tx_core/axi_master/n207__L1_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (827.200 935.000) on metal1 for NET tx_core/axi_master/n207__L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (648.800 915.000) on metal1 for NET tx_core/axi_master/n207__L2_N4. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (342.250 573.650) on metal1 for NET tx_core/dma_reg_tx/n3707. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (738.250 453.650) on metal1 for NET tx_core/tx_crc/crcpkt0/n309. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (751.200 455.000) on metal1 for NET tx_core/tx_crc/crcpkt0/n309__L1_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (761.450 453.650) on metal1 for NET tx_core/tx_crc/crcpkt0/n318__L1_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (767.200 455.000) on metal1 for NET tx_core/tx_crc/crcpkt0/n318__L2_N3. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1227.850 1253.650) on metal1 for NET tx_core/tx_crc/crcpkt1/n306. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1237.600 1265.000) on metal1 for NET tx_core/tx_crc/crcpkt1/n306__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1233.600 1255.000) on metal1 for NET tx_core/tx_crc/crcpkt1/n306__L1_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1200.650 1246.350) on metal1 for NET tx_core/tx_crc/crcpkt1/n318. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1206.400 1245.000) on metal1 for NET tx_core/tx_crc/crcpkt1/n318__L1_N2. The NET is considered partially routed.
#14 routed nets are extracted.
#    14 (0.04%) extracted nets are partially routed.
#742 routed nets are imported.
#29159 (91.13%) nets are without wires.
#2081 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 31996.
#Number of eco nets is 14
#
#Start data preparation...
#
#Data preparation is done on Sun Nov 20 17:00:07 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 20 17:00:08 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       26892      84.13%
#  Metal 2        V       26892       4.21%
#  Metal 3        H       26892       0.00%
#  Metal 4        V       26892       0.00%
#  Metal 5        H       26892       0.00%
#  Metal 6        V       26892       0.00%
#  ------------------------------------------
#  Total                 161352      14.72%
#
#  763 nets (2.38%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 315698 um.
#Total half perimeter of net bounding box = 252593 um.
#Total wire length on LAYER metal1 = 201 um.
#Total wire length on LAYER metal2 = 2143 um.
#Total wire length on LAYER metal3 = 141070 um.
#Total wire length on LAYER metal4 = 172282 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 20261
#Up-Via Summary (total 20261):
#           
#-----------------------
#  Metal 1         5829
#  Metal 2         5777
#  Metal 3         8653
#  Metal 4            1
#  Metal 5            1
#-----------------------
#                 20261 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.00 (Mb)
#Total memory = 375.00 (Mb)
#Peak memory = 402.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 10.8% of the total area was rechecked for DRC, and 0.9% required routing.
#    number of violations = 0
#0.5% of the total area is being checked for drcs
#0.5% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 378.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 378.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 315746 um.
#Total half perimeter of net bounding box = 252593 um.
#Total wire length on LAYER metal1 = 204 um.
#Total wire length on LAYER metal2 = 2152 um.
#Total wire length on LAYER metal3 = 141093 um.
#Total wire length on LAYER metal4 = 172295 um.
#Total wire length on LAYER metal5 = 1 um.
#Total wire length on LAYER metal6 = 0 um.
#Total number of vias = 20271
#Up-Via Summary (total 20271):
#           
#-----------------------
#  Metal 1         5832
#  Metal 2         5781
#  Metal 3         8656
#  Metal 4            1
#  Metal 5            1
#-----------------------
#                 20271 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 375.00 (Mb)
#Peak memory = 402.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 1.00 (Mb)
#Total memory = 375.00 (Mb)
#Peak memory = 402.00 (Mb)
#Number of warnings = 22
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov 20 17:00:09 2016
#
*** Re-Route Steiner Clock Tree/Signal Net (cpu=0:00:02.0 mem=375.2M) ***
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 253
Nr. of Sinks                   : 4289
Nr. of Buffer                  : 510
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK 1657.6(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/baddr_reg[addr][30]/CLK 1502(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1502~1657.6(ps)        0~10(ps)            
Fall Phase Delay               : 1529.7~1692.7(ps)      0~10(ps)            
Trig. Edge Skew                : 155.6(ps)              153.2(ps)           
Rise Skew                      : 155.6(ps)              
Fall Skew                      : 163(ps)                
Max. Rise Buffer Tran.         : 229.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 194.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 216.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 180.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 20.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 44.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 44(ps)                 0(ps)               


Clock Analysis (CPU Time 0:00:00.1)



*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 253
Nr. of Sinks                   : 4289
Nr. of Buffer                  : 510
Nr. of Level (including gates) : 9
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK 1657.6(ps)
Min trig. edge delay at sink(R): tx_core/dma_reg_tx/baddr_reg[addr][30]/CLK 1502(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1502~1657.6(ps)        0~10(ps)            
Fall Phase Delay               : 1529.7~1692.7(ps)      0~10(ps)            
Trig. Edge Skew                : 155.6(ps)              153.2(ps)           
Rise Skew                      : 155.6(ps)              
Fall Skew                      : 163(ps)                
Max. Rise Buffer Tran.         : 229.7(ps)              200(ps)             
Max. Fall Buffer Tran.         : 194.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 216.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 180.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 20.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 19.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 44.7(ps)               0(ps)               
Min. Fall Sink Tran.           : 44(ps)                 0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide eth_core.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:43.2, real=0:00:46.0, mem=375.2M) ***
<clockDesign CMD> timeDesign -postCTS -outDir clock_report
*** Starting trialRoute (mem=375.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 763
There are 763 nets with 1 extra space.
routingBox: (0 0) (1616250 1580000)
coreBox:    (20000 20000) (1596250 1560000)
There are 763 prerouted nets with extraSpace.
Number of multi-gpin terms=7738, multi-gpins=22398, moved blk term=0/0

Phase 1a route (0:00:00.2 375.2M):
Est net length = 2.020e+06um = 9.622e+05H + 1.058e+06V
Usage: (31.1%H 34.4%V) = (1.576e+06um 2.538e+06um) = (393563 253706)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 215 = 4 (0.01% H) + 211 (0.33% V)

Phase 1b route (0:00:00.1 375.2M):
Usage: (31.1%H 34.4%V) = (1.573e+06um 2.538e+06um) = (392718 253705)
Overflow: 204 = 1 (0.00% H) + 203 (0.32% V)

Phase 1c route (0:00:00.1 375.2M):
Usage: (31.0%H 34.4%V) = (1.570e+06um 2.538e+06um) = (392076 253730)
Overflow: 193 = 1 (0.00% H) + 192 (0.30% V)

Phase 1d route (0:00:00.1 375.2M):
Usage: (31.0%H 34.4%V) = (1.570e+06um 2.538e+06um) = (392080 253733)
Overflow: 184 = 1 (0.00% H) + 183 (0.29% V)

Phase 1e route (0:00:00.1 375.2M):
Usage: (31.0%H 34.4%V) = (1.571e+06um 2.539e+06um) = (392152 253803)
Overflow: 104 = 0 (0.00% H) + 104 (0.17% V)

Phase 1f route (0:00:00.1 375.2M):
Usage: (31.0%H 34.4%V) = (1.571e+06um 2.539e+06um) = (392192 253828)
Overflow: 78 = 0 (0.00% H) + 78 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -5:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	4	 0.01%
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	20	 0.03%
 -1:	0	 0.00%	33	 0.05%
--------------------------------------
  0:	8	 0.01%	238	 0.38%
  1:	27	 0.04%	555	 0.88%
  2:	52	 0.08%	1219	 1.93%
  3:	135	 0.21%	2574	 4.07%
  4:	343	 0.54%	4970	 7.86%
  5:	612	 0.97%	6328	10.01%
  6:	916	 1.45%	6923	10.95%
  7:	1445	 2.29%	7112	11.25%
  8:	2043	 3.23%	9100	14.40%
  9:	2668	 4.22%	7668	12.13%
 10:	3686	 5.83%	5389	 8.53%
 11:	4647	 7.35%	4037	 6.39%
 12:	5639	 8.92%	2743	 4.34%
 13:	6144	 9.72%	2869	 4.54%
 14:	6365	10.07%	1253	 1.98%
 15:	6869	10.87%	157	 0.25%
 16:	6251	 9.89%	1	 0.00%
 17:	4706	 7.45%	0	 0.00%
 18:	4282	 6.78%	1	 0.00%
 19:	2711	 4.29%	0	 0.00%
 20:	3651	 5.78%	2	 0.00%


Global route (cpu=0.6s real=1.0s 375.2M)
Phase 1l route (0:00:00.6 375.2M):
There are 763 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (32.0%H 36.0%V) = (1.621e+06um 2.653e+06um) = (404657 265260)
Overflow: 103 = 0 (0.00% H) + 103 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -5:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	4	 0.01%
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	21	 0.03%
 -1:	0	 0.00%	55	 0.09%
--------------------------------------
  0:	13	 0.02%	301	 0.48%
  1:	34	 0.05%	777	 1.23%
  2:	82	 0.13%	1730	 2.74%
  3:	179	 0.28%	3388	 5.36%
  4:	413	 0.65%	5269	 8.34%
  5:	696	 1.10%	6284	 9.94%
  6:	1031	 1.63%	6737	10.66%
  7:	1578	 2.50%	6539	10.35%
  8:	2128	 3.37%	8698	13.76%
  9:	2899	 4.59%	7385	11.69%
 10:	3905	 6.18%	5201	 8.23%
 11:	4838	 7.66%	3945	 6.24%
 12:	5775	 9.14%	2754	 4.36%
 13:	6154	 9.74%	2822	 4.47%
 14:	6402	10.13%	1124	 1.78%
 15:	6743	10.67%	157	 0.25%
 16:	5927	 9.38%	1	 0.00%
 17:	4409	 6.98%	0	 0.00%
 18:	3923	 6.21%	1	 0.00%
 19:	2564	 4.06%	0	 0.00%
 20:	3507	 5.55%	2	 0.00%



*** Completed Phase 1 route (0:00:01.3 375.2M) ***


Total length: 2.449e+06um, number of vias: 212319
M1(H) length: 2.040e+02um, number of vias: 93655
M2(V) length: 4.627e+05um, number of vias: 81887
M3(H) length: 9.295e+05um, number of vias: 33783
M4(V) length: 8.319e+05um, number of vias: 2371
M5(H) length: 1.749e+05um, number of vias: 623
M6(V) length: 4.998e+04um
*** Completed Phase 2 route (0:00:00.8 375.2M) ***

*** Finished all Phases (cpu=0:00:02.2 mem=375.2M) ***
Peak Memory Usage was 375.2M 
*** Finished trialRoute (cpu=0:00:02.3 mem=375.2M) ***

Extraction called for design 'eth_core' of instances=29412 and nets=31996 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 375.172M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -6.833  | -5.140  | -3.164  | -6.833  | -2.551  |   N/A   |
|           TNS (ns):| -7466.5 | -6480.7 | -2098.1 |-659.467 |-190.135 |   N/A   |
|    Violating Paths:|  3760   |  3358   |  2758   |   291   |   161   |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     87 (87)      |   -2.929   |     87 (87)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.120%
Routing Overflow: 0.00% H and 0.16% V
------------------------------------------------------------
Reported timing to dir clock_report
Total CPU time: 5.62 sec
Total Real time: 7.0 sec
Total Memory Usage: 391.335938 Mbytes
<CMD> trialRoute -maxRouteLayer 6
*** Starting trialRoute (mem=393.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 6 -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 763
There are 763 nets with 1 extra space.
routingBox: (0 0) (1616250 1580000)
coreBox:    (20000 20000) (1596250 1560000)
There are 763 prerouted nets with extraSpace.
Number of multi-gpin terms=7738, multi-gpins=22398, moved blk term=0/0

Phase 1a route (0:00:00.2 396.8M):
Est net length = 2.020e+06um = 9.622e+05H + 1.058e+06V
Usage: (31.1%H 34.4%V) = (1.576e+06um 2.538e+06um) = (393563 253706)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 215 = 4 (0.01% H) + 211 (0.33% V)

Phase 1b route (0:00:00.1 398.1M):
Usage: (31.1%H 34.4%V) = (1.573e+06um 2.538e+06um) = (392718 253705)
Overflow: 204 = 1 (0.00% H) + 203 (0.32% V)

Phase 1c route (0:00:00.1 398.1M):
Usage: (31.0%H 34.4%V) = (1.570e+06um 2.538e+06um) = (392076 253730)
Overflow: 193 = 1 (0.00% H) + 192 (0.30% V)

Phase 1d route (0:00:00.1 398.1M):
Usage: (31.0%H 34.4%V) = (1.570e+06um 2.538e+06um) = (392080 253733)
Overflow: 184 = 1 (0.00% H) + 183 (0.29% V)

Phase 1e route (0:00:00.1 398.9M):
Usage: (31.0%H 34.4%V) = (1.571e+06um 2.539e+06um) = (392152 253803)
Overflow: 104 = 0 (0.00% H) + 104 (0.17% V)

Phase 1f route (0:00:00.1 398.9M):
Usage: (31.0%H 34.4%V) = (1.571e+06um 2.539e+06um) = (392192 253828)
Overflow: 78 = 0 (0.00% H) + 78 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -5:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	4	 0.01%
 -3:	0	 0.00%	2	 0.00%
 -2:	0	 0.00%	20	 0.03%
 -1:	0	 0.00%	33	 0.05%
--------------------------------------
  0:	8	 0.01%	238	 0.38%
  1:	27	 0.04%	555	 0.88%
  2:	52	 0.08%	1219	 1.93%
  3:	135	 0.21%	2574	 4.07%
  4:	343	 0.54%	4970	 7.86%
  5:	612	 0.97%	6328	10.01%
  6:	916	 1.45%	6923	10.95%
  7:	1445	 2.29%	7112	11.25%
  8:	2043	 3.23%	9100	14.40%
  9:	2668	 4.22%	7668	12.13%
 10:	3686	 5.83%	5389	 8.53%
 11:	4647	 7.35%	4037	 6.39%
 12:	5639	 8.92%	2743	 4.34%
 13:	6144	 9.72%	2869	 4.54%
 14:	6365	10.07%	1253	 1.98%
 15:	6869	10.87%	157	 0.25%
 16:	6251	 9.89%	1	 0.00%
 17:	4706	 7.45%	0	 0.00%
 18:	4282	 6.78%	1	 0.00%
 19:	2711	 4.29%	0	 0.00%
 20:	3651	 5.78%	2	 0.00%


Global route (cpu=0.6s real=1.0s 397.6M)
Phase 1l route (0:00:00.8 395.9M):
There are 763 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (32.0%H 36.0%V) = (1.621e+06um 2.653e+06um) = (404657 265260)
Overflow: 103 = 0 (0.00% H) + 103 (0.16% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -7:	0	 0.00%	1	 0.00%
 -5:	0	 0.00%	1	 0.00%
 -4:	0	 0.00%	4	 0.01%
 -3:	0	 0.00%	3	 0.00%
 -2:	0	 0.00%	21	 0.03%
 -1:	0	 0.00%	55	 0.09%
--------------------------------------
  0:	13	 0.02%	301	 0.48%
  1:	34	 0.05%	777	 1.23%
  2:	82	 0.13%	1730	 2.74%
  3:	179	 0.28%	3388	 5.36%
  4:	413	 0.65%	5269	 8.34%
  5:	696	 1.10%	6284	 9.94%
  6:	1031	 1.63%	6737	10.66%
  7:	1578	 2.50%	6539	10.35%
  8:	2128	 3.37%	8698	13.76%
  9:	2899	 4.59%	7385	11.69%
 10:	3905	 6.18%	5201	 8.23%
 11:	4838	 7.66%	3945	 6.24%
 12:	5775	 9.14%	2754	 4.36%
 13:	6154	 9.74%	2822	 4.47%
 14:	6402	10.13%	1124	 1.78%
 15:	6743	10.67%	157	 0.25%
 16:	5927	 9.38%	1	 0.00%
 17:	4409	 6.98%	0	 0.00%
 18:	3923	 6.21%	1	 0.00%
 19:	2564	 4.06%	0	 0.00%
 20:	3507	 5.55%	2	 0.00%



*** Completed Phase 1 route (0:00:01.6 393.3M) ***


Total length: 2.449e+06um, number of vias: 212319
M1(H) length: 2.040e+02um, number of vias: 93655
M2(V) length: 4.627e+05um, number of vias: 81887
M3(H) length: 9.295e+05um, number of vias: 33783
M4(V) length: 8.319e+05um, number of vias: 2371
M5(H) length: 1.749e+05um, number of vias: 623
M6(V) length: 4.998e+04um
*** Completed Phase 2 route (0:00:00.9 393.3M) ***

*** Finished all Phases (cpu=0:00:02.6 mem=393.3M) ***
Peak Memory Usage was 401.6M 
*** Finished trialRoute (cpu=0:00:02.8 mem=393.3M) ***

<CMD> setDrawView place
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=383.1M, init mem=383.1M)
*info: Placed = 24361
*info: Unplaced = 0
Placement Density:78.12%(1699672/2175712)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=383.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (763) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=383.1M) ***

globalDetailRoute

#Start globalDetailRoute on Sun Nov 20 17:01:40 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Nov 20 17:01:41 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 20 17:01:41 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       26892      84.13%
#  Metal 2        V       26892       4.21%
#  Metal 3        H       26892       0.00%
#  Metal 4        V       26892       0.00%
#  Metal 5        H       26892       0.00%
#  Metal 6        V       26892       0.00%
#  ------------------------------------------
#  Total                 161352      14.72%
#
#  763 nets (2.38%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 404.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 427.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 429.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 429.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 430.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   2184(8.48%)    455(1.77%)    188(0.73%)     24(0.09%)   (11.1%)
#   Metal 3     60(0.22%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.22%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      4(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 6      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2249(1.53%)    455(0.31%)    188(0.13%)     24(0.02%)   (1.99%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2485518 um.
#Total half perimeter of net bounding box = 2100810 um.
#Total wire length on LAYER metal1 = 331 um.
#Total wire length on LAYER metal2 = 425035 um.
#Total wire length on LAYER metal3 = 759191 um.
#Total wire length on LAYER metal4 = 725471 um.
#Total wire length on LAYER metal5 = 419165 um.
#Total wire length on LAYER metal6 = 156325 um.
#Total number of vias = 177786
#Up-Via Summary (total 177786):
#           
#-----------------------
#  Metal 1        73866
#  Metal 2        63767
#  Metal 3        28926
#  Metal 4         8413
#  Metal 5         2814
#-----------------------
#                177786 
#
#Max overcon = 7 tracks.
#Total overcon = 1.99%.
#Worst layer Gcell overcon rate = 0.22%.
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 6.00 (Mb)
#Total memory = 403.00 (Mb)
#Peak memory = 444.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 109
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 410.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 34
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 30
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 25
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 25
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 25
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2457727 um.
#Total half perimeter of net bounding box = 2100810 um.
#Total wire length on LAYER metal1 = 62852 um.
#Total wire length on LAYER metal2 = 463663 um.
#Total wire length on LAYER metal3 = 703460 um.
#Total wire length on LAYER metal4 = 665531 um.
#Total wire length on LAYER metal5 = 397959 um.
#Total wire length on LAYER metal6 = 164263 um.
#Total number of vias = 229343
#Up-Via Summary (total 229343):
#           
#-----------------------
#  Metal 1        92530
#  Metal 2        87830
#  Metal 3        35653
#  Metal 4        10281
#  Metal 5         3049
#-----------------------
#                229343 
#
#Total number of DRC violations = 13
#Total number of violations on LAYER metal1 = 3
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = 2.00 (Mb)
#Total memory = 405.00 (Mb)
#Peak memory = 445.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 13
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 405.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 12
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 403.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 12
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 403.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:08
#Elapsed time = 00:00:12
#Increased memory = -2.00 (Mb)
#Total memory = 403.00 (Mb)
#Peak memory = 445.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2457700 um.
#Total half perimeter of net bounding box = 2100810 um.
#Total wire length on LAYER metal1 = 62866 um.
#Total wire length on LAYER metal2 = 463652 um.
#Total wire length on LAYER metal3 = 703398 um.
#Total wire length on LAYER metal4 = 665388 um.
#Total wire length on LAYER metal5 = 397967 um.
#Total wire length on LAYER metal6 = 164429 um.
#Total number of vias = 229297
#Up-Via Summary (total 229297):
#           
#-----------------------
#  Metal 1        92529
#  Metal 2        87809
#  Metal 3        35639
#  Metal 4        10275
#  Metal 5         3045
#-----------------------
#                229297 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:45
#Elapsed time = 00:00:49
#Increased memory = 0.00 (Mb)
#Total memory = 403.00 (Mb)
#Peak memory = 445.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:01:03
#Increased memory = 19.00 (Mb)
#Total memory = 402.00 (Mb)
#Peak memory = 445.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 77
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov 20 17:02:43 2016
#
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Nov 20 20:05:32 2016

Design Name: eth_core
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1616.2500, 1580.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 20:05:32 **** Processed 5000 nets (Total 31996)
**** 20:05:32 **** Processed 10000 nets (Total 31996)
**** 20:05:32 **** Processed 15000 nets (Total 31996)
**** 20:05:32 **** Processed 20000 nets (Total 31996)
**** 20:05:32 **** Processed 25000 nets (Total 31996)
**** 20:05:33 **** Processed 30000 nets (Total 31996)

VC Elapsed Time: 0:00:01.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Nov 20 20:05:33 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.8  MEM: 0.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 402.0) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4000
  VERIFY GEOMETRY ...... SubArea : 1 of 4
**WARN: (ENCVFG-47):	Pin of Cell tx_core/axi_slave/wchdata_fifo/r307/U1_1_3 at (142.200, 39.700), (142.300, 40.300) on Layer metal1 is not connected to any net. Use globalNetConnect or GUI FloorPlan->Connect Global Nets to specify global net connection rules properly.

  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  4 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  5 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 5 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 4
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  1 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 5 Viols. 0 Wrngs.
VG: elapsed time: 7.00
Begin Summary ...
  Cells       : 0
  SameNet     : 5
  Wiring      : 0
  Antenna     : 0
  Short       : 9
  Overlap     : 0
End Summary

  Verification Complete : 14 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:06.0  MEM: 114.5M)

<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_postRoute -outDir timingReports
Extraction called for design 'eth_core' of instances=29412 and nets=31996 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 516.2M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.2  MEM= 516.2M)
Extracted 20.001% (CPU Time= 0:00:00.3  MEM= 516.2M)
Extracted 30.0008% (CPU Time= 0:00:00.4  MEM= 516.2M)
Extracted 40.001% (CPU Time= 0:00:00.4  MEM= 516.2M)
Extracted 50.0008% (CPU Time= 0:00:00.6  MEM= 516.2M)
Extracted 60.001% (CPU Time= 0:00:00.7  MEM= 516.2M)
Extracted 70.0008% (CPU Time= 0:00:00.8  MEM= 516.2M)
Extracted 80.001% (CPU Time= 0:00:00.9  MEM= 516.2M)
Extracted 90.0008% (CPU Time= 0:00:01.0  MEM= 516.2M)
Extracted 100% (CPU Time= 0:00:01.2  MEM= 516.2M)
Nr. Extracted Resistors     : 425495
Nr. Extracted Ground Cap.   : 455384
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 516.188M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -8.721  | -6.997  | -3.621  | -8.721  | -2.949  |   N/A   |
|           TNS (ns):| -8870.5 | -7689.9 | -3031.5 |-771.518 |-243.119 |   N/A   |
|    Violating Paths:|  3846   |  3372   |  2900   |   291   |   164   |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     97 (97)      |   -3.360   |     97 (97)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.120%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.61 sec
Total Real time: 5.0 sec
Total Memory Usage: 516.1875 Mbytes
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_core' of instances=29412 and nets=31996 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 516.2M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.2  MEM= 516.2M)
Extracted 20.001% (CPU Time= 0:00:00.3  MEM= 516.2M)
Extracted 30.0008% (CPU Time= 0:00:00.4  MEM= 516.2M)
Extracted 40.001% (CPU Time= 0:00:00.4  MEM= 516.2M)
Extracted 50.0008% (CPU Time= 0:00:00.6  MEM= 516.2M)
Extracted 60.001% (CPU Time= 0:00:00.6  MEM= 516.2M)
Extracted 70.0008% (CPU Time= 0:00:00.7  MEM= 516.2M)
Extracted 80.001% (CPU Time= 0:00:00.8  MEM= 516.2M)
Extracted 90.0008% (CPU Time= 0:00:00.9  MEM= 516.2M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 516.2M)
Nr. Extracted Resistors     : 425495
Nr. Extracted Ground Cap.   : 455384
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 516.188M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.131  | -0.062  | -1.131  |  1.869  |  0.650  |   N/A   |
|           TNS (ns):| -4809.7 | -2.124  | -4807.6 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  5440   |   99    |  5364   |    0    |    0    |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 78.120%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.24 sec
Total Real time: 6.0 sec
Total Memory Usage: 516.1875 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 516.2M **
#Created 34 library cell signatures
#Created 31996 NETS and 0 SPECIALNETS signatures
#Created 29413 instance signatures
Begin checking placement ... (start mem=525.2M, init mem=524.2M)
*info: Placed = 24361
*info: Unplaced = 0
Placement Density:78.12%(1699672/2175712)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=524.2M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'eth_core' of instances=29412 and nets=31996 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 524.2M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0008% (CPU Time= 0:00:00.2  MEM= 524.2M)
Extracted 20.001% (CPU Time= 0:00:00.3  MEM= 524.2M)
Extracted 30.0008% (CPU Time= 0:00:00.4  MEM= 524.2M)
Extracted 40.001% (CPU Time= 0:00:00.4  MEM= 524.2M)
Extracted 50.0008% (CPU Time= 0:00:00.6  MEM= 524.2M)
Extracted 60.001% (CPU Time= 0:00:00.7  MEM= 524.2M)
Extracted 70.0008% (CPU Time= 0:00:00.8  MEM= 524.2M)
Extracted 80.001% (CPU Time= 0:00:01.0  MEM= 524.2M)
Extracted 90.0008% (CPU Time= 0:00:01.0  MEM= 524.2M)
Extracted 100% (CPU Time= 0:00:01.2  MEM= 524.2M)
Nr. Extracted Resistors     : 425495
Nr. Extracted Ground Cap.   : 455384
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.3  Real Time: 0:00:02.0  MEM: 524.188M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 524.2M, InitMEM = 524.2M)
Number of Loop : 0
Start delay calculation (mem=524.188M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 524.2M)
Closing parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq'. 29915 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=524.188M 14)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 524.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.721  |
|           TNS (ns):| -8870.5 |
|    Violating Paths:|  3846   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     97 (97)      |   -3.360   |     97 (97)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.120%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 524.2M **
*info: Start fixing DRV (Mem = 524.19M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (524.2M)
*info: 763 clock nets excluded
*info: 2 special nets excluded.
*info: 1808 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.781203
Start fixing design rules ... (0:00:00.2 524.2M)
Topological Sorting (CPU = 0:00:00.0, MEM = 524.2M, InitMEM = 524.2M)
Number of Loop : 0
Done fixing design rule (0:00:32.2 524.2M)

Summary:
121 buffers added on 121 nets (with 2 drivers resized)

Density after buffering = 0.783185
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.1   mem=524.2M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:33.5 524.2M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (524.2M)
*info: 763 clock nets excluded
*info: 2 special nets excluded.
*info: 1808 no-driver nets excluded.
Start fixing design rules ... (0:00:00.2 524.2M)
Topological Sorting (CPU = 0:00:00.1, MEM = 524.2M, InitMEM = 524.2M)
Number of Loop : 0
Done fixing design rule (0:00:01.7 524.2M)

Summary:
5 buffers added on 5 nets (with 0 driver resized)

Density after buffering = 0.783258
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.1   mem=524.2M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:03.0 524.2M)

End  of fixDrcViolation iteration 2.
*info:
*info: Completed fixing DRV (CPU Time = 0:00:37, Mem = 524.19M).

------------------------------------------------------------
     Summary (cpu=0.61min real=0.60min mem=524.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.670  |
|           TNS (ns):| -3564.1 |
|    Violating Paths:|  3173   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.326%
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:43, mem = 524.2M **
*** Timing NOT met, worst failing slack is -2.670
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -2.670
*** Check timing (0:00:00.0)
Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=524.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 78.326%
total 29595 net, 44 ipo_ignored
total 89593 term, 0 ipo_ignored
total 25249 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -2.670ns, TNS = -3564.119ns (cpu=0:00:00.6 mem=524.2M)

Iter 0 ...

Collected 13216 nets for fixing
Evaluate 766(72) resize, Select 20 cand. (cpu=0:00:01.7 mem=524.2M)

Commit 12 cand, 12 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.7 mem=524.2M)

Calc. DC (cpu=0:00:01.7 mem=524.2M) ***

Estimated WNS = -2.649ns, TNS = -3253.347ns (cpu=0:00:02.0 mem=524.2M)

Iter 1 ...

Collected 13206 nets for fixing
Evaluate 754(81) resize, Select 22 cand. (cpu=0:00:03.0 mem=524.2M)

Commit 16 cand, 6 upSize, 3 downSize, 7 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.0 mem=524.2M)

Calc. DC (cpu=0:00:03.1 mem=524.2M) ***

Estimated WNS = -2.642ns, TNS = -3184.839ns (cpu=0:00:03.3 mem=524.2M)

Iter 2 ...

Collected 13204 nets for fixing
Evaluate 767(63) resize, Select 13 cand. (cpu=0:00:04.4 mem=524.2M)

Commit 2 cand, 2 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.4 mem=524.2M)

Calc. DC (cpu=0:00:04.4 mem=524.2M) ***

Estimated WNS = -2.642ns, TNS = -3179.028ns (cpu=0:00:04.7 mem=524.2M)

Iter 3 ...

Collected 13204 nets for fixing
Evaluate 766(119) resize, Select 9 cand. (cpu=0:00:06.0 mem=524.2M)

Commit 7 cand, 0 upSize, 0 downSize, 7 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.1 mem=524.2M)

Calc. DC (cpu=0:00:06.1 mem=524.2M) ***

Estimated WNS = -2.642ns, TNS = -3179.161ns (cpu=0:00:06.2 mem=524.2M)

Calc. DC (cpu=0:00:06.2 mem=524.2M) ***
*summary:     44 instances changed cell type
density after = 78.336%

*** Finish Post Route Setup Fixing (cpu=0:00:06.3 mem=524.2M) ***

Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=524.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 78.336%
total 29595 net, 44 ipo_ignored
total 89593 term, 0 ipo_ignored
total 25249 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -2.642ns, TNS = -3179.028ns (cpu=0:00:00.5 mem=524.2M)

Iter 0 ...

Collected 13204 nets for fixing
Evaluate 766(61) resize, Select 11 cand. (cpu=0:00:01.6 mem=524.2M)
Evaluate 21(1008) addBuf, Select 5 cand. (cpu=0:00:05.9 mem=524.2M)
Evaluate 13(13) delBuf, Select 2 cand. (cpu=0:00:06.0 mem=524.2M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:06.1 mem=524.2M)

Calc. DC (cpu=0:00:06.1 mem=524.2M) ***

Estimated WNS = -2.604ns, TNS = -3175.454ns (cpu=0:00:06.3 mem=524.2M)

Iter 1 ...

Collected 13202 nets for fixing
Evaluate 766(59) resize, Select 4 cand. (cpu=0:00:07.4 mem=524.2M)
Evaluate 21(892) addBuf, Select 10 cand. (cpu=0:00:12.8 mem=524.2M)
Evaluate 16(16) delBuf, Select 1 cand. (cpu=0:00:12.9 mem=524.2M)

Commit 5 cand, 0 upSize, 0 downSize, 2 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.9 mem=524.2M)

Calc. DC (cpu=0:00:13.0 mem=524.2M) ***

Estimated WNS = -2.317ns, TNS = -3163.960ns (cpu=0:00:13.2 mem=524.2M)

Iter 2 ...

Collected 13201 nets for fixing
Evaluate 769(58) resize, Select 15 cand. (cpu=0:00:14.3 mem=524.2M)
Evaluate 21(951) addBuf, Select 4 cand. (cpu=0:00:17.9 mem=524.2M)
Evaluate 32(32) delBuf, Select 1 cand. (cpu=0:00:18.1 mem=524.2M)

Commit 3 cand, 0 upSize, 0 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.1 mem=524.2M)

Calc. DC (cpu=0:00:18.2 mem=524.2M) ***

Estimated WNS = -2.292ns, TNS = -3155.982ns (cpu=0:00:18.4 mem=524.2M)

Iter 3 ...

Collected 13191 nets for fixing
Evaluate 752(55) resize, Select 5 cand. (cpu=0:00:19.5 mem=524.2M)
Evaluate 21(322) addBuf, Select 3 cand. (cpu=0:00:21.3 mem=524.2M)
Evaluate 36(36) delBuf, Select 1 cand. (cpu=0:00:21.6 mem=524.2M)

Commit 3 cand, 0 upSize, 2 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:21.6 mem=524.2M)

Calc. DC (cpu=0:00:21.7 mem=524.2M) ***

Estimated WNS = -2.178ns, TNS = -3151.769ns (cpu=0:00:21.9 mem=524.2M)

Iter 4 ...

Collected 13194 nets for fixing
Evaluate 753(62) resize, Select 17 cand. (cpu=0:00:23.0 mem=524.2M)
Evaluate 21(2073) addBuf, Select 11 cand. (cpu=0:00:35.5 mem=524.2M)
Evaluate 44(44) delBuf, Select 2 cand. (cpu=0:00:35.8 mem=524.2M)

Commit 8 cand, 1 upSize, 0 downSize, 2 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:35.8 mem=524.2M)

Calc. DC (cpu=0:00:35.9 mem=524.2M) ***

Estimated WNS = -2.062ns, TNS = -3163.108ns (cpu=0:00:36.1 mem=524.2M)

Iter 5 ...

Collected 13169 nets for fixing
Evaluate 753(57) resize, Select 6 cand. (cpu=0:00:37.0 mem=524.2M)
Evaluate 21(870) addBuf, Select 8 cand. (cpu=0:00:42.4 mem=524.2M)
Evaluate 55(55) delBuf, Select 1 cand. (cpu=0:00:42.8 mem=524.2M)

Commit 5 cand, 1 upSize, 0 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:42.8 mem=524.2M)

Calc. DC (cpu=0:00:42.9 mem=524.2M) ***

Estimated WNS = -1.976ns, TNS = -3142.089ns (cpu=0:00:43.1 mem=524.2M)

Iter 6 ...

Collected 13144 nets for fixing
Evaluate 777(88) resize, Select 25 cand. (cpu=0:00:43.8 mem=524.2M)
Evaluate 21(597) addBuf, Select 3 cand. (cpu=0:00:46.2 mem=524.2M)
Evaluate 59(59) delBuf, Select 1 cand. (cpu=0:00:46.6 mem=524.2M)

Commit 6 cand, 2 upSize, 1 downSize, 1 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:46.6 mem=524.2M)

Calc. DC (cpu=0:00:46.7 mem=524.2M) ***

Estimated WNS = -1.948ns, TNS = -3108.259ns (cpu=0:00:47.0 mem=524.2M)

Iter 7 ...

Collected 13135 nets for fixing
Evaluate 784(82) resize, Select 6 cand. (cpu=0:00:47.8 mem=524.2M)
Evaluate 21(469) addBuf, Select 3 cand. (cpu=0:00:50.0 mem=524.2M)
Evaluate 59(59) delBuf, Select 0 cand. (cpu=0:00:50.5 mem=524.2M)

Commit 5 cand, 0 upSize, 2 downSize, 2 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:50.5 mem=524.2M)

Calc. DC (cpu=0:00:50.6 mem=524.2M) ***

Estimated WNS = -1.873ns, TNS = -3108.443ns (cpu=0:00:50.8 mem=524.2M)

Iter 8 ...

Collected 13106 nets for fixing
Evaluate 753(80) resize, Select 23 cand. (cpu=0:00:51.6 mem=524.2M)
Evaluate 21(696) addBuf, Select 12 cand. (cpu=0:00:52.8 mem=524.2M)
Evaluate 60(60) delBuf, Select 0 cand. (cpu=0:00:53.2 mem=524.2M)

Commit 5 cand, 1 upSize, 0 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:53.2 mem=524.2M)

Calc. DC (cpu=0:00:53.3 mem=524.2M) ***

Estimated WNS = -1.835ns, TNS = -3056.618ns (cpu=0:00:53.5 mem=524.2M)

Iter 9 ...

Collected 13105 nets for fixing
Evaluate 751(78) resize, Select 5 cand. (cpu=0:00:54.4 mem=524.2M)
Evaluate 21(290) addBuf, Select 8 cand. (cpu=0:00:55.0 mem=524.2M)
Evaluate 64(64) delBuf, Select 1 cand. (cpu=0:00:55.4 mem=524.2M)

Commit 8 cand, 0 upSize, 2 downSize, 1 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:55.4 mem=524.2M)

Calc. DC (cpu=0:00:55.5 mem=524.2M) ***

Estimated WNS = -1.769ns, TNS = -2951.963ns (cpu=0:00:55.7 mem=524.2M)

Iter 10 ...

Collected 13086 nets for fixing
Evaluate 750(67) resize, Select 17 cand. (cpu=0:00:56.6 mem=524.2M)
Evaluate 21(1432) addBuf, Select 7 cand. (cpu=0:01:04 mem=524.2M)
Evaluate 69(69) delBuf, Select 0 cand. (cpu=0:01:05 mem=524.2M)

Commit 6 cand, 2 upSize, 1 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:01:05 mem=524.2M)

Calc. DC (cpu=0:01:05 mem=524.2M) ***

Estimated WNS = -1.744ns, TNS = -2934.974ns (cpu=0:01:05 mem=524.2M)

Iter 11 ...

Collected 13083 nets for fixing
Evaluate 750(74) resize, Select 8 cand. (cpu=0:01:06 mem=524.2M)
Evaluate 21(361) addBuf, Select 3 cand. (cpu=0:01:08 mem=524.2M)
Evaluate 73(73) delBuf, Select 2 cand. (cpu=0:01:08 mem=524.2M)

Commit 8 cand, 3 upSize, 1 downSize, 0 sameSize, 2 addBuf, 2 delBuf, 0 pinSwap (cpu=0:01:08 mem=524.2M)

Calc. DC (cpu=0:01:08 mem=524.2M) ***

Estimated WNS = -1.681ns, TNS = -2930.967ns (cpu=0:01:08 mem=524.2M)

Iter 12 ...

Collected 13083 nets for fixing
Evaluate 750(69) resize, Select 17 cand. (cpu=0:01:09 mem=524.2M)
Evaluate 22(903) addBuf, Select 13 cand. (cpu=0:01:14 mem=524.2M)
Evaluate 72(72) delBuf, Select 1 cand. (cpu=0:01:14 mem=524.2M)

Commit 9 cand, 1 upSize, 1 downSize, 1 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:14 mem=524.2M)

Calc. DC (cpu=0:01:14 mem=524.2M) ***

Estimated WNS = -1.624ns, TNS = -2816.826ns (cpu=0:01:15 mem=524.2M)

Iter 13 ...

Collected 13050 nets for fixing
Evaluate 764(117) resize, Select 7 cand. (cpu=0:01:16 mem=524.2M)
Evaluate 21(380) addBuf, Select 3 cand. (cpu=0:01:17 mem=524.2M)
Evaluate 75(75) delBuf, Select 1 cand. (cpu=0:01:18 mem=524.2M)

Commit 6 cand, 2 upSize, 2 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:18 mem=524.2M)

Calc. DC (cpu=0:01:18 mem=524.2M) ***

Estimated WNS = -1.578ns, TNS = -2763.520ns (cpu=0:01:18 mem=524.2M)

Iter 14 ...

Collected 13048 nets for fixing
Evaluate 791(119) resize, Select 20 cand. (cpu=0:01:19 mem=524.2M)
Evaluate 21(1323) addBuf, Select 7 cand. (cpu=0:01:26 mem=524.2M)
Evaluate 76(76) delBuf, Select 1 cand. (cpu=0:01:26 mem=524.2M)

Commit 5 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:01:26 mem=524.2M)

Calc. DC (cpu=0:01:26 mem=524.2M) ***

Estimated WNS = -1.535ns, TNS = -2764.519ns (cpu=0:01:27 mem=524.2M)
*summary:     35 instances changed cell type
density after = 78.384%

*** Finish Post Route Setup Fixing (cpu=0:01:27 mem=524.2M) ***

*** Timing NOT met, worst failing slack is -1.535
*** Check timing (0:00:00.0)
Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=524.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 78.384%
total 29625 net, 44 ipo_ignored
total 89653 term, 0 ipo_ignored
total 25279 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.535ns, TNS = -2764.519ns (cpu=0:00:00.5 mem=524.2M)

Iter 0 ...

Collected 13055 nets for fixing
Evaluate 809(127) resize, Select 21 cand. (cpu=0:00:01.3 mem=524.2M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.3 mem=524.2M)

Calc. DC (cpu=0:00:01.3 mem=524.2M) ***

Estimated WNS = -1.535ns, TNS = -2737.874ns (cpu=0:00:01.5 mem=524.2M)

Iter 1 ...

Collected 13055 nets for fixing
Evaluate 764(191) resize, Select 11 cand. (cpu=0:00:02.5 mem=524.2M)

Commit 4 cand, 0 upSize, 1 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.5 mem=524.2M)

Calc. DC (cpu=0:00:02.5 mem=524.2M) ***

Estimated WNS = -1.533ns, TNS = -2737.863ns (cpu=0:00:02.8 mem=524.2M)

Iter 2 ...

Collected 13055 nets for fixing
Evaluate 764(124) resize, Select 20 cand. (cpu=0:00:03.5 mem=524.2M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.5 mem=524.2M)

Calc. DC (cpu=0:00:03.5 mem=524.2M) ***

Estimated WNS = -1.533ns, TNS = -2737.863ns (cpu=0:00:03.7 mem=524.2M)

Calc. DC (cpu=0:00:03.7 mem=524.2M) ***
*summary:      5 instances changed cell type
density after = 78.385%

*** Finish Post Route Setup Fixing (cpu=0:00:03.8 mem=524.2M) ***

Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=524.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 78.385%
total 29625 net, 44 ipo_ignored
total 89653 term, 0 ipo_ignored
total 25279 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.533ns, TNS = -2737.863ns (cpu=0:00:00.5 mem=524.2M)

Iter 0 ...

Collected 13055 nets for fixing
Evaluate 764(124) resize, Select 20 cand. (cpu=0:00:01.3 mem=524.2M)
Evaluate 21(686) addBuf, Select 8 cand. (cpu=0:00:03.3 mem=524.2M)
Evaluate 80(80) delBuf, Select 1 cand. (cpu=0:00:03.8 mem=524.2M)

Commit 5 cand, 0 upSize, 0 downSize, 0 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:03.8 mem=524.2M)

Calc. DC (cpu=0:00:03.9 mem=524.2M) ***

Estimated WNS = -1.527ns, TNS = -2716.173ns (cpu=0:00:04.1 mem=524.2M)

Iter 1 ...

Collected 13043 nets for fixing
Evaluate 750(128) resize, Select 2 cand. (cpu=0:00:04.9 mem=524.2M)
Evaluate 21(346) addBuf, Select 3 cand. (cpu=0:00:06.2 mem=524.2M)
Evaluate 80(80) delBuf, Select 1 cand. (cpu=0:00:06.7 mem=524.2M)

Commit 3 cand, 1 upSize, 0 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:06.7 mem=524.2M)

Calc. DC (cpu=0:00:06.8 mem=524.2M) ***

Estimated WNS = -1.517ns, TNS = -2685.147ns (cpu=0:00:07.0 mem=524.2M)

Iter 2 ...

Collected 13025 nets for fixing
Evaluate 779(128) resize, Select 23 cand. (cpu=0:00:07.8 mem=524.2M)
Evaluate 21(991) addBuf, Select 11 cand. (cpu=0:00:11.5 mem=524.2M)
Evaluate 81(81) delBuf, Select 0 cand. (cpu=0:00:12.0 mem=524.2M)

Commit 6 cand, 1 upSize, 0 downSize, 0 sameSize, 5 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.0 mem=524.2M)

Calc. DC (cpu=0:00:12.1 mem=524.2M) ***

Estimated WNS = -1.513ns, TNS = -2657.385ns (cpu=0:00:12.4 mem=524.2M)

Iter 3 ...

Collected 13017 nets for fixing
Evaluate 795(127) resize, Select 8 cand. (cpu=0:00:13.1 mem=524.2M)
Evaluate 21(389) addBuf, Select 9 cand. (cpu=0:00:14.3 mem=524.2M)
Evaluate 86(86) delBuf, Select 2 cand. (cpu=0:00:14.8 mem=524.2M)

Commit 9 cand, 2 upSize, 1 downSize, 1 sameSize, 4 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:14.8 mem=524.2M)

Calc. DC (cpu=0:00:14.9 mem=524.2M) ***

Estimated WNS = -1.510ns, TNS = -2421.771ns (cpu=0:00:15.2 mem=524.2M)

Iter 4 ...

Collected 12922 nets for fixing
Evaluate 767(62) resize, Select 17 cand. (cpu=0:00:15.9 mem=524.2M)
Evaluate 21(805) addBuf, Select 5 cand. (cpu=0:00:19.5 mem=524.2M)
Evaluate 87(87) delBuf, Select 1 cand. (cpu=0:00:20.0 mem=524.2M)

Commit 9 cand, 2 upSize, 2 downSize, 1 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:20.0 mem=524.2M)

Calc. DC (cpu=0:00:20.1 mem=524.2M) ***

Estimated WNS = -1.476ns, TNS = -2402.059ns (cpu=0:00:20.4 mem=524.2M)

Iter 5 ...

Collected 12923 nets for fixing
Evaluate 752(74) resize, Select 9 cand. (cpu=0:00:21.0 mem=524.2M)
Evaluate 21(345) addBuf, Select 3 cand. (cpu=0:00:22.4 mem=524.2M)
Evaluate 90(90) delBuf, Select 2 cand. (cpu=0:00:22.9 mem=524.2M)

Commit 10 cand, 3 upSize, 1 downSize, 3 sameSize, 1 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:23.0 mem=524.2M)

Calc. DC (cpu=0:00:23.1 mem=524.2M) ***

Estimated WNS = -1.469ns, TNS = -2396.522ns (cpu=0:00:23.3 mem=524.2M)

Iter 6 ...

Collected 12923 nets for fixing
Evaluate 750(80) resize, Select 19 cand. (cpu=0:00:23.9 mem=524.2M)
Evaluate 21(633) addBuf, Select 2 cand. (cpu=0:00:25.8 mem=524.2M)
Evaluate 91(91) delBuf, Select 0 cand. (cpu=0:00:26.3 mem=524.2M)

Commit 4 cand, 2 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:26.4 mem=524.2M)

Calc. DC (cpu=0:00:26.4 mem=524.2M) ***

Estimated WNS = -1.446ns, TNS = -2389.162ns (cpu=0:00:26.6 mem=524.2M)

Iter 7 ...

Collected 12923 nets for fixing
Evaluate 756(70) resize, Select 6 cand. (cpu=0:00:27.3 mem=524.2M)
Evaluate 21(428) addBuf, Select 6 cand. (cpu=0:00:28.9 mem=524.2M)
Evaluate 93(93) delBuf, Select 1 cand. (cpu=0:00:29.4 mem=524.2M)

Commit 8 cand, 1 upSize, 1 downSize, 2 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:29.5 mem=524.2M)

Calc. DC (cpu=0:00:29.6 mem=524.2M) ***

Estimated WNS = -1.442ns, TNS = -2349.752ns (cpu=0:00:29.8 mem=524.2M)

Iter 8 ...

Collected 12925 nets for fixing
Evaluate 795(89) resize, Select 27 cand. (cpu=0:00:30.6 mem=524.2M)
Evaluate 21(813) addBuf, Select 7 cand. (cpu=0:00:33.2 mem=524.2M)
Evaluate 95(95) delBuf, Select 0 cand. (cpu=0:00:33.7 mem=524.2M)

Commit 6 cand, 2 upSize, 1 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:33.8 mem=524.2M)

Calc. DC (cpu=0:00:33.8 mem=524.2M) ***

Estimated WNS = -1.434ns, TNS = -2341.247ns (cpu=0:00:34.1 mem=524.2M)

Iter 9 ...

Collected 12916 nets for fixing
Evaluate 780(101) resize, Select 15 cand. (cpu=0:00:34.8 mem=524.2M)
Evaluate 21(292) addBuf, Select 5 cand. (cpu=0:00:35.5 mem=524.2M)
Evaluate 98(98) delBuf, Select 0 cand. (cpu=0:00:36.1 mem=524.2M)

Commit 11 cand, 3 upSize, 1 downSize, 4 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:36.1 mem=524.2M)

Calc. DC (cpu=0:00:36.2 mem=524.2M) ***

Estimated WNS = -1.430ns, TNS = -2311.499ns (cpu=0:00:36.4 mem=524.2M)

Iter 10 ...

Collected 12905 nets for fixing
Evaluate 752(112) resize, Select 24 cand. (cpu=0:00:37.2 mem=524.2M)
Evaluate 21(525) addBuf, Select 2 cand. (cpu=0:00:38.8 mem=524.2M)
Evaluate 100(100) delBuf, Select 1 cand. (cpu=0:00:39.4 mem=524.2M)

Commit 6 cand, 1 upSize, 3 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:39.4 mem=524.2M)

Calc. DC (cpu=0:00:39.5 mem=524.2M) ***

Estimated WNS = -1.427ns, TNS = -2302.695ns (cpu=0:00:39.7 mem=524.2M)

Iter 11 ...

Collected 12899 nets for fixing
Evaluate 754(82) resize, Select 8 cand. (cpu=0:00:40.4 mem=524.2M)
Evaluate 21(207) addBuf, Select 2 cand. (cpu=0:00:41.2 mem=524.2M)
Evaluate 100(100) delBuf, Select 0 cand. (cpu=0:00:41.8 mem=524.2M)

Commit 5 cand, 0 upSize, 1 downSize, 2 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:41.8 mem=524.2M)

Calc. DC (cpu=0:00:41.8 mem=524.2M) ***

Estimated WNS = -1.423ns, TNS = -2302.470ns (cpu=0:00:42.0 mem=524.2M)

Iter 12 ...

Collected 12900 nets for fixing
Evaluate 802(93) resize, Select 20 cand. (cpu=0:00:42.8 mem=524.2M)
Evaluate 21(340) addBuf, Select 1 cand. (cpu=0:00:43.6 mem=524.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:44.2 mem=524.2M)

Commit 2 cand, 0 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:44.2 mem=524.2M)

Calc. DC (cpu=0:00:44.2 mem=524.2M) ***

Estimated WNS = -1.420ns, TNS = -2302.426ns (cpu=0:00:44.4 mem=524.2M)

Iter 13 ...

Collected 12900 nets for fixing
Evaluate 802(91) resize, Select 4 cand. (cpu=0:00:45.2 mem=524.2M)
Evaluate 21(163) addBuf, Select 1 cand. (cpu=0:00:45.6 mem=524.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:46.2 mem=524.2M)

Commit 3 cand, 0 upSize, 2 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:46.2 mem=524.2M)

Calc. DC (cpu=0:00:46.2 mem=524.2M) ***

Estimated WNS = -1.417ns, TNS = -2300.249ns (cpu=0:00:46.4 mem=524.2M)

Iter 14 ...

Collected 12895 nets for fixing
Evaluate 756(72) resize, Select 20 cand. (cpu=0:00:47.2 mem=524.2M)
Evaluate 21(332) addBuf, Select 1 cand. (cpu=0:00:47.9 mem=524.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:48.5 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:48.5 mem=524.2M)

Calc. DC (cpu=0:00:48.5 mem=524.2M) ***

Estimated WNS = -1.411ns, TNS = -2300.242ns (cpu=0:00:48.7 mem=524.2M)
*summary:     46 instances changed cell type
density after = 78.416%

*** Finish Post Route Setup Fixing (cpu=0:00:48.8 mem=524.2M) ***

*** Timing NOT met, worst failing slack is -1.411
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 74 insts, mean move: 2.66 um, max move: 19.20 um
	max move on inst (tx_core/tx_crc/crcpkt2/U464): (1094.40, 530.00) --> (1113.60, 530.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 74 insts, mean move: 2.66 um, max move: 19.20 um
	max move on inst (tx_core/tx_crc/crcpkt2/U464): (1094.40, 530.00) --> (1113.60, 530.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        19.20 um
  inst (tx_core/tx_crc/crcpkt2/U464) with max move: (1094.4, 530) -> (1113.6, 530)
  mean    (X+Y) =         2.66 um
Total instances moved : 74
*** cpu=0:00:01.1   mem=524.2M  mem(used)=0.0M***
Total net length = 2.034e+06 (9.363e+05 1.098e+06) (ext = 2.909e+05)
default core: bins with density >  0.75 = 24.2 % ( 62 / 256 )

------------------------------------------------------------
     Summary (cpu=2.46min real=2.48min mem=524.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.411  |
|           TNS (ns):| -2300.2 |
|    Violating Paths:|  3031   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.175   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.416%
------------------------------------------------------------
**optDesign ... cpu = 0:03:09, real = 0:03:13, mem = 524.2M **
*** Timing NOT met, worst failing slack is -1.411
*** Check timing (0:00:00.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.289
*** Check timing (0:00:00.4)
Working on reg2reg pathgroup
*** Timing NOT met, worst failing slack is -1.289
*** Check timing (0:00:00.0)
Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=524.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 78.416%
total 29651 net, 44 ipo_ignored
total 89705 term, 0 ipo_ignored
total 25305 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.289ns, TNS = -2028.777ns (cpu=0:00:00.7 mem=524.2M)

Iter 0 ...

Collected 11501 nets for fixing
Evaluate 751(82) resize, Select 12 cand. (cpu=0:00:01.2 mem=524.2M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.2 mem=524.2M)

Calc. DC (cpu=0:00:01.2 mem=524.2M) ***

Estimated WNS = -1.289ns, TNS = -1999.651ns (cpu=0:00:01.4 mem=524.2M)

Iter 1 ...

Collected 11501 nets for fixing
Evaluate 751(140) resize, Select 24 cand. (cpu=0:00:02.1 mem=524.2M)

Commit 3 cand, 1 upSize, 2 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.1 mem=524.2M)

Calc. DC (cpu=0:00:02.1 mem=524.2M) ***

Estimated WNS = -1.289ns, TNS = -1978.533ns (cpu=0:00:02.4 mem=524.2M)

Calc. DC (cpu=0:00:02.4 mem=524.2M) ***
*summary:      4 instances changed cell type
density after = 78.417%

*** Finish Post Route Setup Fixing (cpu=0:00:02.4 mem=524.2M) ***

Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=524.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 78.417%
total 29651 net, 44 ipo_ignored
total 89705 term, 0 ipo_ignored
total 25305 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.289ns, TNS = -1978.533ns (cpu=0:00:00.5 mem=524.2M)

Iter 0 ...

Collected 11501 nets for fixing
Evaluate 750(93) resize, Select 16 cand. (cpu=0:00:01.0 mem=524.2M)
Evaluate 23(652) addBuf, Select 11 cand. (cpu=0:00:02.7 mem=524.2M)
Evaluate 60(60) delBuf, Select 3 cand. (cpu=0:00:03.0 mem=524.2M)

Commit 8 cand, 0 upSize, 0 downSize, 0 sameSize, 5 addBuf, 3 delBuf, 0 pinSwap (cpu=0:00:03.0 mem=524.2M)

Calc. DC (cpu=0:00:03.2 mem=524.2M) ***

Estimated WNS = -1.253ns, TNS = -1942.362ns (cpu=0:00:03.5 mem=524.2M)

Iter 1 ...

Collected 11491 nets for fixing
Evaluate 760(96) resize, Select 22 cand. (cpu=0:00:04.0 mem=524.2M)
Evaluate 21(375) addBuf, Select 8 cand. (cpu=0:00:05.1 mem=524.2M)
Evaluate 55(55) delBuf, Select 1 cand. (cpu=0:00:05.4 mem=524.2M)

Commit 4 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:05.4 mem=524.2M)

Calc. DC (cpu=0:00:05.5 mem=524.2M) ***

Estimated WNS = -1.241ns, TNS = -1826.453ns (cpu=0:00:05.8 mem=524.2M)

Iter 2 ...

Collected 11419 nets for fixing
Evaluate 762(69) resize, Select 23 cand. (cpu=0:00:06.2 mem=524.2M)
Evaluate 23(685) addBuf, Select 9 cand. (cpu=0:00:08.3 mem=524.2M)
Evaluate 53(53) delBuf, Select 1 cand. (cpu=0:00:08.5 mem=524.2M)

Commit 7 cand, 1 upSize, 0 downSize, 0 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:08.5 mem=524.2M)

Calc. DC (cpu=0:00:08.6 mem=524.2M) ***

Estimated WNS = -1.220ns, TNS = -1775.734ns (cpu=0:00:08.9 mem=524.2M)

Iter 3 ...

Collected 11394 nets for fixing
Evaluate 767(67) resize, Select 3 cand. (cpu=0:00:09.3 mem=524.2M)
Evaluate 22(345) addBuf, Select 4 cand. (cpu=0:00:10.5 mem=524.2M)
Evaluate 57(57) delBuf, Select 0 cand. (cpu=0:00:10.8 mem=524.2M)

Commit 5 cand, 2 upSize, 0 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.8 mem=524.2M)

Calc. DC (cpu=0:00:10.8 mem=524.2M) ***

Estimated WNS = -1.203ns, TNS = -1713.784ns (cpu=0:00:11.1 mem=524.2M)

Iter 4 ...

Collected 11381 nets for fixing
Evaluate 755(66) resize, Select 23 cand. (cpu=0:00:11.5 mem=524.2M)
Evaluate 23(616) addBuf, Select 9 cand. (cpu=0:00:13.1 mem=524.2M)
Evaluate 58(58) delBuf, Select 2 cand. (cpu=0:00:13.3 mem=524.2M)

Commit 6 cand, 1 upSize, 0 downSize, 0 sameSize, 3 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:13.3 mem=524.2M)

Calc. DC (cpu=0:00:13.4 mem=524.2M) ***

Estimated WNS = -1.196ns, TNS = -1680.882ns (cpu=0:00:13.7 mem=524.2M)

Iter 5 ...

Collected 11381 nets for fixing
Evaluate 750(60) resize, Select 0 cand. (cpu=0:00:14.1 mem=524.2M)
Evaluate 22(195) addBuf, Select 3 cand. (cpu=0:00:14.3 mem=524.2M)
Evaluate 60(60) delBuf, Select 1 cand. (cpu=0:00:14.5 mem=524.2M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:14.6 mem=524.2M)

Calc. DC (cpu=0:00:14.6 mem=524.2M) ***

Estimated WNS = -1.121ns, TNS = -1657.694ns (cpu=0:00:14.9 mem=524.2M)

Iter 6 ...

Collected 11377 nets for fixing
Evaluate 767(62) resize, Select 17 cand. (cpu=0:00:15.3 mem=524.2M)
Evaluate 22(632) addBuf, Select 6 cand. (cpu=0:00:17.2 mem=524.2M)
Evaluate 58(58) delBuf, Select 1 cand. (cpu=0:00:17.5 mem=524.2M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:17.5 mem=524.2M)

Calc. DC (cpu=0:00:17.5 mem=524.2M) ***

Estimated WNS = -1.105ns, TNS = -1644.591ns (cpu=0:00:17.8 mem=524.2M)

Iter 7 ...

Collected 11378 nets for fixing
Evaluate 763(51) resize, Select 2 cand. (cpu=0:00:18.2 mem=524.2M)
Evaluate 23(318) addBuf, Select 3 cand. (cpu=0:00:19.2 mem=524.2M)
Evaluate 59(59) delBuf, Select 0 cand. (cpu=0:00:19.4 mem=524.2M)

Commit 3 cand, 2 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:19.4 mem=524.2M)

Calc. DC (cpu=0:00:19.5 mem=524.2M) ***

Estimated WNS = -1.102ns, TNS = -1640.572ns (cpu=0:00:19.7 mem=524.2M)

Iter 8 ...

Collected 11370 nets for fixing
Evaluate 753(54) resize, Select 15 cand. (cpu=0:00:20.2 mem=524.2M)
Evaluate 23(586) addBuf, Select 7 cand. (cpu=0:00:21.8 mem=524.2M)
Evaluate 60(60) delBuf, Select 0 cand. (cpu=0:00:22.0 mem=524.2M)

Commit 5 cand, 0 upSize, 1 downSize, 0 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.0 mem=524.2M)

Calc. DC (cpu=0:00:22.1 mem=524.2M) ***

Estimated WNS = -1.093ns, TNS = -1640.098ns (cpu=0:00:22.4 mem=524.2M)

Iter 9 ...

Collected 11373 nets for fixing
Evaluate 753(47) resize, Select 1 cand. (cpu=0:00:22.8 mem=524.2M)
Evaluate 23(342) addBuf, Select 2 cand. (cpu=0:00:23.9 mem=524.2M)
Evaluate 64(64) delBuf, Select 0 cand. (cpu=0:00:24.1 mem=524.2M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.1 mem=524.2M)

Calc. DC (cpu=0:00:24.2 mem=524.2M) ***

Estimated WNS = -1.077ns, TNS = -1638.861ns (cpu=0:00:24.5 mem=524.2M)

Iter 10 ...

Collected 11374 nets for fixing
Evaluate 750(51) resize, Select 12 cand. (cpu=0:00:24.9 mem=524.2M)
Evaluate 22(276) addBuf, Select 4 cand. (cpu=0:00:25.1 mem=524.2M)
Evaluate 67(67) delBuf, Select 0 cand. (cpu=0:00:25.4 mem=524.2M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:25.4 mem=524.2M)

Calc. DC (cpu=0:00:25.4 mem=524.2M) ***

Estimated WNS = -1.076ns, TNS = -1635.417ns (cpu=0:00:25.7 mem=524.2M)

Iter 11 ...

Collected 11376 nets for fixing
Evaluate 813(52) resize, Select 2 cand. (cpu=0:00:26.2 mem=524.2M)
Evaluate 23(322) addBuf, Select 3 cand. (cpu=0:00:27.0 mem=524.2M)
Evaluate 69(69) delBuf, Select 0 cand. (cpu=0:00:27.3 mem=524.2M)

Commit 3 cand, 1 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.3 mem=524.2M)

Calc. DC (cpu=0:00:27.3 mem=524.2M) ***

Estimated WNS = -1.072ns, TNS = -1629.878ns (cpu=0:00:27.6 mem=524.2M)

Iter 12 ...

Collected 11369 nets for fixing
Evaluate 772(68) resize, Select 19 cand. (cpu=0:00:28.0 mem=524.2M)
Evaluate 22(639) addBuf, Select 5 cand. (cpu=0:00:29.7 mem=524.2M)
Evaluate 70(70) delBuf, Select 0 cand. (cpu=0:00:29.9 mem=524.2M)

Commit 5 cand, 1 upSize, 0 downSize, 3 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.9 mem=524.2M)

Calc. DC (cpu=0:00:30.0 mem=524.2M) ***

Estimated WNS = -1.071ns, TNS = -1623.456ns (cpu=0:00:30.3 mem=524.2M)

Iter 13 ...

Collected 11356 nets for fixing
Evaluate 756(70) resize, Select 2 cand. (cpu=0:00:30.7 mem=524.2M)
Evaluate 23(312) addBuf, Select 2 cand. (cpu=0:00:31.7 mem=524.2M)
Evaluate 72(72) delBuf, Select 1 cand. (cpu=0:00:31.9 mem=524.2M)

Commit 4 cand, 0 upSize, 0 downSize, 2 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:31.9 mem=524.2M)

Calc. DC (cpu=0:00:32.0 mem=524.2M) ***

Estimated WNS = -1.069ns, TNS = -1618.981ns (cpu=0:00:32.3 mem=524.2M)

Iter 14 ...

Collected 11356 nets for fixing
Evaluate 756(60) resize, Select 15 cand. (cpu=0:00:32.7 mem=524.2M)
Evaluate 22(275) addBuf, Select 3 cand. (cpu=0:00:32.9 mem=524.2M)
Evaluate 71(71) delBuf, Select 0 cand. (cpu=0:00:33.1 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:33.1 mem=524.2M)

Calc. DC (cpu=0:00:33.2 mem=524.2M) ***

Estimated WNS = -1.068ns, TNS = -1617.212ns (cpu=0:00:33.5 mem=524.2M)
*summary:     18 instances changed cell type
density after = 78.451%

*** Finish Post Route Setup Fixing (cpu=0:00:33.5 mem=524.2M) ***

*** Timing NOT met, worst failing slack is -1.068
*** Check timing (0:00:00.0)
Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=524.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 78.451%
total 29675 net, 44 ipo_ignored
total 89753 term, 0 ipo_ignored
total 25329 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.068ns, TNS = -1617.212ns (cpu=0:00:00.5 mem=524.2M)

Iter 0 ...

Collected 11357 nets for fixing
Evaluate 757(62) resize, Select 16 cand. (cpu=0:00:01.0 mem=524.2M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.0 mem=524.2M)

Calc. DC (cpu=0:00:01.0 mem=524.2M) ***

Estimated WNS = -1.068ns, TNS = -1614.972ns (cpu=0:00:01.2 mem=524.2M)

Iter 1 ...

Collected 11357 nets for fixing
Evaluate 750(147) resize, Select 2 cand. (cpu=0:00:01.9 mem=524.2M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.9 mem=524.2M)

Calc. DC (cpu=0:00:01.9 mem=524.2M) ***

Estimated WNS = -1.068ns, TNS = -1460.302ns (cpu=0:00:02.2 mem=524.2M)

Calc. DC (cpu=0:00:02.2 mem=524.2M) ***
*summary:      2 instances changed cell type
density after = 78.452%

*** Finish Post Route Setup Fixing (cpu=0:00:02.3 mem=524.2M) ***

Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=524.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 78.452%
total 29675 net, 44 ipo_ignored
total 89753 term, 0 ipo_ignored
total 25329 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.068ns, TNS = -1460.302ns (cpu=0:00:00.6 mem=524.2M)

Iter 0 ...

Collected 11188 nets for fixing
Evaluate 769(61) resize, Select 17 cand. (cpu=0:00:01.0 mem=524.2M)
Evaluate 23(580) addBuf, Select 4 cand. (cpu=0:00:02.5 mem=524.2M)
Evaluate 64(64) delBuf, Select 1 cand. (cpu=0:00:02.7 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.7 mem=524.2M)

Calc. DC (cpu=0:00:02.8 mem=524.2M) ***

Estimated WNS = -1.065ns, TNS = -1459.635ns (cpu=0:00:03.1 mem=524.2M)

Iter 1 ...

Collected 11189 nets for fixing
Evaluate 769(61) resize, Select 1 cand. (cpu=0:00:03.5 mem=524.2M)
Evaluate 22(329) addBuf, Select 3 cand. (cpu=0:00:04.6 mem=524.2M)
Evaluate 65(65) delBuf, Select 1 cand. (cpu=0:00:04.8 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.8 mem=524.2M)

Calc. DC (cpu=0:00:04.9 mem=524.2M) ***

Estimated WNS = -1.062ns, TNS = -1458.734ns (cpu=0:00:05.1 mem=524.2M)

Iter 2 ...

Collected 11189 nets for fixing
Evaluate 761(62) resize, Select 17 cand. (cpu=0:00:05.5 mem=524.2M)
Evaluate 24(440) addBuf, Select 5 cand. (cpu=0:00:06.1 mem=524.2M)
Evaluate 66(66) delBuf, Select 1 cand. (cpu=0:00:06.4 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.4 mem=524.2M)

Calc. DC (cpu=0:00:06.4 mem=524.2M) ***

Estimated WNS = -1.054ns, TNS = -1456.180ns (cpu=0:00:06.7 mem=524.2M)

Iter 3 ...

Collected 11189 nets for fixing
Evaluate 764(60) resize, Select 3 cand. (cpu=0:00:07.1 mem=524.2M)
Evaluate 24(328) addBuf, Select 2 cand. (cpu=0:00:08.1 mem=524.2M)
Evaluate 67(67) delBuf, Select 0 cand. (cpu=0:00:08.3 mem=524.2M)

Commit 2 cand, 1 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:08.3 mem=524.2M)

Calc. DC (cpu=0:00:08.4 mem=524.2M) ***

Estimated WNS = -1.049ns, TNS = -1457.001ns (cpu=0:00:08.6 mem=524.2M)

Iter 4 ...

Collected 11192 nets for fixing
Evaluate 761(52) resize, Select 12 cand. (cpu=0:00:09.1 mem=524.2M)
Evaluate 22(648) addBuf, Select 4 cand. (cpu=0:00:11.1 mem=524.2M)
Evaluate 69(69) delBuf, Select 0 cand. (cpu=0:00:11.4 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:11.4 mem=524.2M)

Calc. DC (cpu=0:00:11.4 mem=524.2M) ***

Estimated WNS = -1.048ns, TNS = -1456.274ns (cpu=0:00:11.7 mem=524.2M)

Iter 5 ...

Collected 11184 nets for fixing
Evaluate 760(51) resize, Select 4 cand. (cpu=0:00:12.1 mem=524.2M)
Evaluate 23(316) addBuf, Select 3 cand. (cpu=0:00:13.1 mem=524.2M)
Evaluate 70(70) delBuf, Select 0 cand. (cpu=0:00:13.3 mem=524.2M)

Commit 3 cand, 0 upSize, 2 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:13.3 mem=524.2M)

Calc. DC (cpu=0:00:13.4 mem=524.2M) ***

Estimated WNS = -1.046ns, TNS = -1455.533ns (cpu=0:00:13.7 mem=524.2M)

Iter 6 ...

Collected 11185 nets for fixing
Evaluate 756(56) resize, Select 16 cand. (cpu=0:00:14.1 mem=524.2M)
Evaluate 39(1107) addBuf, Select 7 cand. (cpu=0:00:17.3 mem=524.2M)
Evaluate 71(71) delBuf, Select 0 cand. (cpu=0:00:17.6 mem=524.2M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:17.6 mem=524.2M)

Calc. DC (cpu=0:00:17.7 mem=524.2M) ***

Estimated WNS = -1.039ns, TNS = -1453.255ns (cpu=0:00:17.9 mem=524.2M)

Iter 7 ...

Collected 11187 nets for fixing
Evaluate 751(50) resize, Select 2 cand. (cpu=0:00:18.3 mem=524.2M)
Evaluate 24(323) addBuf, Select 2 cand. (cpu=0:00:19.3 mem=524.2M)
Evaluate 73(73) delBuf, Select 0 cand. (cpu=0:00:19.6 mem=524.2M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:19.6 mem=524.2M)

Calc. DC (cpu=0:00:19.6 mem=524.2M) ***

Estimated WNS = -1.033ns, TNS = -1452.981ns (cpu=0:00:19.9 mem=524.2M)

Iter 8 ...

Collected 11188 nets for fixing
Evaluate 751(51) resize, Select 14 cand. (cpu=0:00:20.3 mem=524.2M)
Evaluate 24(567) addBuf, Select 4 cand. (cpu=0:00:21.8 mem=524.2M)
Evaluate 74(74) delBuf, Select 0 cand. (cpu=0:00:22.0 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.0 mem=524.2M)

Calc. DC (cpu=0:00:22.1 mem=524.2M) ***

Estimated WNS = -1.032ns, TNS = -1452.786ns (cpu=0:00:22.4 mem=524.2M)

Iter 9 ...

Collected 11189 nets for fixing
Evaluate 751(51) resize, Select 2 cand. (cpu=0:00:22.8 mem=524.2M)
Evaluate 22(328) addBuf, Select 3 cand. (cpu=0:00:23.9 mem=524.2M)
Evaluate 75(75) delBuf, Select 0 cand. (cpu=0:00:24.2 mem=524.2M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.2 mem=524.2M)

Calc. DC (cpu=0:00:24.2 mem=524.2M) ***

Estimated WNS = -1.030ns, TNS = -1452.224ns (cpu=0:00:24.5 mem=524.2M)

Iter 10 ...

Collected 11192 nets for fixing
Evaluate 755(52) resize, Select 14 cand. (cpu=0:00:24.9 mem=524.2M)
Evaluate 22(340) addBuf, Select 3 cand. (cpu=0:00:25.2 mem=524.2M)
Evaluate 76(76) delBuf, Select 0 cand. (cpu=0:00:25.5 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:25.5 mem=524.2M)

Calc. DC (cpu=0:00:25.5 mem=524.2M) ***

Estimated WNS = -1.028ns, TNS = -1452.185ns (cpu=0:00:25.8 mem=524.2M)

Iter 11 ...

Collected 11193 nets for fixing
Evaluate 753(54) resize, Select 2 cand. (cpu=0:00:26.2 mem=524.2M)
Evaluate 23(318) addBuf, Select 3 cand. (cpu=0:00:27.2 mem=524.2M)
Evaluate 77(77) delBuf, Select 0 cand. (cpu=0:00:27.5 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.5 mem=524.2M)

Calc. DC (cpu=0:00:27.6 mem=524.2M) ***

Estimated WNS = -1.026ns, TNS = -1451.512ns (cpu=0:00:27.8 mem=524.2M)

Iter 12 ...

Collected 11195 nets for fixing
Evaluate 752(54) resize, Select 13 cand. (cpu=0:00:28.3 mem=524.2M)
Evaluate 23(342) addBuf, Select 3 cand. (cpu=0:00:28.6 mem=524.2M)
Evaluate 78(78) delBuf, Select 0 cand. (cpu=0:00:28.8 mem=524.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:28.9 mem=524.2M)

Calc. DC (cpu=0:00:28.9 mem=524.2M) ***

Estimated WNS = -1.025ns, TNS = -1451.484ns (cpu=0:00:29.2 mem=524.2M)

Iter 13 ...

Collected 11196 nets for fixing
Evaluate 753(54) resize, Select 3 cand. (cpu=0:00:29.6 mem=524.2M)
Evaluate 24(323) addBuf, Select 2 cand. (cpu=0:00:30.5 mem=524.2M)
Evaluate 79(79) delBuf, Select 0 cand. (cpu=0:00:30.8 mem=524.2M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:30.8 mem=524.2M)

Calc. DC (cpu=0:00:30.9 mem=524.2M) ***

Estimated WNS = -1.022ns, TNS = -1451.203ns (cpu=0:00:31.2 mem=524.2M)

Iter 14 ...

Collected 11197 nets for fixing
Evaluate 750(52) resize, Select 13 cand. (cpu=0:00:31.6 mem=524.2M)
Evaluate 23(660) addBuf, Select 4 cand. (cpu=0:00:33.6 mem=524.2M)
Evaluate 80(80) delBuf, Select 0 cand. (cpu=0:00:33.9 mem=524.2M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:33.9 mem=524.2M)

Calc. DC (cpu=0:00:34.0 mem=524.2M) ***

Estimated WNS = -1.020ns, TNS = -1450.607ns (cpu=0:00:34.2 mem=524.2M)
*summary:      8 instances changed cell type
density after = 78.470%

*** Finish Post Route Setup Fixing (cpu=0:00:34.3 mem=524.2M) ***

*** Timing NOT met, worst failing slack is -1.020
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 36 insts, mean move: 4.28 um, max move: 13.20 um
	max move on inst (tx_core/tx_crc/crcpkt2/U1206): (1399.20, 420.00) --> (1402.40, 430.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 36 insts, mean move: 4.28 um, max move: 13.20 um
	max move on inst (tx_core/tx_crc/crcpkt2/U1206): (1399.20, 420.00) --> (1402.40, 430.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        13.20 um
  inst (tx_core/tx_crc/crcpkt2/U1206) with max move: (1399.2, 420) -> (1402.4, 430)
  mean    (X+Y) =         4.28 um
Total instances moved : 36
*** cpu=0:00:01.1   mem=524.2M  mem(used)=0.0M***
Total net length = 2.034e+06 (9.360e+05 1.098e+06) (ext = 2.909e+05)
default core: bins with density >  0.75 = 24.2 % ( 62 / 256 )

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=1.24min real=1.27min mem=524.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.020  |
|           TNS (ns):| -1450.6 |
|    Violating Paths:|  2465   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.470%
------------------------------------------------------------
**optDesign ... cpu = 0:04:25, real = 0:04:30, mem = 524.2M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sun Nov 20 20:13:13 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 2644 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 306
#  Number of instances deleted (including moved) = 84
#  Number of instances resized = 73
#  Number of instances with different orientation = 1
#  Number of instances with pin swaps = 3
#  Total number of placement changes (moved instances are counted twice) = 464
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN B at (1212.550 35.300) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (657.250 1085.000) on metal1 for NET m_r_ach.ARADDR[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (954.900 1265.900) on metal1 for NET memif_pcfifo1.f0_wdata[10]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (970.000 1267.700) on metal1 for NET memif_pcfifo1.f0_wdata[13]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (957.200 1275.300) on metal1 for NET memif_pcfifo1.f0_wdata[13]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (968.400 1265.300) on metal1 for NET memif_pcfifo1.f0_wdata[14]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B at (958.200 1274.500) on metal1 for NET memif_pcfifo1.f0_wdata[14]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (952.400 1275.300) on metal1 for NET memif_pcfifo1.f0_wdata[8]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (954.000 1266.300) on metal1 for NET memif_pcfifo1.f0_wdata[9]. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET memif_pcfifo1.f0_write are dangling and deleted.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1134.800 775.300) on metal1 for NET memif_pcfifo2.f0_wdata[10]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1087.600 787.700) on metal1 for NET memif_pcfifo2.f0_wdata[8]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1165.450 635.300) on metal1 for NET memif_pdfifo2.f0_wdata[41]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1175.050 635.300) on metal1 for NET memif_pdfifo2.f0_wdata[59]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (410.050 1535.000) on metal1 for NET tx_core/QOS_selector/FE_OFCN55_n125. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (408.450 1534.300) on metal1 for NET tx_core/QOS_selector/FE_OFCN56_n125. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (609.250 1505.000) on metal1 for NET tx_core/QOS_selector/FE_OFCN56_n125. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (347.650 1545.000) on metal1 for NET tx_core/QOS_selector/FE_OFCN57_n34. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (340.450 1545.000) on metal1 for NET tx_core/QOS_selector/FE_OFCN58_n32. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (607.650 1505.700) on metal1 for NET tx_core/QOS_selector/n125. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (338.850 1545.700) on metal1 for NET tx_core/QOS_selector/n32. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/axi_master/link_addr_0_fifo/FE_OFCN69_n112 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/dma_reg_tx/FE_PSN132_N40 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/dma_reg_tx/clink_ptr\[l_reg\]\[8\]\[head_ptr\]\[29\] are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/dma_reg_tx/n4492 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/tx_crc/crcpkt0/n376 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/tx_crc/crcpkt0/n433 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/tx_crc/crcpkt1/n410 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/tx_crc/crcpkt1/n425 are dangling and deleted.
#2038 routed nets are extracted.
#    572 (1.78%) extracted nets are partially routed.
#28092 routed nets are imported.
#7 (0.02%) nets are without wires.
#2081 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 32218.
#Number of eco nets is 572
#
#Start data preparation...
#
#Data preparation is done on Sun Nov 20 20:13:15 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 20 20:13:15 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       26892      84.39%
#  Metal 2        V       26892       4.21%
#  Metal 3        H       26892       0.00%
#  Metal 4        V       26892       0.00%
#  Metal 5        H       26892       0.00%
#  Metal 6        V       26892       0.00%
#  ------------------------------------------
#  Total                 161352      14.77%
#
#  763 nets (2.37%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 532.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 532.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 532.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 532.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1    807(6.10%)      2(0.02%)      0(0.00%)   (6.11%)
#   Metal 2    813(3.16%)    101(0.39%)     12(0.05%)   (3.59%)
#   Metal 3    141(0.52%)     24(0.09%)      0(0.00%)   (0.61%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total   1761(1.20%)    127(0.09%)     12(0.01%)   (1.30%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2459567 um.
#Total half perimeter of net bounding box = 2154048 um.
#Total wire length on LAYER metal1 = 62678 um.
#Total wire length on LAYER metal2 = 464497 um.
#Total wire length on LAYER metal3 = 704735 um.
#Total wire length on LAYER metal4 = 665344 um.
#Total wire length on LAYER metal5 = 397898 um.
#Total wire length on LAYER metal6 = 164414 um.
#Total number of vias = 229805
#Up-Via Summary (total 229805):
#           
#-----------------------
#  Metal 1        92830
#  Metal 2        87979
#  Metal 3        35674
#  Metal 4        10277
#  Metal 5         3045
#-----------------------
#                229805 
#
#Max overcon = 6 tracks.
#Total overcon = 1.30%.
#Worst layer Gcell overcon rate = 0.61%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.00 (Mb)
#Total memory = 531.00 (Mb)
#Peak memory = 564.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 30.6% required routing.
#    number of violations = 178
#8.0% of the total area is being checked for drcs
#8.0% of the total area was checked
#    number of violations = 679
#cpu time = 00:00:05, elapsed time = 00:00:06, memory = 531.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 15
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 531.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 13
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 531.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2459495 um.
#Total half perimeter of net bounding box = 2154048 um.
#Total wire length on LAYER metal1 = 62054 um.
#Total wire length on LAYER metal2 = 464711 um.
#Total wire length on LAYER metal3 = 705233 um.
#Total wire length on LAYER metal4 = 665279 um.
#Total wire length on LAYER metal5 = 398034 um.
#Total wire length on LAYER metal6 = 164186 um.
#Total number of vias = 230218
#Up-Via Summary (total 230218):
#           
#-----------------------
#  Metal 1        92972
#  Metal 2        88259
#  Metal 3        35677
#  Metal 4        10269
#  Metal 5         3041
#-----------------------
#                230218 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 0.00 (Mb)
#Total memory = 531.00 (Mb)
#Peak memory = 564.00 (Mb)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 531.00 (Mb)
#Peak memory = 564.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2459495 um.
#Total half perimeter of net bounding box = 2154048 um.
#Total wire length on LAYER metal1 = 62054 um.
#Total wire length on LAYER metal2 = 464711 um.
#Total wire length on LAYER metal3 = 705233 um.
#Total wire length on LAYER metal4 = 665279 um.
#Total wire length on LAYER metal5 = 398034 um.
#Total wire length on LAYER metal6 = 164186 um.
#Total number of vias = 230218
#Up-Via Summary (total 230218):
#           
#-----------------------
#  Metal 1        92972
#  Metal 2        88259
#  Metal 3        35677
#  Metal 4        10269
#  Metal 5         3041
#-----------------------
#                230218 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 0.00 (Mb)
#Total memory = 531.00 (Mb)
#Peak memory = 564.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 32218 NETS and 0 SPECIALNETS signatures
#Created 29635 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:12
#Increased memory = 15.00 (Mb)
#Total memory = 539.00 (Mb)
#Peak memory = 564.00 (Mb)
#Number of warnings = 57
#Total number of warnings = 134
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov 20 20:13:25 2016
#
**optDesign ... cpu = 0:04:36, real = 0:04:42, mem = 539.8M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=29634 and nets=32218 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 539.8M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.3  MEM= 539.8M)
Extracted 20.0009% (CPU Time= 0:00:00.4  MEM= 539.8M)
Extracted 30.0009% (CPU Time= 0:00:00.5  MEM= 539.8M)
Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 539.8M)
Extracted 50.0008% (CPU Time= 0:00:00.7  MEM= 539.8M)
Extracted 60.0007% (CPU Time= 0:00:00.8  MEM= 539.8M)
Extracted 70.0007% (CPU Time= 0:00:00.9  MEM= 539.8M)
Extracted 80.0006% (CPU Time= 0:00:01.1  MEM= 539.8M)
Extracted 90.0006% (CPU Time= 0:00:01.1  MEM= 539.8M)
Extracted 100% (CPU Time= 0:00:01.4  MEM= 539.8M)
Nr. Extracted Resistors     : 427110
Nr. Extracted Ground Cap.   : 457221
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:03.0  MEM: 539.828M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 539.8M, InitMEM = 539.8M)
Number of Loop : 0
Start delay calculation (mem=539.828M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 539.8M)
Closing parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq'. 30137 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.3 real=0:00:02.0 mem=539.828M 0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 539.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:40, real = 0:04:47, mem = 539.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.622  | -1.043  |  0.095  | -1.622  | -0.871  |   N/A   |
|           TNS (ns):| -1664.1 | -1397.0 |  0.000  |-267.080 | -25.440 |   N/A   |
|    Violating Paths:|  2735   |  2445   |    0    |   290   |   32    |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.470%
------------------------------------------------------------
**optDesign ... cpu = 0:04:41, real = 0:04:50, mem = 539.8M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 539.8M **
#Created 34 library cell signatures
#Created 32218 NETS and 0 SPECIALNETS signatures
#Created 29635 instance signatures
Begin checking placement ... (start mem=548.8M, init mem=548.8M)
*info: Placed = 24583
*info: Unplaced = 0
Placement Density:78.47%(1707288/2175712)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=548.8M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_core' of instances=29634 and nets=32218 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 547.8M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 547.8M)
Extracted 20.0009% (CPU Time= 0:00:00.3  MEM= 547.8M)
Extracted 30.0009% (CPU Time= 0:00:00.5  MEM= 547.8M)
Extracted 40.0008% (CPU Time= 0:00:00.5  MEM= 547.8M)
Extracted 50.0008% (CPU Time= 0:00:00.7  MEM= 547.8M)
Extracted 60.0007% (CPU Time= 0:00:00.8  MEM= 547.8M)
Extracted 70.0007% (CPU Time= 0:00:00.9  MEM= 547.8M)
Extracted 80.0006% (CPU Time= 0:00:01.0  MEM= 547.8M)
Extracted 90.0006% (CPU Time= 0:00:01.1  MEM= 547.8M)
Extracted 100% (CPU Time= 0:00:01.4  MEM= 547.8M)
Nr. Extracted Resistors     : 427110
Nr. Extracted Ground Cap.   : 457221
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:03.0  MEM: 547.828M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu018_stdcells
*info:           CLKBUF2         -   osu018_stdcells
*info:             BUFX2         -   osu018_stdcells
*info:             BUFX4         -   osu018_stdcells
*info:           CLKBUF1         -   osu018_stdcells
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 547.8M)
Closing parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq'. 30137 times net's RC data read were performed.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:21:44, mem=547.8M)
Setting analysis mode to hold ...
New  timing data 1e2e3560
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 547.8M, InitMEM = 547.8M)
Number of Loop : 0
Start delay calculation (mem=547.828M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.1 real=0:00:01.0 mem=547.828M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 547.8M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -1.131 ns 
 TNS         : -1507.599 ns 
 Viol paths  : 2165 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:03.0, REAL=0:00:03.0, totSessionCpu=0:21:47, mem=547.8M)
Setting analysis mode to setup ...
Info: 763 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -1.622 ns     -1.043 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -1.043 ns 
 reg2reg WS  : -1.043 ns 
 reg2reg Viol paths  : 2445 
 Worst Slack : -1.622 ns 
 Viol paths  : 2735 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:06.6, REAL=0:00:07.0, totSessionCpu=0:21:51, mem=547.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.622  |
|           TNS (ns):| -1664.1 |
|    Violating Paths:|  2735   |
|          All Paths:|  8828   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -1.131  |
|           TNS (ns):| -4838.9 |
|    Violating Paths:|  5584   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.470%
------------------------------------------------------------
Info: 763 clock nets excluded from IPO operation.
*** Initial Summary (holdfix) CPU=0:00:06.9, REAL=0:00:07.0, TOTCPU=0:00:06.9, TOTREAL=0:00:07.0, MEM=547.8M
*** Started fixing hold violations (CPU=0:00:06.9, REAL=0:00:07.0, totSessionCpu=0:21:51, mem=547.8M)
Density before buffering = 0.785 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   1.568/1.601 (0.900/0.900, 3.000)   1.568/1.601 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.505/1.536 (0.900/0.900, 3.000)   1.505/1.536 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.209/0.170 (0.420/0.420, 0.050)   0.209/0.170 (0.420/0.420, 0.050)
*Info:   BUFX4    4.0   0.232/0.198 (0.420/0.420, 0.100)   0.232/0.198 (0.420/0.420, 0.100)
*Info:   CLKBUF1    9.0   1.438/1.481 (0.900/0.900, 3.000)   1.438/1.481 (0.900/0.900, 3.000)
Worst hold path end point: tx_core/axi_master/U1979/A net tx_core/axi_master/n1459
Iter 0: Hold WNS: -1.131 Hold TNS: -1507.599 #Viol Endpoints: 2165 CPU: 0:01:02
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 205 Moves Failed: 37
*info: Moves Generated: 275 Moves Failed: 54
*info: Moves Generated: 291 Moves Failed: 71
*info: Moves Generated: 301 Moves Failed: 95
*info: Moves Generated: 321 Moves Failed: 125
*info: Moves Generated: 321 Moves Failed: 137
*info: Moves Generated: 321 Moves Failed: 144
*info: Moves Generated: 321 Moves Failed: 148
*info: Moves Generated: 323 Moves Failed: 150
*info: Moves Generated: 324 Moves Failed: 167
*info: Moves Generated: 324 Moves Failed: 227
*info: Moves Generated: 395 Moves Failed: 259
*info: Active Nodes: 12130 Moves Generated: 401 Moves Failed: 259 Moves Committed: 395
Worst hold slack term: clks.rst net clks.rst
Iter 1: Hold WNS: -1.104 Hold TNS: -1003.116 #Viol Endpoints: 1935 CPU: 0:01:41
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 159 Moves Failed: 33
*info: Moves Generated: 261 Moves Failed: 43
*info: Moves Generated: 268 Moves Failed: 52
*info: Moves Generated: 273 Moves Failed: 64
*info: Moves Generated: 276 Moves Failed: 77
*info: Moves Generated: 277 Moves Failed: 87
*info: Moves Generated: 278 Moves Failed: 89
*info: Moves Generated: 278 Moves Failed: 95
*info: Moves Generated: 278 Moves Failed: 99
*info: Moves Generated: 279 Moves Failed: 142
*info: Moves Generated: 279 Moves Failed: 201
*info: Active Nodes: 11228 Moves Generated: 279 Moves Failed: 204 Moves Committed: 272
Worst hold slack term: clks.rst net clks.rst
Iter 2: Hold WNS: -1.104 Hold TNS: -672.116 #Viol Endpoints: 1881 CPU: 0:01:42
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 137 Moves Failed: 72
*info: Moves Generated: 223 Moves Failed: 154
*info: Moves Generated: 258 Moves Failed: 192
*info: Moves Generated: 270 Moves Failed: 215
*info: Moves Generated: 292 Moves Failed: 241
*info: Moves Generated: 306 Moves Failed: 258
*info: Moves Generated: 311 Moves Failed: 268
*info: Moves Generated: 314 Moves Failed: 291
*info: Moves Generated: 316 Moves Failed: 302
*info: Moves Generated: 316 Moves Failed: 345
*info: Active Nodes: 10828 Moves Generated: 317 Moves Failed: 367 Moves Committed: 310
Worst hold slack term: clks.rst net clks.rst
Iter 3: Hold WNS: -1.104 Hold TNS: -385.093 #Viol Endpoints: 1632 CPU: 0:01:43
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 100 Moves Failed: 188
*info: Moves Generated: 170 Moves Failed: 283
*info: Moves Generated: 230 Moves Failed: 358
*info: Moves Generated: 285 Moves Failed: 410
*info: Moves Generated: 324 Moves Failed: 443
*info: Moves Generated: 356 Moves Failed: 479
*info: Moves Generated: 370 Moves Failed: 522
*info: Moves Generated: 374 Moves Failed: 546
*info: Moves Generated: 374 Moves Failed: 574
*info: Moves Generated: 375 Moves Failed: 591
*info: Active Nodes: 10215 Moves Generated: 375 Moves Failed: 591 Moves Committed: 357
Worst hold slack term: clks.rst net clks.rst
Iter 4: Hold WNS: -1.104 Hold TNS: -218.501 #Viol Endpoints: 1074 CPU: 0:01:44
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 77 Moves Failed: 210
*info: Moves Generated: 113 Moves Failed: 458
*info: Moves Generated: 192 Moves Failed: 524
*info: Moves Generated: 222 Moves Failed: 600
*info: Moves Generated: 271 Moves Failed: 673
*info: Moves Generated: 312 Moves Failed: 725
*info: Moves Generated: 331 Moves Failed: 783
*info: Moves Generated: 346 Moves Failed: 807
*info: Active Nodes: 8422 Moves Generated: 354 Moves Failed: 813 Moves Committed: 350
Worst hold slack term: clks.rst net clks.rst
Iter 5: Hold WNS: -1.104 Hold TNS: -138.633 #Viol Endpoints: 683 CPU: 0:01:46
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 55 Moves Failed: 313
*info: Moves Generated: 106 Moves Failed: 489
*info: Moves Generated: 147 Moves Failed: 691
*info: Moves Generated: 209 Moves Failed: 786
*info: Moves Generated: 272 Moves Failed: 859
*info: Moves Generated: 298 Moves Failed: 939
*info: Active Nodes: 6776 Moves Generated: 317 Moves Failed: 971 Moves Committed: 312
Worst hold slack term: clks.rst net clks.rst
Iter 6: Hold WNS: -1.104 Hold TNS: -112.017 #Viol Endpoints: 527 CPU: 0:01:47
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 45 Moves Failed: 317
*info: Moves Generated: 95 Moves Failed: 573
*info: Moves Generated: 132 Moves Failed: 723
*info: Moves Generated: 188 Moves Failed: 812
*info: Moves Generated: 226 Moves Failed: 918
*info: Active Nodes: 5621 Moves Generated: 245 Moves Failed: 957 Moves Committed: 241
Worst hold slack term: clks.rst net clks.rst
Iter 7: Hold WNS: -1.104 Hold TNS: -88.387 #Viol Endpoints: 445 CPU: 0:01:48
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 43 Moves Failed: 251
*info: Moves Generated: 78 Moves Failed: 409
*info: Moves Generated: 110 Moves Failed: 539
*info: Moves Generated: 137 Moves Failed: 651
*info: Active Nodes: 4410 Moves Generated: 147 Moves Failed: 676 Moves Committed: 147
Worst hold slack term: clks.rst net clks.rst
Iter 8: Hold WNS: -1.104 Hold TNS: -74.125 #Viol Endpoints: 383 CPU: 0:01:48
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 34 Moves Failed: 152
*info: Moves Generated: 56 Moves Failed: 283
*info: Active Nodes: 2920 Moves Generated: 73 Moves Failed: 395 Moves Committed: 73
Worst hold slack term: clks.rst net clks.rst
Iter 9: Hold WNS: -1.104 Hold TNS: -66.902 #Viol Endpoints: 325 CPU: 0:01:49
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 30 Moves Failed: 117
*info: Moves Generated: 41 Moves Failed: 282
*info: Active Nodes: 2058 Moves Generated: 45 Moves Failed: 282 Moves Committed: 45
Worst hold slack term: clks.rst net clks.rst
Iter 10: Hold WNS: -1.104 Hold TNS: -61.478 #Viol Endpoints: 277 CPU: 0:01:49
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 25 Moves Failed: 127
*info: Active Nodes: 1796 Moves Generated: 29 Moves Failed: 260 Moves Committed: 29
Worst hold slack term: clks.rst net clks.rst
Iter 11: Hold WNS: -1.104 Hold TNS: -54.840 #Viol Endpoints: 257 CPU: 0:01:49
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 24 Moves Failed: 135
*info: Active Nodes: 1669 Moves Generated: 25 Moves Failed: 260 Moves Committed: 25
Worst hold slack term: clks.rst net clks.rst
Iter 12: Hold WNS: -1.104 Hold TNS: -51.743 #Viol Endpoints: 245 CPU: 0:01:50
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 24 Moves Failed: 138
*info: Active Nodes: 1629 Moves Generated: 29 Moves Failed: 262 Moves Committed: 29
Worst hold slack term: clks.rst net clks.rst
Iter 13: Hold WNS: -1.104 Hold TNS: -45.260 #Viol Endpoints: 230 CPU: 0:01:50
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 22 Moves Failed: 150
*info: Active Nodes: 1544 Moves Generated: 27 Moves Failed: 258 Moves Committed: 27
Worst hold slack term: clks.rst net clks.rst
Iter 14: Hold WNS: -1.104 Hold TNS: -40.748 #Viol Endpoints: 222 CPU: 0:01:50
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 18 Moves Failed: 167
*info: Active Nodes: 1433 Moves Generated: 20 Moves Failed: 248 Moves Committed: 20
Worst hold slack term: clks.rst net clks.rst
Iter 15: Hold WNS: -1.104 Hold TNS: -37.243 #Viol Endpoints: 212 CPU: 0:01:50
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 19 Moves Failed: 171
*info: Active Nodes: 1366 Moves Generated: 19 Moves Failed: 246 Moves Committed: 19
Worst hold slack term: clks.rst net clks.rst
Iter 16: Hold WNS: -1.104 Hold TNS: -33.313 #Viol Endpoints: 194 CPU: 0:01:50
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 16 Moves Failed: 184
*info: Active Nodes: 1282 Moves Generated: 17 Moves Failed: 240 Moves Committed: 17
Worst hold slack term: clks.rst net clks.rst
Iter 17: Hold WNS: -1.104 Hold TNS: -29.962 #Viol Endpoints: 182 CPU: 0:01:51
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 14 Moves Failed: 192
*info: Active Nodes: 1217 Moves Generated: 14 Moves Failed: 238 Moves Committed: 14
Worst hold slack term: clks.rst net clks.rst
Iter 18: Hold WNS: -1.104 Hold TNS: -28.408 #Viol Endpoints: 177 CPU: 0:01:51
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 15 Moves Failed: 190
*info: Active Nodes: 1204 Moves Generated: 16 Moves Failed: 237 Moves Committed: 16
Worst hold slack term: clks.rst net clks.rst
Iter 19: Hold WNS: -1.104 Hold TNS: -26.798 #Viol Endpoints: 164 CPU: 0:01:51
*info: Moves Generated: 0 Moves Failed: 1
*info: Moves Generated: 14 Moves Failed: 221
*info: Active Nodes: 1095 Moves Generated: 14 Moves Failed: 235 Moves Committed: 14
Worst hold slack term: clks.rst net clks.rst
Iter 20: Hold WNS: -1.104 Hold TNS: -25.013 #Viol Endpoints: 148 CPU: 0:01:51
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 956 Moves Generated: 12 Moves Failed: 231 Moves Committed: 12
Worst hold slack term: clks.rst net clks.rst
Iter 21: Hold WNS: -1.104 Hold TNS: -23.762 #Viol Endpoints: 137 CPU: 0:01:51
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 856 Moves Generated: 11 Moves Failed: 223 Moves Committed: 11
Worst hold slack term: clks.rst net clks.rst
Iter 22: Hold WNS: -1.104 Hold TNS: -23.166 #Viol Endpoints: 127 CPU: 0:01:51
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 693 Moves Generated: 5 Moves Failed: 217 Moves Committed: 5
Worst hold slack term: clks.rst net clks.rst
Iter 23: Hold WNS: -1.104 Hold TNS: -22.927 #Viol Endpoints: 122 CPU: 0:01:51
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 624 Moves Generated: 3 Moves Failed: 211 Moves Committed: 3
Worst hold slack term: clks.rst net clks.rst
Iter 24: Hold WNS: -1.104 Hold TNS: -22.813 #Viol Endpoints: 120 CPU: 0:01:52
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 580 Moves Generated: 1 Moves Failed: 211 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 25: Hold WNS: -1.104 Hold TNS: -22.776 #Viol Endpoints: 120 CPU: 0:01:52
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 582 Moves Generated: 1 Moves Failed: 211 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 26: Hold WNS: -1.104 Hold TNS: -22.695 #Viol Endpoints: 120 CPU: 0:01:52
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 584 Moves Generated: 1 Moves Failed: 211 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 27: Hold WNS: -1.104 Hold TNS: -22.617 #Viol Endpoints: 118 CPU: 0:01:52
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 547 Moves Generated: 0 Moves Failed: 208 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 28: Hold WNS: -1.104 Hold TNS: -22.617 #Viol Endpoints: 118 CPU: 0:01:52
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.503 
	TNS: -22.617 
	VP: 118 
	Worst hold path end point: tx_core/tx_crc/crcpkt1/data24_d_reg[23]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.622 
	TNS: -1654.970 
	VP: 2727 
	Worst setup path end point:m_r_ach.ARADDR[2] 
--------------------------------------------------- 
Worst hold slack term: clks.rst net clks.rst
Iter 0: Hold WNS: -1.104 Hold TNS: -22.617 #Viol Endpoints: 118 CPU: 0:01:52
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 547 Moves Generated: 57 Moves Failed: 54 Moves Committed: 7
Worst hold slack term: clks.rst net clks.rst
Iter 1: Hold WNS: -1.104 Hold TNS: -17.701 #Viol Endpoints: 74 CPU: 0:01:57
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 286 Moves Generated: 39 Moves Failed: 54 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 2: Hold WNS: -1.104 Hold TNS: -13.147 #Viol Endpoints: 48 CPU: 0:02:01
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 170 Moves Generated: 7 Moves Failed: 54 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 3: Hold WNS: -1.104 Hold TNS: -4.815 #Viol Endpoints: 24 CPU: 0:02:04
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 88 Moves Generated: 6 Moves Failed: 26 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 4: Hold WNS: -1.104 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:02:07
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 8 Moves Generated: 2 Moves Failed: 2 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 5: Hold WNS: -1.104 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:02:14
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 8 Moves Generated: 1 Moves Failed: 3 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 6: Hold WNS: -1.104 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:02:25
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 7 Moves Generated: 1 Moves Failed: 3 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 7: Hold WNS: -1.104 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:02:25
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 9 Moves Generated: 1 Moves Failed: 4 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 8: Hold WNS: -1.104 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:02:25
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 11 Moves Generated: 2 Moves Failed: 4 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 9: Hold WNS: -1.104 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:02:25
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 7 Moves Generated: 0 Moves Failed: 4 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 10: Hold WNS: -1.104 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:02:25
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.622 
	TNS: -1675.981 
	VP: 2804 
	Worst setup path end point:m_r_ach.ARADDR[2] 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.622 
	TNS: -1675.981 
	VP: 2804 
	Worst setup path end point:m_r_ach.ARADDR[2] 
--------------------------------------------------- 
Density after buffering = 0.849 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 2761 nets for commit
*info: Added a total of 2550 cells to fix/reduce hold violation
*info:
*info:          297 cells of type 'CLKBUF3' used
*info:          273 cells of type 'CLKBUF2' used
*info:          381 cells of type 'CLKBUF1' used
*info:          615 cells of type 'BUFX4' used
*info:          984 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 4 net(s) have violated hold timing slacks.
*info:      3 net(s): Could not be fixed because they would "degrade setup reg2reg WNS".
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:01:31, REAL=0:01:31, totSessionCpu=0:23:15, mem=547.8M) ***
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:02.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.4   mem=547.8M  mem(used)=0.0M***
Total net length = 2.574e+06 (1.178e+06 1.395e+06) (ext = 3.226e+05)
default core: bins with density >  0.75 = 36.7 % ( 94 / 256 )
**optDesign ... cpu = 0:01:35, real = 0:01:36, mem = 547.8M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sun Nov 20 20:15:09 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 4972 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 2550
#  Total number of placement changes (moved instances are counted twice) = 2550
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1191.050 46.350) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (985.200 1294.300) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1553.450 1466.350) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (590.000 65.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (654.800 465.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (576.400 1305.700) on metal1 for NET m_r_ach.ARREADY. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (751.050 966.350) on metal1 for NET m_r_dch.RDATA[0]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (842.800 1045.700) on metal1 for NET m_r_dch.RDATA[10]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (862.000 1074.300) on metal1 for NET m_r_dch.RDATA[11]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (742.800 1214.300) on metal1 for NET m_r_dch.RDATA[12]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (774.800 1174.300) on metal1 for NET m_r_dch.RDATA[13]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (754.000 1185.700) on metal1 for NET m_r_dch.RDATA[14]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (787.600 1294.300) on metal1 for NET m_r_dch.RDATA[15]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (727.050 1293.650) on metal1 for NET m_r_dch.RDATA[16]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (642.250 1306.350) on metal1 for NET m_r_dch.RDATA[17]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (679.050 1213.650) on metal1 for NET m_r_dch.RDATA[18]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (632.650 1253.650) on metal1 for NET m_r_dch.RDATA[19]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (728.650 1073.650) on metal1 for NET m_r_dch.RDATA[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (635.850 1153.650) on metal1 for NET m_r_dch.RDATA[20]. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (568.650 1173.650) on metal1 for NET m_r_dch.RDATA[21]. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/QOS_selector/n87 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/axi_master/FE_PHN970_m_r_dch_RDATA_3_ are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/crcfifo2_dataout[10] are dangling and deleted.
#2359 routed nets are extracted.
#    966 (2.78%) extracted nets are partially routed.
#27908 routed nets are imported.
#2420 (6.96%) nets are without wires.
#2081 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 34768.
#Number of eco nets is 966
#
#Start data preparation...
#
#Data preparation is done on Sun Nov 20 20:15:11 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 20 20:15:11 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       26892      88.82%
#  Metal 2        V       26892       4.21%
#  Metal 3        H       26892       0.00%
#  Metal 4        V       26892       0.00%
#  Metal 5        H       26892       0.00%
#  Metal 6        V       26892       0.00%
#  ------------------------------------------
#  Total                 161352      15.51%
#
#  763 nets (2.19%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 555.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 555.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 555.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 555.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#   Metal 1    130(1.18%)      0(0.00%)      0(0.00%)   (1.18%)
#   Metal 2    447(1.73%)     23(0.09%)      3(0.01%)   (1.84%)
#   Metal 3     53(0.20%)      3(0.01%)      0(0.00%)   (0.21%)
#   Metal 4     10(0.04%)      0(0.00%)      0(0.00%)   (0.04%)
#   Metal 5      2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    642(0.44%)     26(0.02%)      3(0.00%)   (0.46%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2988800 um.
#Total half perimeter of net bounding box = 2700256 um.
#Total wire length on LAYER metal1 = 61220 um.
#Total wire length on LAYER metal2 = 496578 um.
#Total wire length on LAYER metal3 = 792209 um.
#Total wire length on LAYER metal4 = 825896 um.
#Total wire length on LAYER metal5 = 551033 um.
#Total wire length on LAYER metal6 = 261865 um.
#Total number of vias = 246516
#Up-Via Summary (total 246516):
#           
#-----------------------
#  Metal 1        97773
#  Metal 2        93003
#  Metal 3        39065
#  Metal 4        12522
#  Metal 5         4153
#-----------------------
#                246516 
#
#Max overcon = 6 tracks.
#Total overcon = 0.46%.
#Worst layer Gcell overcon rate = 0.21%.
#Cpu time = 00:00:04
#Elapsed time = 00:00:05
#Increased memory = 8.00 (Mb)
#Total memory = 555.00 (Mb)
#Peak memory = 587.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 75.3% required routing.
#    number of violations = 1433
#34.0% of the total area is being checked for drcs
#34.0% of the total area was checked
#    number of violations = 9895
#cpu time = 00:00:21, elapsed time = 00:00:22, memory = 555.00 (Mb)
#start 1st optimization iteration ...
#    completing 10% with 8840 violations
#    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 555.00 (Mb)
#    completing 20% with 7871 violations
#    cpu time = 00:00:02, elapsed time = 00:00:02, memory = 555.00 (Mb)
#    completing 30% with 6977 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 555.00 (Mb)
#    completing 40% with 6143 violations
#    cpu time = 00:00:03, elapsed time = 00:00:03, memory = 555.00 (Mb)
#    completing 50% with 5074 violations
#    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 555.00 (Mb)
#    completing 60% with 4006 violations
#    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 555.00 (Mb)
#    completing 70% with 2983 violations
#    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 555.00 (Mb)
#    completing 80% with 1982 violations
#    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 555.00 (Mb)
#    completing 90% with 1047 violations
#    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 555.00 (Mb)
#    completing 100% with 96 violations
#    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 555.00 (Mb)
#    number of violations = 96
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 555.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 29
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 555.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2991640 um.
#Total half perimeter of net bounding box = 2700256 um.
#Total wire length on LAYER metal1 = 53382 um.
#Total wire length on LAYER metal2 = 502532 um.
#Total wire length on LAYER metal3 = 794130 um.
#Total wire length on LAYER metal4 = 809566 um.
#Total wire length on LAYER metal5 = 558834 um.
#Total wire length on LAYER metal6 = 273196 um.
#Total number of vias = 253548
#Up-Via Summary (total 253548):
#           
#-----------------------
#  Metal 1        98129
#  Metal 2        96035
#  Metal 3        40813
#  Metal 4        13872
#  Metal 5         4699
#-----------------------
#                253548 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 0.00 (Mb)
#Total memory = 555.00 (Mb)
#Peak memory = 587.00 (Mb)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 555.00 (Mb)
#Peak memory = 587.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2991640 um.
#Total half perimeter of net bounding box = 2700256 um.
#Total wire length on LAYER metal1 = 53382 um.
#Total wire length on LAYER metal2 = 502532 um.
#Total wire length on LAYER metal3 = 794130 um.
#Total wire length on LAYER metal4 = 809566 um.
#Total wire length on LAYER metal5 = 558834 um.
#Total wire length on LAYER metal6 = 273196 um.
#Total number of vias = 253548
#Up-Via Summary (total 253548):
#           
#-----------------------
#  Metal 1        98129
#  Metal 2        96035
#  Metal 3        40813
#  Metal 4        13872
#  Metal 5         4699
#-----------------------
#                253548 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 0.00 (Mb)
#Total memory = 555.00 (Mb)
#Peak memory = 587.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 34768 NETS and 0 SPECIALNETS signatures
#Created 32185 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:40
#Elapsed time = 00:00:41
#Increased memory = 16.00 (Mb)
#Total memory = 563.00 (Mb)
#Peak memory = 587.00 (Mb)
#Number of warnings = 50
#Total number of warnings = 184
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov 20 20:15:49 2016
#
**optDesign ... cpu = 0:02:14, real = 0:02:16, mem = 563.8M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=32184 and nets=34768 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 563.8M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.3  MEM= 563.8M)
Extracted 20.0006% (CPU Time= 0:00:00.4  MEM= 563.8M)
Extracted 30.0008% (CPU Time= 0:00:00.6  MEM= 563.8M)
Extracted 40.0007% (CPU Time= 0:00:00.7  MEM= 563.8M)
Extracted 50.0009% (CPU Time= 0:00:00.8  MEM= 563.8M)
Extracted 60.0007% (CPU Time= 0:00:01.0  MEM= 563.8M)
Extracted 70.0006% (CPU Time= 0:00:01.1  MEM= 563.8M)
Extracted 80.0008% (CPU Time= 0:00:01.3  MEM= 563.8M)
Extracted 90.0007% (CPU Time= 0:00:01.4  MEM= 563.8M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 563.8M)
Nr. Extracted Resistors     : 471375
Nr. Extracted Ground Cap.   : 504026
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:03.0  MEM: 563.828M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 563.8M, InitMEM = 563.8M)
Number of Loop : 0
Start delay calculation (mem=563.828M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 563.8M)
Closing parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq'. 32687 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.4 real=0:00:01.0 mem=563.828M 0)
*** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 563.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:19, real = 0:02:22, mem = 563.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.676  | -1.067  | -0.325  | -1.676  | -0.939  |   N/A   |
|           TNS (ns):| -1763.8 | -1474.4 | -17.104 |-276.990 | -27.535 |   N/A   |
|    Violating Paths:|  2873   |  2530   |   204   |   290   |   52    |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.109  |  0.000  | -1.109  |  1.874  |  0.650  |   N/A   |
|           TNS (ns):| -3303.2 |  0.000  | -3303.2 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  3272   |    0    |  3272   |    0    |    0    |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.023   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.883%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.1, REAL=0:00:07.0, TOTCPU=0:02:20, TOTREAL=0:02:26, MEM=563.8M
**optDesign ... cpu = 0:02:23, real = 0:02:29, mem = 563.8M **
*** Finished optDesign ***
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 1371.6 514.5 1373.6 516.5
<CMD> zoomBox 1371.6 514.5 1373.6 516.5
<CMD> zoomBox 1371.6 514.5 1373.6 516.5
<CMD> zoomBox 1371.6 1515.5 1373.6 1517.5
<CMD> zoomBox 1371.6 1515.5 1373.6 1517.5
<CMD> zoomBox 1371.6 1515.5 1373.6 1517.5
<CMD> zoomBox 1371.6 514.5 1373.6 516.5
<CMD> zoomBox 1371.6 514.5 1373.6 516.5
<CMD> zoomBox 1371.6 514.5 1373.6 516.5
<CMD> zoomBox 1257.0 1578.5 1259.0 1580.5
<CMD> zoomBox 1257.0 1578.5 1259.0 1580.5
<CMD> zoomBox 1257.0 1578.5 1259.0 1580.5
<CMD> zoomBox 1258.6 1578.5 1260.6 1580.5
<CMD> zoomBox 1258.6 1578.5 1260.6 1580.5
<CMD> zoomBox 1258.6 1578.5 1260.6 1580.5
<CMD> zoomBox 923.4 1578.5 925.4 1580.5
<CMD> zoomBox 923.4 1578.5 925.4 1580.5
<CMD> zoomBox 923.4 1578.5 925.4 1580.5
<CMD> zoomBox 920.2 1578.5 922.2 1580.5
<CMD> zoomBox 920.2 1578.5 922.2 1580.5
<CMD> zoomBox 920.2 1578.5 922.2 1580.5
<CMD> zoomBox 586.6 1578.5 588.6 1580.5
<CMD> zoomBox 586.6 1578.5 588.6 1580.5
<CMD> zoomBox 586.6 1578.5 588.6 1580.5
<CMD> selectMarker 587.1000 1579.0000 588.1000 1580.0000 2 1 2
<CMD> deselectAll
<CMD> selectMarker 587.1000 1579.0000 588.1000 1580.0000 2 1 2
<CMD> saveDesign eth_core.enc
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "eth_core.enc.dat/eth_core.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'eth_core.enc.dat/eth_core.ctstch' ...
Saving configuration ...
Saving preference file eth_core.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 12 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=558.8M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=558.8M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> addMetalFill -layer { metal1 metal2 metal3 metal4 metal5 metal6 } -nets { gnd vdd } -timingAware sta -onCells
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 558.8M, InitMEM = 558.8M)
Number of Loop : 0
Start delay calculation (mem=558.824M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:01.0 mem=558.824M 0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 558.8M) ***
critical nets number = 13775
************************
Timing Aware sta
P/G Nets: 134
Non-Critical Signal Nets: 20406
Critical Signal Nets: 13465
Clock Nets:763
************************
Density calculation ...... Slot :   1 of   4
Density calculation ...... Slot :   2 of   4
Density calculation ...... Slot :   3 of   4
Density calculation ...... Slot :   4 of   4
Density calculation ...... Slot :   1 of   4
Density calculation ...... Slot :   2 of   4
Density calculation ...... Slot :   3 of   4
Density calculation ...... Slot :   4 of   4
End of Density Calculation : cpu: 0:00:05, real: 0:00:05, peak: 759.00 megs
process data during iteration   1 in region   1 of 272.
process data during iteration   1 in region  51 of 272.
process data during iteration   1 in region 101 of 272.
process data during iteration   1 in region 151 of 272.
process data during iteration   1 in region 201 of 272.
process data during iteration   1 in region 251 of 272.
process data during iteration   2 in region   1 of 272.
process data during iteration   2 in region  51 of 272.
process data during iteration   2 in region 101 of 272.
process data during iteration   2 in region 151 of 272.
process data during iteration   2 in region 201 of 272.
process data during iteration   2 in region 251 of 272.
End metal filling: cpu:  0:00:21.8,  real:  0:00:22.0,  peak mem:  562.17  megs.
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> clearClockDomains
<CMD> setClockDomains -all
setClockDomains -all 
**WARN: (ENCSYC-1873):	The setClockDomains -all option is unsupported in CTE mode 
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_postRoute -outDir timingReports
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
Extraction called for design 'eth_core' of instances=32184 and nets=34769 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 562.2M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.4  MEM= 562.2M)
Extracted 20.0006% (CPU Time= 0:00:00.6  MEM= 562.2M)
Extracted 30.0008% (CPU Time= 0:00:01.0  MEM= 562.2M)
Extracted 40.0007% (CPU Time= 0:00:01.1  MEM= 562.2M)
Extracted 50.0009% (CPU Time= 0:00:01.3  MEM= 562.2M)
Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 562.2M)
Extracted 70.0006% (CPU Time= 0:00:01.9  MEM= 562.2M)
Extracted 80.0008% (CPU Time= 0:00:02.3  MEM= 562.2M)
Extracted 90.0007% (CPU Time= 0:00:02.4  MEM= 562.2M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 562.2M)
Nr. Extracted Resistors     : 471375
Nr. Extracted Ground Cap.   : 504026
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:06.0  MEM: 562.172M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.694  | -1.156  | -0.342  | -1.694  | -0.978  |   N/A   |
|           TNS (ns):| -1859.2 | -1562.1 | -28.704 |-283.368 | -28.553 |   N/A   |
|    Violating Paths:|  2916   |  2573   |   334   |   290   |   64    |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.031   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.883%
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 8.07 sec
Total Real time: 11.0 sec
Total Memory Usage: 562.171875 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 562.2M **
#Created 34 library cell signatures
#Created 34769 NETS and 0 SPECIALNETS signatures
#Created 32185 instance signatures
Begin checking placement ... (start mem=571.2M, init mem=571.2M)
*info: Placed = 27133
*info: Unplaced = 0
Placement Density:84.88%(1846800/2175712)
Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.0; mem=570.2M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_core' of instances=32184 and nets=34769 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 570.2M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.4  MEM= 570.2M)
Extracted 20.0006% (CPU Time= 0:00:00.6  MEM= 570.2M)
Extracted 30.0008% (CPU Time= 0:00:00.9  MEM= 570.2M)
Extracted 40.0007% (CPU Time= 0:00:01.1  MEM= 570.2M)
Extracted 50.0009% (CPU Time= 0:00:01.3  MEM= 570.2M)
Extracted 60.0007% (CPU Time= 0:00:01.7  MEM= 570.2M)
Extracted 70.0006% (CPU Time= 0:00:01.9  MEM= 570.2M)
Extracted 80.0008% (CPU Time= 0:00:02.3  MEM= 570.2M)
Extracted 90.0007% (CPU Time= 0:00:02.5  MEM= 570.2M)
Extracted 100% (CPU Time= 0:00:03.1  MEM= 570.2M)
Nr. Extracted Resistors     : 471375
Nr. Extracted Ground Cap.   : 504026
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 570.172M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 570.2M, InitMEM = 570.2M)
Number of Loop : 0
Start delay calculation (mem=570.172M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 570.2M)
Closing parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq'. 32687 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.7 real=0:00:02.0 mem=570.172M 0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:03.0  mem= 570.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.694  |
|           TNS (ns):| -1859.2 |
|    Violating Paths:|  2916   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.031   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.883%
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 570.2M **
*info: Start fixing DRV (Mem = 570.17M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (570.2M)
*info: 763 clock nets excluded
*info: 3 special nets excluded.
*info: 1809 no-driver nets excluded.
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.848826
Start fixing design rules ... (0:00:01.3 570.2M)
Topological Sorting (CPU = 0:00:00.1, MEM = 570.2M, InitMEM = 570.2M)
Number of Loop : 0
Done fixing design rule (0:00:03.2 570.2M)

Summary:
5 buffers added on 5 nets (with 0 driver resized)

Density after buffering = 0.848899
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.4   mem=570.2M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:05.4 570.2M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (570.2M)
*info: 763 clock nets excluded
*info: 3 special nets excluded.
*info: 1809 no-driver nets excluded.
Start fixing design rules ... (0:00:01.3 570.2M)
Done fixing design rule (0:00:02.0 570.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.848899
*** Completed dpFixDRCViolation (0:00:02.1 570.2M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:08, Mem = 570.17M).

------------------------------------------------------------
     Summary (cpu=0.13min real=0.13min mem=570.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.694  |
|           TNS (ns):| -1815.7 |
|    Violating Paths:|  2877   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.890%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:19, mem = 570.2M **
*** Timing NOT met, worst failing slack is -1.694
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -1.694
*** Check timing (0:00:00.0)
Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=570.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.890%
total 32246 net, 44 ipo_ignored
total 94895 term, 0 ipo_ignored
total 27900 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.694ns, TNS = -1814.332ns (cpu=0:00:02.3 mem=570.2M)

Iter 0 ...

Collected 13994 nets for fixing
Evaluate 750(154) resize, Select 36 cand. (cpu=0:00:03.1 mem=570.2M)

Commit 14 cand, 13 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.1 mem=570.2M)

Calc. DC (cpu=0:00:03.1 mem=570.2M) ***

Estimated WNS = -1.680ns, TNS = -1813.999ns (cpu=0:00:03.3 mem=570.2M)

Iter 1 ...

Collected 13994 nets for fixing
Evaluate 752(142) resize, Select 20 cand. (cpu=0:00:04.1 mem=570.2M)

Commit 18 cand, 0 upSize, 3 downSize, 15 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.1 mem=570.2M)

Calc. DC (cpu=0:00:04.2 mem=570.2M) ***

Estimated WNS = -1.669ns, TNS = -1815.020ns (cpu=0:00:04.4 mem=570.2M)

Iter 2 ...

Collected 13998 nets for fixing
Evaluate 752(173) resize, Select 37 cand. (cpu=0:00:05.2 mem=570.2M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.2 mem=570.2M)

Calc. DC (cpu=0:00:05.2 mem=570.2M) ***

Estimated WNS = -1.669ns, TNS = -1814.979ns (cpu=0:00:05.4 mem=570.2M)

Iter 3 ...

Collected 13998 nets for fixing
Evaluate 752(313) resize, Select 43 cand. (cpu=0:00:06.4 mem=570.2M)

Commit 39 cand, 0 upSize, 1 downSize, 38 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.4 mem=570.2M)

Calc. DC (cpu=0:00:06.5 mem=570.2M) ***

Estimated WNS = -1.669ns, TNS = -1814.690ns (cpu=0:00:06.7 mem=570.2M)

Calc. DC (cpu=0:00:06.7 mem=570.2M) ***
*summary:     75 instances changed cell type
density after = 84.894%

*** Finish Post Route Setup Fixing (cpu=0:00:06.8 mem=570.2M) ***

Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=570.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.894%
total 32246 net, 44 ipo_ignored
total 94895 term, 0 ipo_ignored
total 27900 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.669ns, TNS = -1814.690ns (cpu=0:00:02.2 mem=570.2M)

Iter 0 ...

Collected 13998 nets for fixing
Evaluate 752(204) resize, Select 37 cand. (cpu=0:00:02.9 mem=570.2M)
Evaluate 21(698) addBuf, Select 5 cand. (cpu=0:00:05.7 mem=570.2M)
Evaluate 102(102) delBuf, Select 3 cand. (cpu=0:00:06.3 mem=570.2M)

Commit 4 cand, 0 upSize, 0 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:06.3 mem=570.2M)

Calc. DC (cpu=0:00:06.4 mem=570.2M) ***

Estimated WNS = -1.450ns, TNS = -1815.252ns (cpu=0:00:06.6 mem=570.2M)

Iter 1 ...

Collected 14013 nets for fixing
Evaluate 750(197) resize, Select 4 cand. (cpu=0:00:07.3 mem=570.2M)
Evaluate 21(221) addBuf, Select 8 cand. (cpu=0:00:08.0 mem=570.2M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:08.5 mem=570.2M)

Commit 5 cand, 1 upSize, 0 downSize, 0 sameSize, 3 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:08.5 mem=570.2M)

Calc. DC (cpu=0:00:08.6 mem=570.2M) ***

Estimated WNS = -1.352ns, TNS = -1812.187ns (cpu=0:00:08.8 mem=570.2M)

Iter 2 ...

Collected 14014 nets for fixing
Evaluate 786(155) resize, Select 42 cand. (cpu=0:00:09.6 mem=570.2M)
Evaluate 21(547) addBuf, Select 7 cand. (cpu=0:00:11.6 mem=570.2M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:12.1 mem=570.2M)

Commit 8 cand, 3 upSize, 0 downSize, 2 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:12.1 mem=570.2M)

Calc. DC (cpu=0:00:12.2 mem=570.2M) ***

Estimated WNS = -1.299ns, TNS = -1809.717ns (cpu=0:00:12.4 mem=570.2M)

Iter 3 ...

Collected 14015 nets for fixing
Evaluate 750(130) resize, Select 6 cand. (cpu=0:00:13.2 mem=570.2M)
Evaluate 21(400) addBuf, Select 5 cand. (cpu=0:00:15.6 mem=570.2M)
Evaluate 101(101) delBuf, Select 3 cand. (cpu=0:00:16.2 mem=570.2M)

Commit 8 cand, 1 upSize, 1 downSize, 1 sameSize, 2 addBuf, 3 delBuf, 0 pinSwap (cpu=0:00:16.2 mem=570.2M)

Calc. DC (cpu=0:00:16.3 mem=570.2M) ***

Estimated WNS = -1.299ns, TNS = -1806.800ns (cpu=0:00:16.5 mem=570.2M)

Iter 4 ...

Collected 14012 nets for fixing
Evaluate 750(83) resize, Select 26 cand. (cpu=0:00:17.3 mem=570.2M)
Evaluate 21(333) addBuf, Select 3 cand. (cpu=0:00:19.0 mem=570.2M)
Evaluate 102(102) delBuf, Select 1 cand. (cpu=0:00:19.5 mem=570.2M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:19.5 mem=570.2M)

Calc. DC (cpu=0:00:19.7 mem=570.9M) ***

Estimated WNS = -1.299ns, TNS = -1806.378ns (cpu=0:00:19.9 mem=570.9M)
*summary:     10 instances changed cell type
density after = 84.899%

*** Finish Post Route Setup Fixing (cpu=0:00:20.0 mem=570.9M) ***

*** Timing NOT met, worst failing slack is -1.299
*** Check timing (0:00:00.0)
Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=570.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.899%
total 32250 net, 44 ipo_ignored
total 94903 term, 0 ipo_ignored
total 27904 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.299ns, TNS = -1806.378ns (cpu=0:00:02.2 mem=570.9M)

Iter 0 ...

Collected 14010 nets for fixing
Evaluate 809(73) resize, Select 20 cand. (cpu=0:00:03.0 mem=570.9M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.0 mem=570.9M)

Calc. DC (cpu=0:00:03.0 mem=570.9M) ***

Estimated WNS = -1.299ns, TNS = -1806.378ns (cpu=0:00:03.2 mem=570.9M)

Calc. DC (cpu=0:00:03.2 mem=570.9M) ***
*summary:      0 instances changed cell type
density after = 84.899%

*** Finish Post Route Setup Fixing (cpu=0:00:03.3 mem=570.9M) ***

Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=570.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.899%
total 32250 net, 44 ipo_ignored
total 94903 term, 0 ipo_ignored
total 27904 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.299ns, TNS = -1806.378ns (cpu=0:00:02.2 mem=570.9M)

Iter 0 ...

Collected 14010 nets for fixing
Evaluate 809(73) resize, Select 20 cand. (cpu=0:00:03.0 mem=570.9M)
Evaluate 21(359) addBuf, Select 3 cand. (cpu=0:00:04.8 mem=570.9M)
Evaluate 102(102) delBuf, Select 0 cand. (cpu=0:00:05.4 mem=570.9M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.4 mem=570.9M)

Calc. DC (cpu=0:00:05.4 mem=570.9M) ***

Estimated WNS = -1.299ns, TNS = -1806.039ns (cpu=0:00:05.7 mem=570.9M)
*summary:      0 instances changed cell type
density after = 84.901%

*** Finish Post Route Setup Fixing (cpu=0:00:05.8 mem=570.9M) ***

*** Timing NOT met, worst failing slack is -1.299
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 10 insts, mean move: 0.80 um, max move: 0.80 um
	max move on inst (tx_core/QOS_selector/FE_PHC1713_crcfifo2_dataout_17_): (542.40, 940.00) --> (543.20, 940.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10 insts, mean move: 0.80 um, max move: 0.80 um
	max move on inst (tx_core/QOS_selector/FE_PHC1713_crcfifo2_dataout_17_): (542.40, 940.00) --> (543.20, 940.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.80 um
  inst (tx_core/QOS_selector/FE_PHC1713_crcfifo2_dataout_17_) with max move: (542.4, 940) -> (543.2, 940)
  mean    (X+Y) =         0.80 um
Total instances moved : 10
*** cpu=0:00:01.4   mem=570.9M  mem(used)=0.0M***
Total net length = 2.578e+06 (1.179e+06 1.398e+06) (ext = 3.192e+05)
default core: bins with density >  0.75 = 37.1 % ( 95 / 256 )

------------------------------------------------------------
     Summary (cpu=0.69min real=0.70min mem=570.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.299  |
|           TNS (ns):| -1807.4 |
|    Violating Paths:|  2881   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.215   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.901%
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:02, mem = 570.9M **
*** Timing NOT met, worst failing slack is -1.299
*** Check timing (0:00:00.2)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -1.154
*** Check timing (0:00:00.5)
Working on reg2reg pathgroup
*** Timing NOT met, worst failing slack is -1.154
*** Check timing (0:00:00.0)
Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=570.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.901%
total 32251 net, 44 ipo_ignored
total 94905 term, 0 ipo_ignored
total 27905 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.154ns, TNS = -1524.773ns (cpu=0:00:02.4 mem=570.9M)

Iter 0 ...

Collected 11868 nets for fixing
Evaluate 805(66) resize, Select 16 cand. (cpu=0:00:02.8 mem=570.9M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.8 mem=570.9M)

Calc. DC (cpu=0:00:02.8 mem=570.9M) ***

Estimated WNS = -1.154ns, TNS = -1508.188ns (cpu=0:00:03.1 mem=570.9M)

Iter 1 ...

Collected 11868 nets for fixing
Evaluate 761(140) resize, Select 0 cand. (cpu=0:00:03.7 mem=570.9M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.7 mem=570.9M)

Calc. DC (cpu=0:00:03.7 mem=570.9M) ***

Estimated WNS = -1.154ns, TNS = -1508.188ns (cpu=0:00:04.0 mem=570.9M)

Calc. DC (cpu=0:00:04.0 mem=570.9M) ***
*summary:      1 instance  changed cell type
density after = 84.901%

*** Finish Post Route Setup Fixing (cpu=0:00:04.1 mem=570.9M) ***

Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=570.9M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.901%
total 32251 net, 44 ipo_ignored
total 94905 term, 0 ipo_ignored
total 27905 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.154ns, TNS = -1508.188ns (cpu=0:00:02.2 mem=570.9M)

Iter 0 ...

Collected 11868 nets for fixing
Evaluate 761(65) resize, Select 15 cand. (cpu=0:00:02.6 mem=570.9M)
Evaluate 24(579) addBuf, Select 8 cand. (cpu=0:00:04.4 mem=570.9M)
Evaluate 103(103) delBuf, Select 3 cand. (cpu=0:00:04.7 mem=570.9M)

Commit 6 cand, 0 upSize, 0 downSize, 0 sameSize, 5 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:04.7 mem=570.9M)

Calc. DC (cpu=0:00:04.8 mem=570.9M) ***

Estimated WNS = -1.132ns, TNS = -1499.665ns (cpu=0:00:05.1 mem=570.9M)

Iter 1 ...

Collected 11865 nets for fixing
Evaluate 779(63) resize, Select 3 cand. (cpu=0:00:05.5 mem=570.9M)
Evaluate 25(224) addBuf, Select 4 cand. (cpu=0:00:05.8 mem=570.9M)
Evaluate 106(106) delBuf, Select 4 cand. (cpu=0:00:06.2 mem=570.9M)

Commit 7 cand, 0 upSize, 2 downSize, 1 sameSize, 2 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:06.2 mem=570.9M)

Calc. DC (cpu=0:00:06.3 mem=570.9M) ***

Estimated WNS = -1.111ns, TNS = -1479.623ns (cpu=0:00:06.6 mem=570.9M)

Iter 2 ...

Collected 11864 nets for fixing
Evaluate 766(62) resize, Select 15 cand. (cpu=0:00:07.0 mem=570.9M)
Evaluate 25(545) addBuf, Select 4 cand. (cpu=0:00:08.7 mem=570.9M)
Evaluate 105(105) delBuf, Select 1 cand. (cpu=0:00:09.1 mem=570.9M)

Commit 3 cand, 0 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.1 mem=570.9M)

Calc. DC (cpu=0:00:09.1 mem=570.9M) ***

Estimated WNS = -1.087ns, TNS = -1489.399ns (cpu=0:00:09.4 mem=570.9M)

Iter 3 ...

Collected 11862 nets for fixing
Evaluate 753(62) resize, Select 1 cand. (cpu=0:00:09.8 mem=570.9M)
Evaluate 27(224) addBuf, Select 3 cand. (cpu=0:00:10.3 mem=570.9M)
Evaluate 107(107) delBuf, Select 3 cand. (cpu=0:00:10.6 mem=571.0M)

Commit 3 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:10.6 mem=570.9M)

Calc. DC (cpu=0:00:10.7 mem=570.9M) ***

Estimated WNS = -1.077ns, TNS = -1481.366ns (cpu=0:00:10.9 mem=570.9M)

Iter 4 ...

Collected 11861 nets for fixing
Evaluate 750(72) resize, Select 16 cand. (cpu=0:00:11.4 mem=570.9M)
Evaluate 23(578) addBuf, Select 5 cand. (cpu=0:00:13.1 mem=571.0M)
Evaluate 106(106) delBuf, Select 1 cand. (cpu=0:00:13.5 mem=571.0M)

Commit 4 cand, 1 upSize, 0 downSize, 0 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:13.5 mem=570.9M)

Calc. DC (cpu=0:00:13.6 mem=570.9M) ***

Estimated WNS = -1.077ns, TNS = -1470.899ns (cpu=0:00:13.9 mem=570.9M)

Iter 5 ...

Collected 11901 nets for fixing
Evaluate 752(71) resize, Select 3 cand. (cpu=0:00:14.3 mem=571.0M)
Evaluate 25(273) addBuf, Select 2 cand. (cpu=0:00:15.2 mem=571.0M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:15.6 mem=571.0M)

Commit 3 cand, 1 upSize, 0 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.6 mem=570.9M)

Calc. DC (cpu=0:00:15.6 mem=570.9M) ***

Estimated WNS = -1.060ns, TNS = -1468.670ns (cpu=0:00:15.9 mem=570.9M)

Iter 6 ...

Collected 11833 nets for fixing
Evaluate 774(61) resize, Select 16 cand. (cpu=0:00:16.4 mem=571.0M)
Evaluate 25(531) addBuf, Select 2 cand. (cpu=0:00:18.0 mem=571.0M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:18.4 mem=571.0M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.4 mem=570.9M)

Calc. DC (cpu=0:00:18.4 mem=570.9M) ***

Estimated WNS = -1.053ns, TNS = -1468.378ns (cpu=0:00:18.7 mem=570.9M)

Iter 7 ...

Collected 11834 nets for fixing
Evaluate 774(65) resize, Select 2 cand. (cpu=0:00:19.2 mem=571.1M)
Evaluate 25(273) addBuf, Select 2 cand. (cpu=0:00:20.1 mem=571.1M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:20.4 mem=571.1M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:20.4 mem=571.0M)

Calc. DC (cpu=0:00:20.5 mem=571.0M) ***

Estimated WNS = -1.048ns, TNS = -1465.974ns (cpu=0:00:20.8 mem=571.0M)

Iter 8 ...

Collected 11835 nets for fixing
Evaluate 762(66) resize, Select 18 cand. (cpu=0:00:21.3 mem=571.0M)
Evaluate 25(522) addBuf, Select 2 cand. (cpu=0:00:22.9 mem=571.1M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:23.2 mem=571.1M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:23.2 mem=571.0M)

Calc. DC (cpu=0:00:23.3 mem=571.0M) ***

Estimated WNS = -1.046ns, TNS = -1466.001ns (cpu=0:00:23.5 mem=571.0M)

Iter 9 ...

Collected 11836 nets for fixing
Evaluate 758(67) resize, Select 2 cand. (cpu=0:00:24.0 mem=571.1M)
Evaluate 24(276) addBuf, Select 4 cand. (cpu=0:00:24.8 mem=571.1M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:25.1 mem=571.1M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:25.1 mem=571.1M)

Calc. DC (cpu=0:00:25.2 mem=571.1M) ***

Estimated WNS = -1.044ns, TNS = -1464.470ns (cpu=0:00:25.4 mem=571.1M)

Iter 10 ...

Collected 11837 nets for fixing
Evaluate 754(66) resize, Select 18 cand. (cpu=0:00:25.9 mem=571.2M)
Evaluate 23(562) addBuf, Select 3 cand. (cpu=0:00:27.6 mem=571.2M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:27.9 mem=571.2M)

Commit 2 cand, 0 upSize, 0 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.9 mem=571.1M)

Calc. DC (cpu=0:00:28.0 mem=571.1M) ***

Estimated WNS = -1.043ns, TNS = -1461.195ns (cpu=0:00:28.3 mem=571.1M)

Iter 11 ...

Collected 11838 nets for fixing
Evaluate 770(60) resize, Select 2 cand. (cpu=0:00:28.7 mem=571.2M)
Evaluate 25(269) addBuf, Select 2 cand. (cpu=0:00:29.7 mem=571.2M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:30.0 mem=571.2M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:30.0 mem=571.1M)

Calc. DC (cpu=0:00:30.1 mem=571.1M) ***

Estimated WNS = -1.040ns, TNS = -1460.959ns (cpu=0:00:30.3 mem=571.1M)

Iter 12 ...

Collected 11839 nets for fixing
Evaluate 769(63) resize, Select 18 cand. (cpu=0:00:30.8 mem=571.2M)
Evaluate 25(527) addBuf, Select 2 cand. (cpu=0:00:32.4 mem=571.2M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:32.8 mem=571.2M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:32.8 mem=571.2M)

Calc. DC (cpu=0:00:32.8 mem=571.2M) ***

Estimated WNS = -1.038ns, TNS = -1460.569ns (cpu=0:00:33.1 mem=571.2M)

Iter 13 ...

Collected 11839 nets for fixing
Evaluate 769(62) resize, Select 1 cand. (cpu=0:00:33.6 mem=571.2M)
Evaluate 24(277) addBuf, Select 2 cand. (cpu=0:00:34.4 mem=571.2M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:34.8 mem=571.2M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:34.8 mem=571.2M)

Calc. DC (cpu=0:00:34.8 mem=571.2M) ***

Estimated WNS = -1.035ns, TNS = -1460.395ns (cpu=0:00:35.1 mem=571.2M)

Iter 14 ...

Collected 11840 nets for fixing
Evaluate 767(62) resize, Select 17 cand. (cpu=0:00:35.6 mem=571.3M)
Evaluate 25(519) addBuf, Select 2 cand. (cpu=0:00:37.2 mem=571.3M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:37.5 mem=571.3M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:37.5 mem=571.3M)

Calc. DC (cpu=0:00:37.6 mem=571.3M) ***

Estimated WNS = -1.033ns, TNS = -1460.108ns (cpu=0:00:37.9 mem=571.3M)
*summary:     12 instances changed cell type
density after = 84.924%

*** Finish Post Route Setup Fixing (cpu=0:00:38.0 mem=571.3M) ***

*** Timing NOT met, worst failing slack is -1.033
*** Check timing (0:00:00.0)
Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=571.3M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.924%
total 32270 net, 44 ipo_ignored
total 94943 term, 0 ipo_ignored
total 27924 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.033ns, TNS = -1460.108ns (cpu=0:00:02.3 mem=571.3M)

Iter 0 ...

Collected 11841 nets for fixing
Evaluate 752(57) resize, Select 14 cand. (cpu=0:00:02.7 mem=571.3M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.7 mem=571.3M)

Calc. DC (cpu=0:00:02.7 mem=571.3M) ***

Estimated WNS = -1.033ns, TNS = -1460.108ns (cpu=0:00:03.0 mem=571.3M)

Calc. DC (cpu=0:00:03.0 mem=571.3M) ***
*summary:      0 instances changed cell type
density after = 84.924%

*** Finish Post Route Setup Fixing (cpu=0:00:03.1 mem=571.3M) ***

Info: 763 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=571.3M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 84.924%
total 32270 net, 44 ipo_ignored
total 94943 term, 0 ipo_ignored
total 27924 comb inst, 762 fixed, 0 dont_touch, 0 no_footp
total 4289 seq inst, 4289 fixed, 0 dont_touch, 0 no_footp
total 23 footprint(s)
   0 footprint(s) with 0 cell(s)
  17 footprint(s) with 1 cell(s)
   4 footprint(s) with 2 cell(s)
   1 footprint(s) with 3 cell(s)
   1 footprint(s) with 4 cell(s)
   0 footprint(s) with 5 cell(s)
   0 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFX2) :
  BUFX2 BUFX4 CLKBUF1


Estimated WNS = -1.033ns, TNS = -1460.108ns (cpu=0:00:02.2 mem=571.3M)

Iter 0 ...

Collected 11841 nets for fixing
Evaluate 752(57) resize, Select 14 cand. (cpu=0:00:02.7 mem=571.3M)
Evaluate 25(477) addBuf, Select 3 cand. (cpu=0:00:03.8 mem=571.3M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:04.2 mem=571.3M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.2 mem=571.3M)

Calc. DC (cpu=0:00:04.2 mem=571.3M) ***

Estimated WNS = -1.032ns, TNS = -1455.082ns (cpu=0:00:04.5 mem=571.3M)

Iter 1 ...

Collected 11839 nets for fixing
Evaluate 811(79) resize, Select 5 cand. (cpu=0:00:05.0 mem=571.3M)
Evaluate 40(540) addBuf, Select 4 cand. (cpu=0:00:06.7 mem=571.3M)
Evaluate 103(103) delBuf, Select 1 cand. (cpu=0:00:07.1 mem=571.3M)

Commit 7 cand, 1 upSize, 1 downSize, 2 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:07.1 mem=571.3M)

Calc. DC (cpu=0:00:07.2 mem=571.3M) ***

Estimated WNS = -1.027ns, TNS = -1453.071ns (cpu=0:00:07.5 mem=571.3M)

Iter 2 ...

Collected 11769 nets for fixing
Evaluate 751(57) resize, Select 14 cand. (cpu=0:00:08.0 mem=571.3M)
Evaluate 25(524) addBuf, Select 2 cand. (cpu=0:00:09.6 mem=571.3M)
Evaluate 103(103) delBuf, Select 0 cand. (cpu=0:00:10.0 mem=571.3M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.0 mem=571.3M)

Calc. DC (cpu=0:00:10.0 mem=571.3M) ***

Estimated WNS = -1.024ns, TNS = -1452.783ns (cpu=0:00:10.3 mem=571.3M)

Iter 3 ...

Collected 11770 nets for fixing
Evaluate 751(56) resize, Select 1 cand. (cpu=0:00:10.8 mem=571.3M)
Evaluate 25(286) addBuf, Select 2 cand. (cpu=0:00:11.7 mem=571.3M)
Evaluate 104(104) delBuf, Select 0 cand. (cpu=0:00:12.0 mem=571.3M)

Commit 1 cand, 0 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.0 mem=571.3M)

Calc. DC (cpu=0:00:12.1 mem=571.3M) ***

Estimated WNS = -1.022ns, TNS = -1452.629ns (cpu=0:00:12.4 mem=571.3M)

Iter 4 ...

Collected 11772 nets for fixing
Evaluate 751(58) resize, Select 14 cand. (cpu=0:00:12.8 mem=571.3M)
Evaluate 23(490) addBuf, Select 1 cand. (cpu=0:00:14.4 mem=571.3M)
Evaluate 105(105) delBuf, Select 0 cand. (cpu=0:00:14.7 mem=571.3M)

Commit 2 cand, 0 upSize, 1 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:14.7 mem=571.3M)

Calc. DC (cpu=0:00:14.8 mem=571.3M) ***

Estimated WNS = -1.020ns, TNS = -1451.526ns (cpu=0:00:15.1 mem=571.3M)

Iter 5 ...

Collected 11773 nets for fixing
Evaluate 752(78) resize, Select 2 cand. (cpu=0:00:15.5 mem=571.3M)
Evaluate 25(268) addBuf, Select 2 cand. (cpu=0:00:16.5 mem=571.3M)
Evaluate 103(103) delBuf, Select 0 cand. (cpu=0:00:16.8 mem=571.3M)

Commit 3 cand, 0 upSize, 1 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:16.8 mem=571.3M)

Calc. DC (cpu=0:00:16.9 mem=571.3M) ***

Estimated WNS = -1.020ns, TNS = -1451.245ns (cpu=0:00:17.2 mem=571.3M)
*summary:      8 instances changed cell type
density after = 84.933%

*** Finish Post Route Setup Fixing (cpu=0:00:17.3 mem=571.3M) ***

*** Timing NOT met, worst failing slack is -1.020
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 18 insts, mean move: 4.31 um, max move: 11.60 um
	max move on inst (tx_core/tx_rs/U333): (313.60, 1370.00) --> (312.00, 1380.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 18 insts, mean move: 4.31 um, max move: 11.60 um
	max move on inst (tx_core/tx_rs/U333): (313.60, 1370.00) --> (312.00, 1380.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        11.60 um
  inst (tx_core/tx_rs/U333) with max move: (313.6, 1370) -> (312, 1380)
  mean    (X+Y) =         4.31 um
Total instances moved : 18
*** cpu=0:00:01.4   mem=571.3M  mem(used)=0.0M***
Total net length = 2.579e+06 (1.180e+06 1.399e+06) (ext = 3.192e+05)
default core: bins with density >  0.75 = 37.1 % ( 95 / 256 )

*info: reporting timing for user-set pathgroup(s)

------------------------------------------------------------
     Summary (cpu=1.14min real=1.13min mem=571.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.020  |
|           TNS (ns):| -1451.2 |
|    Violating Paths:|  2531   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.215   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.933%
------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:02:12, mem = 571.3M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sun Nov 20 20:27:29 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 2466 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 67
#  Number of instances deleted (including moved) = 32
#  Number of instances resized = 82
#  Number of instances with different orientation = 1
#  Number of instances with pin swaps = 108
#  Total number of placement changes (moved instances are counted twice) = 182
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN C at (1218.000 1454.700) on metal1 for NET memif_crcf1.f0_wdata[2]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN C at (1236.400 1474.700) on metal1 for NET memif_crcf1.f0_wdata[31]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (541.600 1025.000) on metal1 for NET tx_core/QOS_selector/FE_PHN1682_n69. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (549.600 945.000) on metal1 for NET tx_core/QOS_selector/FE_PHN1713_crcfifo2_dataout_17_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (535.850 1026.350) on metal1 for NET tx_core/QOS_selector/n69. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (780.400 785.000) on metal1 for NET tx_core/axi_master/FE_PSN2820_n1504. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (968.400 865.000) on metal1 for NET tx_core/axi_master/FE_PSN2829_n531. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (945.200 895.000) on metal1 for NET tx_core/axi_master/FE_PSN2836_n1481. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (943.600 894.300) on metal1 for NET tx_core/axi_master/n1481. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (778.800 785.700) on metal1 for NET tx_core/axi_master/n1504. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (950.800 866.700) on metal1 for NET tx_core/axi_master/n4. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (966.800 865.700) on metal1 for NET tx_core/axi_master/n531. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (542.800 945.000) on metal1 for NET tx_core/axi_master/n714. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (782.000 1325.000) on metal1 for NET tx_core/axi_master/pkt0_fifo/FE_PSN2818_n113. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (776.400 1315.000) on metal1 for NET tx_core/axi_master/pkt0_fifo/FE_PSN2828_depth_left_3_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (789.200 1325.000) on metal1 for NET tx_core/axi_master/pkt0_fifo/add_59/FE_PSN2823_n112. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (774.800 1314.300) on metal1 for NET tx_core/axi_master/pkt0_fifo/depth_left[3]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (787.600 1325.700) on metal1 for NET tx_core/axi_master/pkt0_fifo/n112. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (780.400 1325.700) on metal1 for NET tx_core/axi_master/pkt0_fifo/n113. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN A at (543.850 946.350) on metal1 for NET tx_core/crcfifo2_dataout[17]. The NET is considered partially routed.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/tx_crc/crcpkt1/n1983 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/tx_rs/n294 are dangling and deleted.
#WARNING (NRDB-874) Some WIRE segments on routed NET tx_core/tx_rs/n3 are dangling and deleted.
#1676 routed nets are extracted.
#    199 (0.57%) extracted nets are partially routed.
#31044 routed nets are imported.
#2 (0.01%) nets are without wires.
#2082 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 34804.
#Number of eco nets is 199
#
#Start data preparation...
#
#Data preparation is done on Sun Nov 20 20:27:32 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 20 20:27:33 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       26892      88.82%
#  Metal 2        V       26892       4.21%
#  Metal 3        H       26892       0.00%
#  Metal 4        V       26892       0.00%
#  Metal 5        H       26892       0.00%
#  Metal 6        V       26892       0.00%
#  ------------------------------------------
#  Total                 161352      15.51%
#
#  763 nets (2.19%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 585.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 585.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 585.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    139(1.27%)      1(0.01%)      0(0.00%)      0(0.00%)   (1.28%)
#   Metal 2    164(0.64%)      6(0.02%)      0(0.00%)      1(0.00%)   (0.66%)
#   Metal 3     24(0.09%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.09%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    327(0.23%)      8(0.01%)      0(0.00%)      1(0.00%)   (0.23%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2992095 um.
#Total half perimeter of net bounding box = 2705754 um.
#Total wire length on LAYER metal1 = 53313 um.
#Total wire length on LAYER metal2 = 502670 um.
#Total wire length on LAYER metal3 = 794497 um.
#Total wire length on LAYER metal4 = 809597 um.
#Total wire length on LAYER metal5 = 558821 um.
#Total wire length on LAYER metal6 = 273196 um.
#Total number of vias = 253628
#Up-Via Summary (total 253628):
#           
#-----------------------
#  Metal 1        98170
#  Metal 2        96071
#  Metal 3        40816
#  Metal 4        13872
#  Metal 5         4699
#-----------------------
#                253628 
#
#Max overcon = 7 tracks.
#Total overcon = 0.23%.
#Worst layer Gcell overcon rate = 0.09%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 12.00 (Mb)
#Total memory = 583.00 (Mb)
#Peak memory = 599.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 14.2% required routing.
#    number of violations = 43
#3.6% of the total area is being checked for drcs
#3.6% of the total area was checked
#    number of violations = 155
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 589.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 16
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 589.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2992208 um.
#Total half perimeter of net bounding box = 2705754 um.
#Total wire length on LAYER metal1 = 53226 um.
#Total wire length on LAYER metal2 = 502639 um.
#Total wire length on LAYER metal3 = 794594 um.
#Total wire length on LAYER metal4 = 809665 um.
#Total wire length on LAYER metal5 = 558836 um.
#Total wire length on LAYER metal6 = 273248 um.
#Total number of vias = 253738
#Up-Via Summary (total 253738):
#           
#-----------------------
#  Metal 1        98204
#  Metal 2        96126
#  Metal 3        40827
#  Metal 4        13882
#  Metal 5         4699
#-----------------------
#                253738 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.00 (Mb)
#Total memory = 585.00 (Mb)
#Peak memory = 599.00 (Mb)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 585.00 (Mb)
#Peak memory = 599.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2992208 um.
#Total half perimeter of net bounding box = 2705754 um.
#Total wire length on LAYER metal1 = 53226 um.
#Total wire length on LAYER metal2 = 502639 um.
#Total wire length on LAYER metal3 = 794594 um.
#Total wire length on LAYER metal4 = 809665 um.
#Total wire length on LAYER metal5 = 558836 um.
#Total wire length on LAYER metal6 = 273248 um.
#Total number of vias = 253738
#Up-Via Summary (total 253738):
#           
#-----------------------
#  Metal 1        98204
#  Metal 2        96126
#  Metal 3        40827
#  Metal 4        13882
#  Metal 5         4699
#-----------------------
#                253738 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.00 (Mb)
#Total memory = 585.00 (Mb)
#Peak memory = 599.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 34804 NETS and 0 SPECIALNETS signatures
#Created 32220 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:10
#Increased memory = 22.00 (Mb)
#Total memory = 593.00 (Mb)
#Peak memory = 599.00 (Mb)
#Number of warnings = 50
#Total number of warnings = 234
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov 20 20:27:39 2016
#
**optDesign ... cpu = 0:02:19, real = 0:02:22, mem = 593.7M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=32219 and nets=34804 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 593.7M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 593.7M)
Extracted 20.0007% (CPU Time= 0:00:00.6  MEM= 593.7M)
Extracted 30.0009% (CPU Time= 0:00:00.9  MEM= 593.7M)
Extracted 40.0006% (CPU Time= 0:00:01.1  MEM= 593.7M)
Extracted 50.0007% (CPU Time= 0:00:01.3  MEM= 593.7M)
Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 593.7M)
Extracted 70.0005% (CPU Time= 0:00:01.9  MEM= 593.7M)
Extracted 80.0007% (CPU Time= 0:00:02.3  MEM= 593.7M)
Extracted 90.0008% (CPU Time= 0:00:02.5  MEM= 593.7M)
Extracted 100% (CPU Time= 0:00:03.0  MEM= 593.7M)
Nr. Extracted Resistors     : 471708
Nr. Extracted Ground Cap.   : 504395
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:05.0  MEM: 593.668M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 593.7M, InitMEM = 593.7M)
Number of Loop : 0
Start delay calculation (mem=593.668M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 593.7M)
Closing parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq'. 32722 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.8 real=0:00:01.0 mem=593.668M 0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 593.7M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:26, real = 0:02:30, mem = 593.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.300  | -1.012  | -0.342  | -1.300  | -0.978  |   N/A   |
|           TNS (ns):| -1718.7 | -1442.5 | -16.462 |-262.425 | -27.692 |   N/A   |
|    Violating Paths:|  2876   |  2533   |   162   |   290   |   42    |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.215   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.933%
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:32, mem = 593.7M **
*** Finished optDesign ***
<CMD> optDesign -postRoute -hold
Disable merging buffers from different footprints for postRoute code for non-MSV designs
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 593.7M **
#Created 34 library cell signatures
#Created 34804 NETS and 0 SPECIALNETS signatures
#Created 32220 instance signatures
Begin checking placement ... (start mem=602.7M, init mem=601.7M)
*info: Placed = 27168
*info: Unplaced = 0
Placement Density:84.93%(1847904/2175712)
Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.0; mem=601.7M)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Extraction called for design 'eth_core' of instances=32219 and nets=34804 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 601.7M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0006% (CPU Time= 0:00:00.5  MEM= 604.3M)
Extracted 20.0007% (CPU Time= 0:00:00.6  MEM= 604.3M)
Extracted 30.0009% (CPU Time= 0:00:01.0  MEM= 604.3M)
Extracted 40.0006% (CPU Time= 0:00:01.2  MEM= 604.3M)
Extracted 50.0007% (CPU Time= 0:00:01.4  MEM= 604.3M)
Extracted 60.0008% (CPU Time= 0:00:01.7  MEM= 604.3M)
Extracted 70.0005% (CPU Time= 0:00:01.9  MEM= 604.3M)
Extracted 80.0007% (CPU Time= 0:00:02.4  MEM= 604.3M)
Extracted 90.0008% (CPU Time= 0:00:02.5  MEM= 604.3M)
Extracted 100% (CPU Time= 0:00:03.1  MEM= 604.3M)
Nr. Extracted Resistors     : 471708
Nr. Extracted Ground Cap.   : 504395
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:07.0  MEM: 601.668M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu018_stdcells
*info:           CLKBUF2         -   osu018_stdcells
*info:             BUFX2         -   osu018_stdcells
*info:             BUFX4         -   osu018_stdcells
*info:           CLKBUF1         -   osu018_stdcells
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 601.7M)
Closing parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq'. 32722 times net's RC data read were performed.
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:27:47, mem=601.7M)
Setting analysis mode to hold ...
New  timing data 1fc1b678
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 601.7M, InitMEM = 601.7M)
Number of Loop : 0
Start delay calculation (mem=601.668M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.2 real=0:00:02.0 mem=601.668M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 601.7M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -1.113 ns 
 TNS         : -12.064 ns 
 Viol paths  : 77 
 Max Local density  : 0.980 
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:03.0, REAL=0:00:03.0, totSessionCpu=0:27:50, mem=603.8M)
Setting analysis mode to setup ...
Info: 763 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -1.300 ns     -1.012 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : -1.012 ns 
 reg2reg WS  : -1.012 ns 
 reg2reg Viol paths  : 2535 
 Worst Slack : -1.300 ns 
 Viol paths  : 2853 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:06.8, REAL=0:00:07.0, totSessionCpu=0:27:54, mem=603.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.300  |
|           TNS (ns):| -1718.7 |
|    Violating Paths:|  2876   |
|          All Paths:|  8828   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -1.113  |
|           TNS (ns):| -3314.3 |
|    Violating Paths:|  3274   |
|          All Paths:|  8828   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.215   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.933%
------------------------------------------------------------
Info: 763 clock nets excluded from IPO operation.
*** Initial Summary (holdfix) CPU=0:00:07.7, REAL=0:00:07.0, TOTCPU=0:00:07.7, TOTREAL=0:00:07.0, MEM=603.8M
*** Started fixing hold violations (CPU=0:00:07.7, REAL=0:00:07.0, totSessionCpu=0:27:55, mem=603.8M)
Density before buffering = 0.849 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   CLKBUF3    17.0   1.568/1.601 (0.900/0.900, 3.000)   1.568/1.601 (0.900/0.900, 3.000)
*Info:   CLKBUF2    13.0   1.505/1.536 (0.900/0.900, 3.000)   1.505/1.536 (0.900/0.900, 3.000)
*Info: 
*Info:   BUFX2    3.0   0.209/0.170 (0.420/0.420, 0.050)   0.209/0.170 (0.420/0.420, 0.050)
*Info:   BUFX4    4.0   0.232/0.198 (0.420/0.420, 0.100)   0.232/0.198 (0.420/0.420, 0.100)
*Info:   CLKBUF1    9.0   1.438/1.481 (0.900/0.900, 3.000)   1.438/1.481 (0.900/0.900, 3.000)
Worst hold slack term: clks.rst net clks.rst
Iter 0: Hold WNS: -1.113 Hold TNS: -12.064 #Viol Endpoints: 77 CPU: 0:00:56.6
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 572 Moves Generated: 5 Moves Failed: 4 Moves Committed: 5
Worst hold slack term: clks.rst net clks.rst
Iter 1: Hold WNS: -1.113 Hold TNS: -1.040 #Viol Endpoints: 11 CPU: 0:01:03
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 341 Moves Generated: 3 Moves Failed: 4 Moves Committed: 3
Worst hold slack term: clks.rst net clks.rst
Iter 2: Hold WNS: -1.113 Hold TNS: -0.259 #Viol Endpoints: 7 CPU: 0:01:03
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 131 Moves Generated: 2 Moves Failed: 10 Moves Committed: 2
Worst hold slack term: clks.rst net clks.rst
Iter 3: Hold WNS: -1.113 Hold TNS: -0.051 #Viol Endpoints: 1 CPU: 0:01:03
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 101 Moves Generated: 1 Moves Failed: 4 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 4: Hold WNS: -1.113 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:01:03
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 7 Moves Generated: 0 Moves Failed: 4 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 5: Hold WNS: -1.113 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:01:03
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.300 
	TNS: -1717.017 
	VP: 2850 
	Worst setup path end point:xgmii_tx.TXD[9] 
--------------------------------------------------- 
Worst hold slack term: clks.rst net clks.rst
Iter 0: Hold WNS: -1.113 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:01:04
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 7 Moves Generated: 1 Moves Failed: 3 Moves Committed: 1
Worst hold slack term: clks.rst net clks.rst
Iter 1: Hold WNS: -1.113 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:01:14
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 7 Moves Generated: 0 Moves Failed: 4 Moves Committed: 0
Worst hold slack term: clks.rst net clks.rst
Iter 2: Hold WNS: -1.113 Hold TNS: 0.000 #Viol Endpoints: 0 CPU: 0:01:23
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.300 
	TNS: -1717.017 
	VP: 2850 
	Worst setup path end point:xgmii_tx.TXD[9] 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.000 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: -1.300 
	TNS: -1717.017 
	VP: 2850 
	Worst setup path end point:xgmii_tx.TXD[9] 
--------------------------------------------------- 
Density after buffering = 0.850 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 12 nets for commit
*info: Added a total of 12 cells to fix/reduce hold violation
*info:
*info:            2 cells of type 'CLKBUF3' used
*info:            1 cell  of type 'CLKBUF2' used
*info:            2 cells of type 'CLKBUF1' used
*info:            2 cells of type 'BUFX4' used
*info:            5 cells of type 'BUFX2' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 4 net(s) have violated hold timing slacks.
*info:      3 net(s): Could not be fixed because they would "degrade setup reg2reg WNS".
*info:      1 net(s): Could not be fixed because "no valid node" were found on net.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:36.8, REAL=0:00:37.0, totSessionCpu=0:28:24, mem=628.6M) ***
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:02.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:01.3   mem=628.6M  mem(used)=0.0M***
Total net length = 2.580e+06 (1.181e+06 1.399e+06) (ext = 3.192e+05)
default core: bins with density >  0.75 = 37.1 % ( 95 / 256 )
**optDesign ... cpu = 0:00:46, real = 0:00:51, mem = 628.6M **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Sun Nov 20 20:28:40 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARID[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLEN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARSIZE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARBURST[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARLOCK[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARCACHE[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin m_r_ach.ARPROT[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39 Repeated 20 times. Will be suppressed.)  NanoRoute cannot route to pin memif_pcfifo0.f0_wdata[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-976) The step 1.200000 for preferred direction tracks is smaller than the pitch 1.600000 for LAYER metal6. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#Loading the last recorded routing design signature
#Created 2434 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 12
#  Total number of placement changes (moved instances are counted twice) = 12
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1170.800 45.700) on metal1 for NET clks.rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (370.800 1065.700) on metal1 for NET tx_core/dma_reg_tx/n1183. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (430.050 1065.700) on metal1 for NET tx_core/dma_reg_tx/n1183. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (648.650 393.650) on metal1 for NET tx_core/tx_crc/crcpkt0/FE_PHN2792_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (901.450 33.650) on metal1 for NET tx_core/tx_crc/crcpkt0/FE_PHN2793_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1567.850 1453.650) on metal1 for NET tx_core/tx_crc/crcpkt1/FE_PHN2788_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A at (1241.450 73.650) on metal1 for NET tx_core/tx_crc/crcpkt2/FE_PHN2794_clks_rst. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Y at (1172.400 45.000) on metal1 for NET tx_core/tx_crc/crcpkt2/FE_PHN2859_clks_rst. The NET is considered partially routed.
#1398 routed nets are extracted.
#    7 (0.02%) extracted nets are partially routed.
#31325 routed nets are imported.
#11 (0.03%) nets are without wires.
#2082 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 34816.
#Number of eco nets is 7
#
#Start data preparation...
#
#Data preparation is done on Sun Nov 20 20:28:42 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Nov 20 20:28:43 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       26892      88.85%
#  Metal 2        V       26892       4.21%
#  Metal 3        H       26892       0.00%
#  Metal 4        V       26892       0.00%
#  Metal 5        H       26892       0.00%
#  Metal 6        V       26892       0.00%
#  ------------------------------------------
#  Total                 161352      15.51%
#
#  763 nets (2.19%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1     34(0.31%)      0(0.00%)      0(0.00%)   (0.31%)
#   Metal 2    230(0.89%)     49(0.19%)     16(0.06%)   (1.14%)
#   Metal 3      9(0.03%)      1(0.00%)      0(0.00%)   (0.04%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    273(0.19%)     50(0.03%)     16(0.01%)   (0.23%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2993314 um.
#Total half perimeter of net bounding box = 2706966 um.
#Total wire length on LAYER metal1 = 53222 um.
#Total wire length on LAYER metal2 = 502777 um.
#Total wire length on LAYER metal3 = 795072 um.
#Total wire length on LAYER metal4 = 809858 um.
#Total wire length on LAYER metal5 = 559138 um.
#Total wire length on LAYER metal6 = 273248 um.
#Total number of vias = 253788
#Up-Via Summary (total 253788):
#           
#-----------------------
#  Metal 1        98226
#  Metal 2        96142
#  Metal 3        40837
#  Metal 4        13884
#  Metal 5         4699
#-----------------------
#                253788 
#
#Max overcon = 3 tracks.
#Total overcon = 0.23%.
#Worst layer Gcell overcon rate = 0.04%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.00 (Mb)
#Total memory = 636.00 (Mb)
#Peak memory = 647.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 2.8% required routing.
#    number of violations = 17
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#    number of violations = 35
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 636.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 17
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 12
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2993314 um.
#Total half perimeter of net bounding box = 2706966 um.
#Total wire length on LAYER metal1 = 53234 um.
#Total wire length on LAYER metal2 = 502741 um.
#Total wire length on LAYER metal3 = 794800 um.
#Total wire length on LAYER metal4 = 809866 um.
#Total wire length on LAYER metal5 = 559422 um.
#Total wire length on LAYER metal6 = 273252 um.
#Total number of vias = 253827
#Up-Via Summary (total 253827):
#           
#-----------------------
#  Metal 1        98228
#  Metal 2        96155
#  Metal 3        40857
#  Metal 4        13888
#  Metal 5         4699
#-----------------------
#                253827 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 636.00 (Mb)
#Peak memory = 647.00 (Mb)
#
#Start Post Routing Optimization.
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 636.00 (Mb)
#Peak memory = 647.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 763
#Total wire length = 2993314 um.
#Total half perimeter of net bounding box = 2706966 um.
#Total wire length on LAYER metal1 = 53234 um.
#Total wire length on LAYER metal2 = 502741 um.
#Total wire length on LAYER metal3 = 794800 um.
#Total wire length on LAYER metal4 = 809866 um.
#Total wire length on LAYER metal5 = 559422 um.
#Total wire length on LAYER metal6 = 273252 um.
#Total number of vias = 253827
#Up-Via Summary (total 253827):
#           
#-----------------------
#  Metal 1        98228
#  Metal 2        96155
#  Metal 3        40857
#  Metal 4        13888
#  Metal 5         4699
#-----------------------
#                253827 
#
#Total number of DRC violations = 12
#Total number of violations on LAYER metal1 = 2
#Total number of violations on LAYER metal2 = 10
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 636.00 (Mb)
#Peak memory = 647.00 (Mb)
#Updating routing design signature
#Created 34 library cell signatures
#Created 34816 NETS and 0 SPECIALNETS signatures
#Created 32232 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 16.00 (Mb)
#Total memory = 644.00 (Mb)
#Peak memory = 647.00 (Mb)
#Number of warnings = 35
#Total number of warnings = 269
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Nov 20 20:28:48 2016
#
**optDesign ... cpu = 0:00:54, real = 0:00:59, mem = 644.3M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'eth_core' of instances=32231 and nets=34816 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design eth_core.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.3
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 1
      Min Width        : 0.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./eth_core_lqdITg_27432.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 644.3M)
Creating parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for storing RC.
Extracted 10.0007% (CPU Time= 0:00:00.5  MEM= 644.3M)
Extracted 20.0006% (CPU Time= 0:00:00.6  MEM= 644.3M)
Extracted 30.0008% (CPU Time= 0:00:01.0  MEM= 644.3M)
Extracted 40.0007% (CPU Time= 0:00:01.2  MEM= 644.3M)
Extracted 50.0009% (CPU Time= 0:00:01.4  MEM= 644.3M)
Extracted 60.0007% (CPU Time= 0:00:01.8  MEM= 644.3M)
Extracted 70.0006% (CPU Time= 0:00:02.0  MEM= 644.3M)
Extracted 80.0008% (CPU Time= 0:00:02.4  MEM= 644.3M)
Extracted 90.0007% (CPU Time= 0:00:02.6  MEM= 644.3M)
Extracted 100% (CPU Time= 0:00:03.1  MEM= 644.3M)
Nr. Extracted Resistors     : 471867
Nr. Extracted Ground Cap.   : 504566
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:05.0  MEM: 644.312M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 644.2M, InitMEM = 644.2M)
Number of Loop : 0
Start delay calculation (mem=644.242M)...
delayCal using detail RC...
Opening parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.2  MEM= 644.2M)
Closing parasitic data file './eth_core_lqdITg_27432.rcdb.d/header.seq'. 32734 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:01.8 real=0:00:01.0 mem=644.242M 0)
*** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 644.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:01, real = 0:01:07, mem = 644.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.300  | -1.012  | -0.342  | -1.300  | -0.978  |   N/A   |
|           TNS (ns):| -1718.4 | -1442.2 | -16.471 |-262.425 | -27.692 |   N/A   |
|    Violating Paths:|  2873   |  2530   |   163   |   290   |   42    |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.113  |  0.000  | -1.113  |  1.882  |  0.650  |   N/A   |
|           TNS (ns):| -3302.3 |  0.000  | -3302.3 |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|  3198   |    0    |  3198   |    0    |    0    |   N/A   |
|          All Paths:|  8828   |  4289   |  7569   |   532   |   343   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.215   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 84.966%
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:04.7, REAL=0:00:08.0, TOTCPU=0:00:59.0, TOTREAL=0:01:04, MEM=644.2M
**optDesign ... cpu = 0:01:06, real = 0:01:15, mem = 644.2M **
*** Finished optDesign ***
<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
*** Memory pool thread-safe mode activated.
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0
'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> read_activity_file -format VCD -vcd_scope {} -start {} -end {} -vcd_block {} ../../../tb/mac_core.vcd
'read_activity_file' finished successfully.
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_powerup_analysis -mode accurate -ultrasim_simulation_mode ms
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//eth_core.rpt


Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 662.4M, InitMEM = 662.4M)
Number of Loop : 0
Start delay calculation (mem=662.371M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=662.371M 0)
*** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 662.4M) ***
Start force assigning power rail voltages for view default_view_setup
Finished assigning power rail voltages

CPE found ground net: gnd
CPE found power net: vdd  voltage: 0V

Warning:
  There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
gnd vdd ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'clk' with frequency 261.097MHz from SDC file.


Parsing VCD file ../../../tb/mac_core.vcd


Starting Reading VCD variables
2016-Nov-20 20:36:48 (2016-Nov-21 04:36:48 GMT)

Finished Reading VCD variables
2016-Nov-20 20:36:49 (2016-Nov-21 04:36:49 GMT)
   
The vcd command required:
   		0.77 user, 0.00 system, and 1.05 real seconds

   Total number of value changes: 0.

   Total simulation time: 5.145e-06s.

   With this vcd command,  0 value changes and 5.14489e-06 second
simulation time were counted for power consumption calculation.

  Filename (activity)          : ../../../tb/mac_core.vcd
  Found in design              : 0/225235
  Coverage for file            : 0/33007 = 0%

  225235 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'read_activity_file -report_missing_nets' is set to false (default).

Propagating signal activity...


Starting Levelizing
2016-Nov-20 20:36:49 (2016-Nov-21 04:36:49 GMT)
2016-Nov-20 20:36:49 (2016-Nov-21 04:36:49 GMT): 5%
2016-Nov-20 20:36:49 (2016-Nov-21 04:36:49 GMT): 10%
2016-Nov-20 20:36:49 (2016-Nov-21 04:36:49 GMT): 15%
2016-Nov-20 20:36:49 (2016-Nov-21 04:36:49 GMT): 20%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 25%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 30%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 35%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 40%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 45%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 50%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 55%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 60%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 65%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 70%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 75%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 80%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 85%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 90%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 95%

Finished Levelizing
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT)

Starting Activity Propagation
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT)
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 5%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 10%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 15%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 20%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 25%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 30%
2016-Nov-20 20:36:50 (2016-Nov-21 04:36:50 GMT): 35%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 40%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 45%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 50%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 55%

Finished Activity Propagation
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT)

Starting Calculating power
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT)

Calculating power dissipation...

 ... Calculating switching power
  instance tx_core/tx_crc/crcpkt2/FE_PHC2859_clks_rst is not connected to
any rail
  instance tx_core/dma_reg_tx/FE_PHC2858_n1183 is not connected to any rail
  instance tx_core/tx_crc/crcpkt0/FE_PHC2857_clks_rst is not connected to
any rail
  instance tx_core/dma_reg_tx/FE_PHC2856_n1183 is not connected to any rail
  instance tx_core/tx_crc/crcpkt1/FE_PHC2855_clks_rst is not connected to
any rail
  only first five unconnected instances are listed...
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 5%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 10%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 15%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 20%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 25%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 30%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 35%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 40%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 45%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 50%
 ... Calculating internal and leakage power
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 55%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 60%
2016-Nov-20 20:36:51 (2016-Nov-21 04:36:51 GMT): 65%
2016-Nov-20 20:36:52 (2016-Nov-21 04:36:52 GMT): 70%
2016-Nov-20 20:36:52 (2016-Nov-21 04:36:52 GMT): 75%
2016-Nov-20 20:36:52 (2016-Nov-21 04:36:52 GMT): 80%
2016-Nov-20 20:36:52 (2016-Nov-21 04:36:52 GMT): 85%
2016-Nov-20 20:36:52 (2016-Nov-21 04:36:52 GMT): 90%
2016-Nov-20 20:36:52 (2016-Nov-21 04:36:52 GMT): 95%

Finished Calculating power
2016-Nov-20 20:36:52 (2016-Nov-21 04:36:52 GMT)
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       452.5      63.86%
Total Switching Power:         256      36.13%
Total Leakage Power:     0.00418    0.00059%
Total Power:       708.5
-----------------------------------------------------------------------------------------
WARNING (POWER-2041): There are instances which are not connected to power or ground nets in this design. They are put into default power/ground rail uti files. The list of instance names can be obtained by using itaputil on the uti files.

report_power consumed time (real time) 00:00:07 : increased peak memory
(712M) by 0
Output file is .//eth_core.rpt.
<CMD> saveDesign eth_core.enc
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSYT-3036):	Design directory eth_core.enc.dat exists, rename it to eth_core.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "eth_core.enc.dat/eth_core.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file 'eth_core.enc.dat/eth_core.ctstch' ...
Saving configuration ...
Saving preference file eth_core.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... 12 Drc markers are saved ...
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=678.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=678.4M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...

*** Memory Usage v0.159.2.9 (Current mem = 678.379M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:30:18, real=4:16:12, mem=678.4M) ---
