# Transformer_on_FPGA
**Vitis High Level Synthesis**
1. Open vitis_hls terminal.
2. Create project by running 'vitis_hls -f script.tcl' command ensuring all files are in the same directory.
3. Open project by running 'vitis_hls -p script.tcl' command.
4. Export IP after synthesis.

**Vivado Design Suite**
1. Open vivado
2. Add IP repository.
3. Recreate the block design with 'source system_design.tcl' command.
4. Synthesize, implement and generate bitstream.

**Vitis**

Used for software.
