Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/" --output-directory="D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem/" --report-file="bsf:D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem.bsf" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem.qsys"
Progress: Loading NiosWithTopLevel/HostSystem.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding memory [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module memory
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding uart [altera_avalon_uart 13.0.1]
Progress: Parameterizing module uart
Progress: Adding countBits_0 [countBits 1.0]
Progress: Parameterizing module countBits_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: HostSystem.cpu: No Debugger.  You will not be able to download or debug programs
Warning: HostSystem.uart: Interrupt sender uart.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/" --output-directory="D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem.sopcinfo" --report-file="html:D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem.html" --report-file="qip:D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/HostSystem.qip" --report-file="cmp:D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem.cmp" --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem.qsys" --language=VHDL
Progress: Loading NiosWithTopLevel/HostSystem.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding memory [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module memory
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding uart [altera_avalon_uart 13.0.1]
Progress: Parameterizing module uart
Progress: Adding countBits_0 [countBits 1.0]
Progress: Parameterizing module countBits_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: HostSystem.cpu: No Debugger.  You will not be able to download or debug programs
Warning: HostSystem.uart: Interrupt sender uart.irq is not connected to an interrupt receiver
Info: HostSystem: Generating HostSystem "HostSystem" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 12 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 27 connections
Info: merlin_domain_transform: After transform: 19 modules, 73 connections
Info: merlin_router_transform: After transform: 24 modules, 88 connections
Info: merlin_burst_transform: After transform: 25 modules, 91 connections
Info: reset_adaptation_transform: After transform: 26 modules, 93 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 111 connections
Info: merlin_width_transform: After transform: 39 modules, 123 connections
Info: merlin_mm_transform: After transform: 39 modules, 123 connections
Info: merlin_interrupt_mapper_transform: After transform: 40 modules, 126 connections
Warning: HostSystem: "No matching role found for uart:s1:dataavailable (dataavailable)"
Warning: HostSystem: "No matching role found for uart:s1:readyfordata (readyfordata)"
Info: memory: Starting RTL generation for module 'HostSystem_memory'
Info: memory:   Generation command is [exec {D:/arquivos de programa (x86)/altera/13.0/quartus/bin/perl/bin/perl.exe} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin/europa} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin/perl_lib} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2} -- {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl} --name=HostSystem_memory --dir=C:/Users/Rafael/AppData/Local/Temp/alt7666_5538456911098446633.dir/0001_memory_gen/ {--quartus_dir=D:/arquivos de programa (x86)/altera/13.0/quartus} --verilog --config=C:/Users/Rafael/AppData/Local/Temp/alt7666_5538456911098446633.dir/0001_memory_gen//HostSystem_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'HostSystem_memory'
Info: memory: "HostSystem" instantiated altera_avalon_onchip_memory2 "memory"
Info: cpu: Starting RTL generation for module 'HostSystem_cpu'
Info: cpu:   Generation command is [exec {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin/europa} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin/perl_lib} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2} -- {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl} --name=HostSystem_cpu --dir=C:/Users/Rafael/AppData/Local/Temp/alt7666_5538456911098446633.dir/0002_cpu_gen/ {--quartus_dir=D:/arquivos de programa (x86)/altera/13.0/quartus} --verilog --config=C:/Users/Rafael/AppData/Local/Temp/alt7666_5538456911098446633.dir/0002_cpu_gen//HostSystem_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2018.05.14 23:13:05 (*) Starting Nios II generation
Info: cpu: # 2018.05.14 23:13:05 (*)   Checking for plaintext license.
Info: cpu: # 2018.05.14 23:13:06 (*)   Couldn't query license setup in Quartus directory D:/arquivos de programa (x86)/altera/13.0/quartus
Info: cpu: # 2018.05.14 23:13:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.05.14 23:13:06 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.05.14 23:13:06 (*)   Plaintext license not found.
Info: cpu: # 2018.05.14 23:13:06 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.05.14 23:13:06 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.05.14 23:13:06 (*)   Creating all objects for CPU
Info: cpu: # 2018.05.14 23:13:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.05.14 23:13:06 (*)   Creating plain-text RTL
Info: cpu: # 2018.05.14 23:13:07 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'HostSystem_cpu'
Info: cpu: "HostSystem" instantiated altera_nios2_qsys "cpu"
Info: uart: Starting RTL generation for module 'HostSystem_uart'
Info: uart:   Generation command is [exec {D:/arquivos de programa (x86)/altera/13.0/quartus/bin/perl/bin/perl.exe} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin/europa} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin/perl_lib} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/sopc_builder/bin} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart} -- {D:/arquivos de programa (x86)/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl} --name=HostSystem_uart --dir=C:/Users/Rafael/AppData/Local/Temp/alt7666_5538456911098446633.dir/0003_uart_gen/ {--quartus_dir=D:/arquivos de programa (x86)/altera/13.0/quartus} --verilog --config=C:/Users/Rafael/AppData/Local/Temp/alt7666_5538456911098446633.dir/0003_uart_gen//HostSystem_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'HostSystem_uart'
Info: uart: "HostSystem" instantiated altera_avalon_uart "uart"
Info: countBits_0: "HostSystem" instantiated countBits "countBits_0"
Info: cpu_data_master_translator: "HostSystem" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: uart_s1_translator: "HostSystem" instantiated altera_merlin_slave_translator "uart_s1_translator"
Info: cpu_data_master_translator_avalon_universal_master_0_agent: "HostSystem" instantiated altera_merlin_master_agent "cpu_data_master_translator_avalon_universal_master_0_agent"
Info: uart_s1_translator_avalon_universal_slave_0_agent: "HostSystem" instantiated altera_merlin_slave_agent "uart_s1_translator_avalon_universal_slave_0_agent"
Info: uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "HostSystem" instantiated altera_avalon_sc_fifo "uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "HostSystem" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "HostSystem" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "HostSystem" instantiated altera_merlin_router "id_router"
Info: id_router_001: "HostSystem" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "HostSystem" instantiated altera_merlin_router "id_router_002"
Info: burst_adapter: "HostSystem" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "HostSystem" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "HostSystem" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "HostSystem" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux_001: "HostSystem" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: rsp_xbar_demux_001: "HostSystem" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "HostSystem" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "HostSystem" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/NiosWithTopLevel/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "HostSystem" instantiated altera_irq_mapper "irq_mapper"
Info: HostSystem: Done HostSystem" with 24 modules, 99 files, 2086081 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
