Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Oct 28 01:48:42 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc
Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


/usr/bin/bash: line 0: igncr: invalid option name


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5

/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,380 out of  27,392   12%
    Number used as Flip Flops:                 3,347
    Number used as Latches:                       33
  Number of 4 input LUTs:           4,219 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,728 out of  13,696   27%
  Number of Slices containing only related logic:   3,728 out of   3,728  100%
  Number of Slices containing unrelated logic:          0 out of   3,728    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,389 out of  27,392   19%
  Number used as logic:             4,219
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                29 out of     136   21%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,089,966
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  261 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   23 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        29 out of 136    21%
   Number of SLICEs                       3728 out of 13696  27%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:999eb7) REAL time: 21 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 21 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 21 secs 

Phase 4.2


......
..

.........
Phase 4.2 (Checksum:991007) REAL time: 27 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 27 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 27 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 27 secs 

Phase 8.8


............................

......................


...........

.............


......

.......

..........................

.......

.......

...

....

.......

.......

.......

.......

...

....

.......

......


......


......


...


Phase 8.8 (Checksum:e677b0) REAL time: 1 mins 42 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 42 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 18 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 18 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 20 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 20 secs 



REAL time consumed by placer: 2 mins 24 secs 
CPU  time consumed by placer: 2 mins 24 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 2 mins 26 secs 
Total CPU time to Placer completion: 2 mins 25 secs 

Starting Router



Phase 1: 31873 unrouted;       REAL time: 2 mins 39 secs 



Phase 2: 28166 unrouted;       REAL time: 2 mins 42 secs 



Phase 3: 6432 unrouted;       REAL time: 2 mins 50 secs 

Phase 4: 6432 unrouted; (509)      REAL time: 2 mins 51 secs 



Phase 5: 6435 unrouted; (703)      REAL time: 2 mins 53 secs 



Phase 6: 6437 unrouted; (0)      REAL time: 2 mins 55 secs 



Phase 7: 0 unrouted; (0)      REAL time: 3 mins 6 secs 



Phase 8: 0 unrouted; (0)      REAL time: 3 mins 13 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:microblaze_0_to_aes_accel_0_FSL_S_Exists may have excessive skew because 
      1 CLK pins and 11 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 3 mins 20 secs 
Total CPU time to Router completion: 3 mins 20 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2498 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.141     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.039     |  1.127      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.264     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.005     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.002     |  1.162      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_to_aes_ |              |      |      |            |             |
|accel_0_FSL_S_Exists |              |      |      |            |             |
|                     |         Local|      |   12 |  0.000     |  0.730      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.048ns|     9.952ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.477ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.570ns|     8.860ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.534ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.618ns|     6.882ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.627ns|     1.373ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.592ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.866ns|     1.134ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.757ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 3 mins 27 secs 
Total CPU time to PAR completion: 3 mins 26 secs 

Peak Memory Usage:  396 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0



Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 450025 paths, 0 nets, and 30371 connections

Design statistics:
   Minimum period:   9.952ns (Maximum frequency: 100.482MHz)


Analysis completed Tue Oct 28 01:53:17 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 16 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 01:53:25 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                             

  :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 01:55:39 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54408	   3392	  32928	  90728	  16268	TestApp_Peripheral/executable.elf







Done!

At Local date and time: Tue Oct 28 01:55:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

make: Nothing to be done for `TestApp_Peripheral_program'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

At Local date and time: Tue Oct 28 01:58:33 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54456	   3456	  32928	  90840	  162d8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 02:00:56 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  54440	   3456	  32928	  90824	  162c8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 02:02:52 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_programclean; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


rm -f TestApp_Peripheral/executable.elf 




Done!

At Local date and time: Tue Oct 28 02:02:56 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54400	   3456	  32924	  90780	  1629c	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 02:04:07 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  54400	   3456	  32924	  90780	  1629c	TestApp_Peripheral/executable.elf





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Oct 28 12:25:03 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


In file included from TestApp_Peripheral/src/TestApp_Peripheral.c:41:
drivers/tlb_bram_v1_00_a/src/mmu.h:64: error: parse error before ',' token


In file included from drivers/tlb_bram_v1_00_a/src/mmu.c:18:
drivers/tlb_bram_v1_00_a/src/mmu.h:64: error: parse error before ',' token
drivers/tlb_bram_v1_00_a/src/mmu.c: In function `tlb_lru_update':
drivers/tlb_bram_v1_00_a/src/mmu.c:43: warning: passing arg 3 of `tlb_bram_read' from incompatible pointer type
drivers/tlb_bram_v1_00_a/src/mmu.c:49: error: incompatible type for argument 3 of `tlb_bram_write'
drivers/tlb_bram_v1_00_a/src/mmu.c:56: error: incompatible type for argument 3 of `tlb_bram_write'
drivers/tlb_bram_v1_00_a/src/mmu.c: At top level:
drivers/tlb_bram_v1_00_a/src/mmu.c:120: error: parse error before ',' token
drivers/tlb_bram_v1_00_a/src/mmu.c: In function `tlb_cache_read':
drivers/tlb_bram_v1_00_a/src/mmu.c:122: error: `va_addr' undeclared (first use in this function)
drivers/tlb_bram_v1_00_a/src/mmu.c:122: error: (Each undeclared identifier is reported only once
drivers/tlb_bram_v1_00_a/src/mmu.c:122: error: for each function it appears in.)
drivers/tlb_bram_v1_00_a/src/mmu.c:132: error: `pa_addr' undeclared (first use in this function)
drivers/tlb_bram_v1_00_a/src/mmu.c: In function `tlb_test':
drivers/tlb_bram_v1_00_a/src/mmu.c:297: error: parse error before '/' token
drivers/tlb_bram_v1_00_a/src/mmu.c:318: error: `pt_base_addr' undeclared (first use in this function)
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 12:26:04 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


drivers/tlb_bram_v1_00_a/src/mmu.c: In function `tlb_lru_update':
drivers/tlb_bram_v1_00_a/src/mmu.c:43: warning: passing arg 3 of `tlb_bram_read' from incompatible pointer type
drivers/tlb_bram_v1_00_a/src/mmu.c:49: error: incompatible type for argument 3 of `tlb_bram_write'
drivers/tlb_bram_v1_00_a/src/mmu.c:56: error: incompatible type for argument 3 of `tlb_bram_write'
drivers/tlb_bram_v1_00_a/src/mmu.c: At top level:
drivers/tlb_bram_v1_00_a/src/mmu.c:120: error: parse error before ',' token
drivers/tlb_bram_v1_00_a/src/mmu.c: In function `tlb_cache_read':
drivers/tlb_bram_v1_00_a/src/mmu.c:120: error: number of arguments doesn't match prototype
drivers/tlb_bram_v1_00_a/src/mmu.h:64: error: prototype declaration
drivers/tlb_bram_v1_00_a/src/mmu.c:122: error: `va_addr' undeclared (first use in this function)
drivers/tlb_bram_v1_00_a/src/mmu.c:122: error: (Each undeclared identifier is reported only once
drivers/tlb_bram_v1_00_a/src/mmu.c:122: error: for each function it appears in.)
drivers/tlb_bram_v1_00_a/src/mmu.c:132: error: `pa_addr' undeclared (first use in this function)
drivers/tlb_bram_v1_00_a/src/mmu.c: In function `tlb_test':
drivers/tlb_bram_v1_00_a/src/mmu.c:297: error: parse error before '/' token
drivers/tlb_bram_v1_00_a/src/mmu.c:318: error: `pt_base_addr' undeclared (first use in this function)
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 12:27:59 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


drivers/tlb_bram_v1_00_a/src/mmu.c: In function `tlb_test':
drivers/tlb_bram_v1_00_a/src/mmu.c:297: error: parse error before '/' token
drivers/tlb_bram_v1_00_a/src/mmu.c:318: error: `pt_base_addr' undeclared (first use in this function)
drivers/tlb_bram_v1_00_a/src/mmu.c:318: error: (Each undeclared identifier is reported only once
drivers/tlb_bram_v1_00_a/src/mmu.c:318: error: for each function it appears in.)
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 12:28:16 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  65520	   4804	  32924	 103248	  19350	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 12:28:24 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

make: Nothing to be done for `TestApp_Peripheral_program'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

At Local date and time: Tue Oct 28 12:30:16 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  65552	   4824	  32924	 103300	  19384	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 12:30:23 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


/usr/bin/bash: line 0: igncr: invalid option name


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....read count != nBytes, rc = C0000011.
read failed C0000011.
'1': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0001
INFO:iMPACT:1588 - '2':The part does not appear to be Xilinx Part.
'2': : Manufacturer's ID =Unknown , Version : 1

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'3': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'4': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1100
INFO:iMPACT:1588 - '6':The part does not appear to be Xilinx Part.
'6': : Manufacturer's ID =Unknown , Version : 12

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'7': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000

000.
'8': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'9': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '10':The part does not appear to be Xilinx Part.
'10': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'11': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'12': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '13':The part does not appear to be Xilinx Part.
'13': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '14':The part does not appear to be Xilinx Part.
'14': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'15': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '16':The part does not appear to be Xilinx Part.
'16': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '17':The part does not appear to be Xilinx Part.
'17': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'18': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '19':The part does not appear to be Xilinx Part.
'19': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '20':The part does not appear to be Xilinx Part.
'20': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------


----------------------------------------------------------------------
read co

unt != nBytes, rc = 00000000.
'21': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '22':The part does not appear to be Xilinx Part.
'22': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '23':The part does not appear to be Xilinx Part.
'23': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'24': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '25':The part does not appear to be Xilinx Part.
'25': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '26':The part does not appear to be Xilinx Part.
'26': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'27': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '28':The part does not appear to be Xilinx Part.
'28': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '29':The part does not appear to be Xilinx Part.
'29': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'30': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '31':The part does not appear to be Xilinx Part.
'31': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '32':The part does not appear to be Xilinx Part.
'32': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'33': : Ma

nufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'34': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '35':The part does not appear to be Xilinx Part.
'35': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'36': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '37':The part does not appear to be Xilinx Part.
'37': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '38':The part does not appear to be Xilinx Part.
'38': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'39': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '40':The part does not appear to be Xilinx Part.
'40': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '41':The part does not appear to be Xilinx Part.
'41': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'42': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '43':The part does not appear to be Xilinx Part.
'43': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '44':The part does not appear to be Xilinx Part.
'44': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'45': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
------------------------------------------------------

----------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '46':The part does not appear to be Xilinx Part.
'46': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '47':The part does not appear to be Xilinx Part.
'47': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'48': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '49':The part does not appear to be Xilinx Part.
'49': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '50':The part does not appear to be Xilinx Part.
'50': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'51': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '52':The part does not appear to be Xilinx Part.
'52': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '53':The part does not appear to be Xilinx Part.
'53': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'54': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '55':The part does not appear to be Xilinx Part.
'55': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '56':The part does not appear to be Xilinx Part.
'56': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'57': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
------------------------

----------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '58':The part does not appear to be Xilinx Part.
'58': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '59':The part does not appear to be Xilinx Part.
'59': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'60': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '61':The part does not appear to be Xilinx Part.
'61': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '62':The part does not appear to be Xilinx Part.
'62': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'63': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '64':The part does not appear to be Xilinx Part.
'64': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '65':The part does not appear to be Xilinx Part.
'65': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'66': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '67':The part does not appear to be Xilinx Part.
'67': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '68':The part does not appear to be Xilinx Part.
'68': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'69': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------

------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '70':The part does not appear to be Xilinx Part.
'70': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '71':The part does not appear to be Xilinx Part.
'71': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'72': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '73':The part does not appear to be Xilinx Part.
'73': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '74':The part does not appear to be Xilinx Part.
'74': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'75': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '76':The part does not appear to be Xilinx Part.
'76': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '77':The part does not appear to be Xilinx Part.
'77': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'78': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'79': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0111
INFO:iMPACT:1588 - '80':The part does not appear to be Xilinx Part.
'80': : Manufacturer's ID =Unknown , Version : 7

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'81': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'82': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.


----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1001
INFO:iMPACT:1588 - '83':The part does not appear to be Xilinx Part.
'83': : Manufacturer's ID =Unknown , Version : 9

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'84': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'85': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1110
INFO:iMPACT:1588 - '86':The part does not appear to be Xilinx Part.
'86': : Manufacturer's ID =Unknown , Version : 14
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'87': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'88': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '89':The part does not appear to be Xilinx Part.
'89': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'90': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'91': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '92':The part does not appear to be Xilinx Part.
'92': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '93':The part does not appear to be Xilinx Part.
'93': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'94': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '95':The part does not appear to be Xilinx Part.
'95': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
-----------------------------------

-----------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '96':The part does not appear to be Xilinx Part.
'96': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'97': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '98':The part does not appear to be Xilinx Part.
'98': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '99':The part does not appear to be Xilinx Part.
'99': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'100': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '101':The part does not appear to be Xilinx Part.
'101': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '102':The part does not appear to be Xilinx Part.
'102': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'103': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '104':The part does not appear to be Xilinx Part.
'104': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '105':The part does not appear to be Xilinx Part.
'105': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'106': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '107':The part does not appear to be Xilinx Part.
'107': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
---------------------------------------------------------

-------------
---------------------------------------------------------------

-------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '108':The part does not appear to be Xilinx Part.
'108': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'109': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '110':The part does not appear to be Xilinx Part.
'110': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '111':The part does not appear to be Xilinx Part.
'111': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'112': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'113': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '114':The part does not appear to be Xilinx Part.
'114': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'115': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '116':The part does not appear to be Xilinx Part.
'116': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '117':The part does not appear to be Xilinx Part.
'117': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'118': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '119':The part does not appear to be Xilinx Part.
'119': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '120':The part does not appear to be X

ilinx Part.
'120': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'121': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '122':The part does not appear to be Xilinx Part.
'122': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '123':The part does not appear to be Xilinx Part.
'123': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'124': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '125':The part does not appear to be Xilinx Part.
'125': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '126':The part does not appear to be Xilinx Part.
'126': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'127': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '128':The part does not appear to be Xilinx Part.
'128': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '129':The part does not appear to be Xilinx Part.
'129': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'130': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '131':The part does not appear to be Xilinx Part.
'131': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000


INFO:iMPACT:1588 - '132':The part does not appear to be Xilinx Part.
'132': : 

Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'133': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '134':The part does not appear to be Xilinx Part.
'134': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '135':The part does not appear to be Xilinx Part.
'135': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'136': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '137':The part does not appear to be Xilinx Part.
'137': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '138':The part does not appear to be Xilinx Part.
'138': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'139': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '140':The part does not appear to be Xilinx Part.
'140': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '141':The part does not appear to be Xilinx Part.
'141': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'142': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '143':The part does not appear to be Xilinx Part.
'143': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '144':The part does not appear to be Xilinx Part.
'144': : Manufacturer's ID =Un

known , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'145': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '146':The part does not appear to be Xilinx Part.
'146': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '147':The part does not appear to be Xilinx Part.
'147': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'148': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '149':The part does not appear to be Xilinx Part.
'149': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '150':The part does not appear to be Xilinx Part.
'150': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'151': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '152':The part does not appear to be Xilinx Part.
'152': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '153':The part does not appear to be Xilinx Part.
'153': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'154': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '155':The part does not appear to be Xilinx Part.
'155': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '156':The part does not appear to be Xilinx Part.
'156': : Manufacturer's ID =Unknown , Version : 0


INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'157': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'158': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0111
INFO:iMPACT:1588 - '159':The part does not appear to be Xilinx Part.
'159': : Manufacturer's ID =Unknown , Version : 7
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'160': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'161': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1001
INFO:iMPACT:1588 - '162':The part does not appear to be Xilinx Part.
'162': : Manufacturer's ID =Unknown , Version : 9
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'163': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'164': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1110
INFO:iMPACT:1588 - '165':The part does not appear to be Xilinx Part.
'165': : Manufacturer's ID =Unknown , Version : 14

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'166': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'167': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '168':The part does not appear to be Xilinx Part.
'168': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'169': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'170': : M

anufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '171':The part does not appear to be Xilinx Part.
'171': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '172':The part does not appear to be Xilinx Part.
'172': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'173': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '174':The part does not appear to be Xilinx Part.
'174': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '175':The part does not appear to be Xilinx Part.
'175': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'176': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '177':The part does not appear to be Xilinx Part.
'177': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '178':The part does not appear to be Xilinx Part.
'178': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'179': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '180':The part does not appear to be Xilinx Part.
'180': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '181':The part does not appear to be Xilinx Part.
'181': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'182': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added D

evice UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '183':The part does not appear to be Xilinx Part.
'183': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '184':The part does not appear to be Xilinx Part.
'184': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'185': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '186':The part does not appear to be Xilinx Part.
'186': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '187':The part does not appear to be Xilinx Part.
'187': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'188': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '189':The part does not appear to be Xilinx Part.
'189': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '190':The part does not appear to be Xilinx Part.
'190': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'191': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'192': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '193':The part does not appear to be Xilinx Part.
'193': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'194': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
--------------------

--------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '195':The part does not appear to be Xilinx Part.
'195': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '196':The part does not appear to be Xilinx Part.
'196': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'197': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '198':The part does not appear to be Xilinx Part.
'198': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '199':The part does not appear to be Xilinx Part.
'199': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'200': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '201':The part does not appear to be Xilinx Part.
'201': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '202':The part does not appear to be Xilinx Part.
'202': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'203': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '204':The part does not appear to be Xilinx Part.
'204': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '205':The part does not appear to be Xilinx Part.
'205': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'206': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------

------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '207':The part does not appear to be Xilinx Part.
'207': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '208':The part does not appear to be Xilinx Part.
'208': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'209': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '210':The part does not appear to be Xilinx Part.
'210': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '211':The part does not appear to be Xilinx Part.
'211': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write count != nBytes(0), rc = 20000015.
write cmd failed 20000015.
'212': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'213': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'214': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'215': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'216': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed C0007000.
'217': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000016.
DeviceDetach: received detach for device handle 0x1a60038
'218': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'219': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'22

0': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'221': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'222': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'223': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'224': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'225': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'226': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'227': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'228': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'229': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'230': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'231': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'232': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'233': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'234': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'235': : Manufacturer's ID =Unknown 
INFO:iM

PACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'236': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'237': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'238': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'239': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'240': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'241': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'242': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'243': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'244': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'245': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'246': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'247': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'248': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'249': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'250': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN succe

ssfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'251': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------

----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'252': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'253': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'254': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'255': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'256': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'257': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'258': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'259': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'260': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'261': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'262': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'263': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'264': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'265': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
---------------------------------

-------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'266': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'267': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'268': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'269': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'270': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'271': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'272': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'273': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'274': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'275': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'276': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'277': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'278': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'279': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'280': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----

------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'281': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'282': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'283': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'284': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'285': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'286': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'287': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'288': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'289': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'290': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'291': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'292': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'293': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'294': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'295': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
---------------------------------------------

-------------------------
write cmdbuffer failed 2000000F.
'296': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'297': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'298': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'299': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'300': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'301': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'302': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'303': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'304': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'305': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'306': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'307': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'308': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'309': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'310': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer 

failed 2000000F.
'311': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'312': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'313': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'314': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'315': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'316': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'317': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'318': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'319': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'320': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'321': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'322': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'323': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'324': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'325': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'326': : Manufacturer's I

D =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'327': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'328': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'329': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'330': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'331': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'332': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'333': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'334': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'335': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'336': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'337': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'338': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'339': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'340': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'341': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added 

Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'342': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'343': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'344': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'345': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'346': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'347': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'348': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'349': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'350': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'351': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'352': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'353': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'354': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'355': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'356': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
-------------

---------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'357': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'358': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'359': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'360': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'361': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'362': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'363': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'364': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'365': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'366': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'367': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'368': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'369': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'370': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'371': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
-------------------------------------------------------

---------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'372': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'373': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'374': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'375': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'376': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'377': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'378': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'379': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'380': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'381': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'382': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'383': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'384': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'385': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'386': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
--------------------------

--------------------------------------------
write cmdbuffer failed 2000000F.
'387': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'388': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'389': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'390': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'391': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'392': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'393': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'394': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'395': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'396': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'397': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'398': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'399': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'400': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'401': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
--------------------------------------------------------------------

--
write cmdbuffer failed 2000000F.
'402': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'403': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'404': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'405': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'406': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'407': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'408': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'409': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'410': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'411': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'412': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'413': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'414': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'415': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'416': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'417'

: : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'418': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'419': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'420': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'421': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'422': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'423': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'424': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'425': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'426': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'427': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'428': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'429': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'430': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'431': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'432': : Manufacturer's ID =Unknown 

INFO:iMPAC

T:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'433': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'434': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'435': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'436': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'437': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'438': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'439': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'440': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'441': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'442': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'443': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'444': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'445': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'446': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'447': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successf

ully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'448': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'449': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'450': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'451': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'452': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'453': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'454': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'455': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'456': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'457': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'458': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'459': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'460': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'461': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'462': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
------------------------------------

----------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'463': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'464': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'465': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'466': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'467': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'468': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'469': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'470': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'471': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'472': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'473': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'474': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'475': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'476': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'477': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.


----------------------------------------------------------------------
-------

---------------------------------------------------------------
write cmdbuffer failed 2000000F.
'478': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'479': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'480': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'481': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'482': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'483': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'484': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'485': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'486': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'487': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'488': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'489': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'490': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'491': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'492': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
-------------------------------------------------

---------------------
write cmdbuffer failed 2000000F.
'493': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'494': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'495': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'496': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'497': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'498': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'499': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'500': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'501': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'502': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'503': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'504': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'505': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'506': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'507': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer fail

ed 2000000F.
'508': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'509': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'510': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'511': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'512': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'513': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'514': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'515': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'516': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'517': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'518': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'519': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'520': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'521': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'522': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'523': : Manufacturer's ID =

Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'524': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'525': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'526': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'527': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'528': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'529': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'530': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'531': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'532': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'533': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'534': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'535': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'536': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'537': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'538': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Devi

ce UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'539': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'540': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'541': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'542': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'543': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'544': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'545': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'546': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'547': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'548': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'549': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'550': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'551': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'552': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'553': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
-----------------

-----------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'554': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'555': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'556': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'557': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'558': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'559': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'560': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'561': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'562': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'563': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'564': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'565': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'566': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'567': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'568': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
-----------------------------------------------------------

-----------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'569': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'570': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'571': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'572': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'573': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'574': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'575': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'576': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'577': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'578': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'579': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'580': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'581': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'582': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'583': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
------------------------------

----------------------------------------
write cmdbuffer failed 2000000F.
'584': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'585': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'586': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'587': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'588': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'589': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'590': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'591': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'592': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'593': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'594': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'595': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'596': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'597': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'598': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------

------
----------------------------------------------------------------------


write cmdbuffer failed 2000000F.
'599': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'600': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'601': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'602': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'603': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'604': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'605': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'606': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'607': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'608': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'609': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'610': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'611': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'612': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'613': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'614': : 

Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'615': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'616': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'617': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'618': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'619': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'620': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'621': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'622': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'623': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'624': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'625': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'626': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'627': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'628': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'629': : Manufacturer's ID =Unknown 
INFO:iMPACT:5

01 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'630': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'631': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'632': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'633': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'634': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'635': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'636': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'637': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'638': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'639': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'640': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'641': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'642': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'643': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'644': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfull

y.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'645': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'646': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'647': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'648': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
write cmdbuffer failed 2000000F.
'649': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
----------------------------------------------------------------------
----------------------------------------------------------------------

write count != nBytes(0), rc = 20000015.
write cmd failed 20000015.
'650': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'651': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'652': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'653': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'654': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'655': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'656': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'657': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

write cmdbuffer failed 20000015.
'658': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
-------------------------------------------

Trying to terminate Process...



Done!

At Local date and time: Tue Oct 28 12:33:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 12:39:15 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  65552	   4824	8388764	8459140	 811384	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 12:42:00 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  65552	   4824	71303324	71373700	4411384	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 12:59:30 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  65664	   5068	71303328	71374060	44114ec	TestApp_Peripheral/executable.elf





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Oct 28 16:06:12 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


In file included from drivers/aes_accel_v1_00_a/src/aes_accel_fsl.h:7,
                 from TestApp_Peripheral/src/TestApp_Peripheral.c:43:
drivers/aes_accel_v1_00_a/src/aes_core.h:44: error: conflicting types for 'u32'
./microblaze_0/include/xbasic_types.h:126: error: previous declaration of 'u32' was here
drivers/aes_accel_v1_00_a/src/aes_core.h:45: error: redefinition of typedef 'u8'
./microblaze_0/include/xbasic_types.h:128: error: previous declaration of 'u8' was here


In file included from drivers/aes_accel_v1_00_a/src/aes_accel_fsl.h:7,
                 from drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:1:
drivers/aes_accel_v1_00_a/src/aes_core.h:44: error: conflicting types for 'u32'
./microblaze_0/include/xbasic_types.h:126: error: previous declaration of 'u32' was here
drivers/aes_accel_v1_00_a/src/aes_core.h:45: error: redefinition of typedef 'u8'
./microblaze_0/include/xbasic_types.h:128: error: previous declaration of 'u8' was here
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c: In function `aes_test':
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:28: warning: initialization makes pointer from integer without a cast
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: `i' undeclared (first use in this function)
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: (Each undeclared identifier is reported only once
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: for each function it appears in.)
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:45: error: `key128' undeclared (first use in this function)


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:47: error: parse error at end of input
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 16:08:45 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c: In function `aes_test':
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:28: warning: initialization makes pointer from integer without a cast
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: `i' undeclared (first use in this function)
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: (Each undeclared identifier is reported only once
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: for each function it appears in.)
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:45: error: `key128' undeclared (first use in this function)


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:47: error: parse error at end of input
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 16:10:24 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c: In function `aes_test':
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:28: warning: initialization makes pointer from integer without a cast
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: `i' undeclared (first use in this function)
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: (Each undeclared identifier is reported only once
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:34: error: for each function it appears in.)
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:45: error: `key128' undeclared (first use in this function)


make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 16:11:53 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c: In function `aes_test':
drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c:28: warning: initialization makes pointer from integer without a cast


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72984	  10340	71303500	71386824	44146c8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 16:12:30 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72984	  10340	71303500	71386824	44146c8	TestApp_Peripheral/executable.elf







Done!

At Local date and time: Tue Oct 28 16:12:57 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72984	  10340	71303500	71386824	44146c8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 16:13:59 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name



*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 16:23:51 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72984	  10340	71303500	71386824	44146c8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 16:30:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72996	  10340	71303504	71386840	44146d8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 17:57:05 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


/usr/bin/bash: line 0: igncr: invalid option name


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 12.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...

Total run time: 93.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================




=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.




=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.


Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.


Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_rd/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_rd/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_rd/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_rd/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_rd/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_rd/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_rd/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_rd/fsm_cs_FFd1_1> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 6191
#      GND                         : 20
#      INV                         : 56
#      LUT1                        : 164
#      LUT2                        : 560
#      LUT2_D                      : 10
#      LUT2_L                      : 52
#      LUT3                        : 1528
#      LUT3_D                      : 69
#      LUT3_L                      : 25
#      LUT4                        : 2092
#      LUT4_D                      : 73
#      LUT4_L                      : 132
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 541
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4179
#      FD                          : 340
#      FDC                         : 70
#      FDCE                        : 167
#      FDDRRSE                     : 88
#      FDE                         : 1388
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 333
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 164
#      FDSE                        : 49
#      LD                          : 1
#      LDE                         : 32
# RAMS                             : 253
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 13
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3770  out of  13696    27%  
 Number of Slice Flip Flops:          3863  out of  27392    14%  
 Number of 4 input LUTs:              5807  out of  27392    21%  
    Number used as logic:             4761
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       29  out of    136    21%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------


-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4188  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
aes_accel_0/aes_accel_0/fifo_rd/fsm_cs_cmp_eq0000(aes_accel_0/aes_accel_0/fifo_rd/fsm_cs_Out01:O)                                    | NONE(*)(aes_accel_0/aes_accel_0/fifo_rd/o_control_wd)                                                                                         | 1     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_27)                                                                                                         | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0/aes_accel_0/fifo_wr/odata_rd_5)                                                                                                                    | 46    |
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |


microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 449108 / 11773
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)


    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 64.83 / 64.92 s | Elapsed : 65.00 / 65.00 s
 
--> 

Total memory usage is 233536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   25 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5

/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   16
Logic Utilization:
  Total Number Slice Registers:     3,508 out of  27,392   12%
    Number used as Flip Flops:                 3,475
    Number used as Latches:                       33
  Number of 4 input LUTs:           4,357 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,801 out of  13,696   27%
  Number of Slices containing only related logic:   3,801 out of   3,801  100%
  Number of Slices containing unrelated logic:          0 out of   3,801    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,527 out of  27,392   20%
  Number used as logic:             4,357
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                29 out of     136   21%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,091,833
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  262 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   25 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        29 out of 136    21%
   Number of SLICEs                       3801 out of 13696  27%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99a422) REAL time: 22 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 22 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 22 secs 

Phase 4.2


......
...........


Phase 4.2 (Checksum:991007) REAL time: 28 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 28 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 28 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 28 secs 

Phase 8.8


...

..

..

.....

...

..

.....

..........

........


.....


..

.....................................

...................................

.......................

.......

.

......

.......

.......

.......

..


.

.......


.

........


.......

..


Phase 8.8 (Checksum:ef72c8) REAL time: 1 mins 53 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 53 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 30 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 31 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 32 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 32 secs 



REAL time consumed by placer: 2 mins 37 secs 
CPU  time consumed by placer: 2 mins 42 secs 


Writing design to file system.ncd


Total REAL time to Placer completion: 2 mins 39 secs 
Total CPU time to Placer completion: 2 mins 43 secs 

Starting Router



Phase 1: 32693 unrouted;       REAL time: 2 mins 52 secs 



Phase 2: 28915 unrouted;       REAL time: 2 mins 55 secs 



Phase 3: 6656 unrouted;       REAL time: 3 mins 3 secs 



Phase 4: 6656 unrouted; (18527)      REAL time: 3 mins 4 secs 



Phase 5: 6638 unrouted; (0)      REAL time: 3 mins 10 secs 

Phase 6: 6649 unrouted; (0)      REAL time: 3 mins 11 secs 



Phase 7: 0 unrouted; (0)      REAL time: 3 mins 24 secs 



Phase 8: 0 unrouted; (0)      REAL time: 3 mins 31 secs 



WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 3 mins 38 secs 
Total CPU time to Router completion: 3 mins 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2567 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.133     |  1.197      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.000     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  2.130      |
+---------------------+--------------+------+------+------------+-------------+
|aes_accel_0/aes_acce |              |      |      |            |             |
|l_0/fifo_rd/fsm_cs_c |              |      |      |            |             |
|           mp_eq0000 |         Local|      |    1 |  0.000     |  0.724      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.115ns|     9.885ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.343ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.109ns|     8.521ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.743ns|     6.333ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.608ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.693ns|     1.307ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.741ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.



Total REAL time to PAR completion: 3 mins 45 secs 
Total CPU time to PAR completion: 3 mins 55 secs 

Peak Memory Usage:  401 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 450893 paths, 0 nets, and 31387 connections

Design statistics:
   Minimum period:   9.885ns (Maximum frequency: 101.163MHz)


Analysis completed Tue Oct 28 18:04:39 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 16 secs 


xflow done!
*********************************************
Running Bitgen..
*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 18:04:47 2008

Running DRC.


WARNING:PhysDesignRules:372 - Gated clock. Clock net
   aes_accel_0/aes_accel_0/fifo_rd/fsm_cs_cmp_eq0000 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 13 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                             

  :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 18:05:43 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72996	  10340	71303504	71386840	44146d8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 18:21:53 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


/usr/bin/bash: line 0: igncr: invalid option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 13.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...



Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...



Total run time: 115.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.
Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.


Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 


INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 6174
#      GND                         : 20
#      INV                         : 54
#      LUT1                        : 164
#      LUT2                        : 553
#      LUT2_D                      : 9
#      LUT2_L                      : 53
#      LUT3                        : 1664
#      LUT3_D                      : 72
#      LUT3_L                      : 25
#      LUT4                        : 1956
#      LUT4_D                      : 64
#      LUT4_L                      : 136
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 535
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4179
#      FD                          : 340
#      FDC                         : 70
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1388
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 334
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 164
#      FDSE                        : 49
#      LDE                         : 33
# RAMS                             : 253
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 13
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3766  out of  13696    27%  
 Number of Slice Flip Flops:          3863  out of  27392    14%  
 Number of 4 input LUTs:              5796  out of  27392    21%  
    Number used as logic:             4750
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       29  out of    136    21%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4188  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
microblaze_0_to_aes_accel_0/FSL_Has_Data                                                                                             | NONE(aes_accel_0/aes_accel_0/fifo_rd/o_control_wd)                                                                                            | 1     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_17)                                                                                                         | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 45    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |


ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 449196 / 11773
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)


    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 65.48 / 65.62 s | Elapsed : 66.00 / 66.00 s
 
--> 

Total memory usage is 233664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   25 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_5

12mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,508 out of  27,392   12%
    Number used as Flip Flops:                 3,475
    Number used as Latches:                       33
  Number of 4 input LUTs:           4,347 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,791 out of  13,696   27%
  Number of Slices containing only related logic:   3,791 out of   3,791  100%
  Number of Slices containing unrelated logic:          0 out of   3,791    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,517 out of  27,392   20%
  Number used as logic:             4,347
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                29 out of     136   21%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,091,755
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  262 MB
Total REAL time to MAP completion:  24 secs 
Total CPU time to MAP completion:   27 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        29 out of 136    21%
   Number of SLICEs                       3791 out of 13696  27%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99a364) REAL time: 22 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 22 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 22 secs 

Phase 4.2


......
...........


Phase 4.2 (Checksum:991007) REAL time: 27 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 27 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 28 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 28 secs 

Phase 8.8


...

..

....

...........

...................................

...............................

................................

...........................


.........


...............

...............................................

.............................................

....

.......

.......

.......

....

...

.......

.....


......


......


.......

..


Phase 8.8 (Checksum:cf16f8) REAL time: 1 mins 52 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 52 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 30 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 30 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 32 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 32 secs 



REAL time consumed by placer: 2 mins 37 secs 
CPU  time consumed by placer: 2 mins 44 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 2 mins 38 secs 
Total CPU time to Placer completion: 2 mins 46 secs 

Starting Router



Phase 1: 32515 unrouted;       REAL time: 2 mins 52 secs 



Phase 2: 28745 unrouted;       REAL time: 2 mins 55 secs 



Phase 3: 6273 unrouted;       REAL time: 3 mins 2 secs 



Phase 4: 6273 unrouted; (2310)      REAL time: 3 mins 4 secs 



Phase 5: 6258 unrouted; (0)      REAL time: 3 mins 6 secs 



Phase 6: 6258 unrouted; (0)      REAL time: 3 mins 7 secs 



Phase 7: 0 unrouted; (0)      REAL time: 3 mins 20 secs 



Phase 8: 0 unrouted; (89)      REAL time: 3 mins 27 secs 



Updating file: system.ncd with current fully routed design.



Phase 9: 0 unrouted; (0)      REAL time: 3 mins 53 secs 



Phase 10: 0 unrouted; (0)      REAL time: 4 mins 



WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:microblaze_0_to_aes_accel_0_FSL_S_Exists may have excessive skew because 
      1 CLK pins and 11 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 4 mins 6 secs 
Total CPU time to Router completion: 4 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2562 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.230     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.150     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.052     |  1.217      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_to_aes_ |              |      |      |            |             |
|accel_0_FSL_S_Exists |              |      |      |            |             |
|                     |         Local|      |   12 |  0.000     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.000     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.019ns|     9.981ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.453ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.321ns|     9.572ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.619ns|     6.511ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.509ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.693ns|     1.307ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.741ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 4 mins 13 secs 
Total CPU time to PAR completion: 4 mins 25 secs 

Peak Memory Usage:  434 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0



Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 450933 paths, 0 nets, and 31208 connections

Design statistics:
   Minimum period:   9.981ns (Maximum frequency: 100.190MHz)


Analysis completed Tue Oct 28 18:30:18 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 17 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 18:30:26 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 18:46:57 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



/usr/bin/bash: line 0: igncr: invalid option name



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...


IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 15.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...



Total run time: 95.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.




=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.
Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.


Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.


Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.
Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 


INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 5205
#      GND                         : 20
#      INV                         : 53
#      LUT1                        : 164
#      LUT2                        : 402
#      LUT2_D                      : 9
#      LUT2_L                      : 9
#      LUT3                        : 1449
#      LUT3_D                      : 48
#      LUT3_L                      : 13
#      LUT4                        : 1555
#      LUT4_D                      : 55
#      LUT4_L                      : 81
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 479
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 16
#      XORCY                       : 256
# FlipFlops/Latches                : 3908
#      FD                          : 210
#      FDC                         : 70
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1260
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 325
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 160
#      FDSE                        : 49
#      LDE                         : 33
# RAMS                             : 244
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 4
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3348  out of  13696    24%  
 Number of Slice Flip Flops:          3592  out of  27392    13%  
 Number of 4 input LUTs:              4884  out of  27392    17%  
    Number used as logic:             3838
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       20  out of    136    14%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 3908  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
microblaze_0_to_aes_accel_0/FSL_Has_Data                                                                                             | NONE(aes_accel_0/aes_accel_0/fifo_rd/o_control_wd)                                                                                            | 1     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_10)                                                                                                         | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 45    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |


rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)


  Total number of paths / destination ports: 445823 / 11217
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)


     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1
    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)


     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110


-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)
     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)


    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 72.25 / 72.34 s | Elapsed : 73.00 / 73.00 s
 
--> 

Total memory usage is 230464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   23 (   0 filtered)



*********************************************


Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...



Applying constraints in "system.ucf" to the design...

Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
 

  output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5

/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,237 out of  27,392   11%
    Number used as Flip Flops:                 3,204
    Number used as Latches:                       33
  Number of 4 input LUTs:           3,436 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,367 out of  13,696   24%
  Number of Slices containing only related logic:   3,367 out of   3,367  100%
  Number of Slices containing unrelated logic:          0 out of   3,367    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,606 out of  27,392   16%
  Number used as logic:             3,436
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                20 out of     136   14%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  1,494,129
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  254 MB
Total REAL time to MAP completion:  28 secs 
Total CPU time to MAP completion:   24 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        20 out of 136    14%
   Number of SLICEs                       3367 out of 13696  24%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:998341) REAL time: 25 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 25 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 25 secs 

Phase 4.2


......
...........


Phase 4.2 (Checksum:991007) REAL time: 32 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 32 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 32 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 33 secs 

Phase 8.8


..

.......................................

.................................

..............................

.........................

...........................

...


..

..............


...............

............................

.......


..

.......

.......

...


...

.......

.......

....


.......

.......

......


Phase 8.8 (Checksum:c86858) REAL time: 1 mins 55 secs 

Phase 9.5


Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 55 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 37 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 38 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 40 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 40 secs 



REAL time consumed by placer: 2 mins 45 secs 
CPU  time consumed by placer: 2 mins 22 secs 


Writing design to file system.ncd


Total REAL time to Placer completion: 2 mins 47 secs 
Total CPU time to Placer completion: 2 mins 24 secs 

Starting Router



Phase 1: 29051 unrouted;       REAL time: 3 mins 4 secs 



Phase 2: 25543 unrouted;       REAL time: 3 mins 8 secs 



Phase 3: 5398 unrouted;       REAL time: 3 mins 17 secs 



Phase 4: 5398 unrouted; (3545)      REAL time: 3 mins 19 secs 



Phase 5: 5411 unrouted; (0)      REAL time: 3 mins 22 secs 



Phase 6: 5411 unrouted; (0)      REAL time: 3 mins 24 secs 



Phase 7: 0 unrouted; (0)      REAL time: 3 mins 39 secs 



Phase 8: 0 unrouted; (0)      REAL time: 3 mins 47 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:microblaze_0_to_aes_accel_0_FSL_S_Exists may have excessive skew because 
      1 CLK pins and 11 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 3 mins 56 secs 
Total CPU time to Router completion: 3 mins 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2367 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.275     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.142     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.053     |  1.127      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_to_aes_ |              |      |      |            |             |
|accel_0_FSL_S_Exists |              |      |      |            |             |
|                     |         Local|      |   12 |  0.000     |  1.091      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.085     |  1.544      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.247ns|     9.753ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.457ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.846ns|     8.308ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.612ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.017ns|     8.644ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.511ns|     1.489ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.791ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 4 mins 4 secs 
Total CPU time to PAR completion: 3 mins 30 secs 

Peak Memory Usage:  388 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 447560 paths, 0 nets, and 27465 connections

Design statistics:
   Minimum period:   9.753ns (Maximum frequency: 102.533MHz)


Analysis completed Tue Oct 28 18:55:09 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 19 secs 


xflow done!


*********************************************
Running Bitgen..
*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 18:55:18 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.






*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                               

:         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1

DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 19:20:26 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************


/usr/bin/bash: line 0: igncr: invalid option name


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!



Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...


IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 14.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...



Total run time: 94.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.
Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.


Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.


Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 


INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 


INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 5205
#      GND                         : 20
#      INV                         : 53
#      LUT1                        : 164
#      LUT2                        : 402
#      LUT2_D                      : 9
#      LUT2_L                      : 9
#      LUT3                        : 1449
#      LUT3_D                      : 48
#      LUT3_L                      : 13
#      LUT4                        : 1555
#      LUT4_D                      : 55
#      LUT4_L                      : 81
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 479
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 16
#      XORCY                       : 256
# FlipFlops/Latches                : 3780
#      FD                          : 82
#      FDC                         : 70
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1260
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 325
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 160
#      FDSE                        : 49
#      LDE                         : 33
# RAMS                             : 244
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 4
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3290  out of  13696    24%  
 Number of Slice Flip Flops:          3464  out of  27392    12%  
 Number of 4 input LUTs:              4884  out of  27392    17%  
    Number used as logic:             3838
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       20  out of    136    14%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 3780  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
microblaze_0_to_aes_accel_0/FSL_Has_Data                                                                                             | NONE(aes_accel_0/aes_accel_0/fifo_rd/o_control_wd)                                                                                            | 1     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_0)                                                                                                          | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 45    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |


ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 445695 / 11089
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)


    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 74.63 / 74.73 s | Elapsed : 75.00 / 75.00 s
 
--> 

Total memory usage is 229888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   23 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...



Applying constraints in "system.ucf" to the design...

Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
 

  output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5

/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...
Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,109 out of  27,392   11%
    Number used as Flip Flops:                 3,076
    Number used as Latches:                       33
  Number of 4 input LUTs:           3,436 out of  27,392   12%
Logic Distribution:
  Number of occupied Slices:        3,301 out of  13,696   24%
  Number of Slices containing only related logic:   3,301 out of   3,301  100%
  Number of Slices containing unrelated logic:          0 out of   3,301    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          4,606 out of  27,392   16%
  Number used as logic:             3,436
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                20 out of     136   14%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  1,493,105
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  253 MB
Total REAL time to MAP completion:  27 secs 
Total CPU time to MAP completion:   23 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        20 out of 136    14%
   Number of SLICEs                       3301 out of 13696  24%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 14 secs 
Finished initial Timing Analysis.  REAL time: 15 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:997e5b) REAL time: 25 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 25 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 25 secs 

Phase 4.2


......
...........


Phase 4.2 (Checksum:991007) REAL time: 32 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 32 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 32 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 32 secs 

Phase 8.8


.....

........................................

.....


........

.........


......................

.......................................

...........................

.......

.......

....

...

.......

.......

.......

.....

..

.......

...

....

.......

.

.....


..

.

......

........


..

.......

.......

...


....


Phase 8.8 (Checksum:bddfd0) REAL time: 2 mins 7 secs 

Phase 9.5


Phase 9.5 (Checksum:55d4a77) REAL time: 2 mins 7 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 49 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 50 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 52 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 52 secs 



REAL time consumed by placer: 2 mins 57 secs 
CPU  time consumed by placer: 2 mins 31 secs 


Writing design to file system.ncd


Total REAL time to Placer completion: 2 mins 59 secs 
Total CPU time to Placer completion: 2 mins 32 secs 

Starting Router



Phase 1: 28854 unrouted;       REAL time: 3 mins 15 secs 



Phase 2: 25412 unrouted;       REAL time: 3 mins 19 secs 



Phase 3: 5507 unrouted;       REAL time: 3 mins 28 secs 



Phase 4: 5507 unrouted; (17743)      REAL time: 3 mins 30 secs 



Phase 5: 5554 unrouted; (3794)      REAL time: 3 mins 39 secs 



Phase 6: 5575 unrouted; (0)      REAL time: 3 mins 42 secs 



Phase 7: 0 unrouted; (0)      REAL time: 3 mins 56 secs 



Phase 8: 0 unrouted; (0)      REAL time: 4 mins 5 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:microblaze_0_to_aes_accel_0_FSL_S_Exists may have excessive skew because 
      1 CLK pins and 11 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 4 mins 13 secs 
Total CPU time to Router completion: 3 mins 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2301 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.275     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.021     |  1.114      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_to_aes_ |              |      |      |            |             |
|accel_0_FSL_S_Exists |              |      |      |            |             |
|                     |         Local|      |   12 |  0.000     |  0.866      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.224     |  1.742      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.207ns|     9.793ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.460ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.691ns|     9.078ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.452ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.029ns|     6.537ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.701ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.665ns|     1.335ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.791ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 4 mins 22 secs 
Total CPU time to PAR completion: 3 mins 43 secs 

Peak Memory Usage:  386 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 447432 paths, 0 nets, and 27268 connections

Design statistics:
   Minimum period:   9.793ns (Maximum frequency: 102.114MHz)


Analysis completed Tue Oct 28 19:28:56 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 19 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 19:29:05 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream


*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 20:02:43 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



/usr/bin/bash: line 0: igncr: invalid option name



Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 14.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...

Total run time: 117.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.




=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.


Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 


INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 6174
#      GND                         : 20
#      INV                         : 54
#      LUT1                        : 164
#      LUT2                        : 553
#      LUT2_D                      : 9
#      LUT2_L                      : 53
#      LUT3                        : 1664
#      LUT3_D                      : 72
#      LUT3_L                      : 25
#      LUT4                        : 1956
#      LUT4_D                      : 64
#      LUT4_L                      : 136
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 535
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4179
#      FD                          : 340
#      FDC                         : 70
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1388
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 334
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 164
#      FDSE                        : 49
#      LDE                         : 33
# RAMS                             : 253
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 13
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3766  out of  13696    27%  
 Number of Slice Flip Flops:          3863  out of  27392    14%  
 Number of 4 input LUTs:              5796  out of  27392    21%  
    Number used as logic:             4750
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       29  out of    136    21%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4188  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
microblaze_0_to_aes_accel_0/FSL_Has_Data                                                                                             | NONE(aes_accel_0/aes_accel_0/fifo_rd/o_control_wd)                                                                                            | 1     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_17)                                                                                                         | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.


INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 45    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |


ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 449196 / 11773
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)


    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 80.94 / 81.05 s | Elapsed : 81.00 / 81.00 s
 
--> 

Total memory usage is 233664 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   25 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...


INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
 

  output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5

/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,508 out of  27,392   12%
    Number used as Flip Flops:                 3,475
    Number used as Latches:                       33
  Number of 4 input LUTs:           4,347 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,791 out of  13,696   27%
  Number of Slices containing only related logic:   3,791 out of   3,791  100%
  Number of Slices containing unrelated logic:          0 out of   3,791    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,517 out of  27,392   20%
  Number used as logic:             4,347
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                29 out of     136   21%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,091,755
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  261 MB
Total REAL time to MAP completion:  31 secs 
Total CPU time to MAP completion:   26 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        29 out of 136    21%
   Number of SLICEs                       3791 out of 13696  27%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 16 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99a364) REAL time: 28 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 28 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 28 secs 

Phase 4.2


......
....

.......
Phase 4.2 (Checksum:991007) REAL time: 35 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 35 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 35 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 36 secs 

Phase 8.8


...

..

..

..

...

...........................

..........................

.........................

..........................

..........................

...


..

.......


.

..............................

.......................................

................................

.........

.......

..

.....

.......

....

...

.......

.....


......


......


.......

..


Phase 8.8 (Checksum:cf16f8) REAL time: 2 mins 20 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 2 mins 21 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 3 mins 9 secs 

Phase 11.5


Phase 11.5 (Checksum:68e7775) REAL time: 3 mins 10 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 3 mins 12 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 3 mins 12 secs 



REAL time consumed by placer: 3 mins 18 secs 
CPU  time consumed by placer: 2 mins 46 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 3 mins 20 secs 
Total CPU time to Placer completion: 2 mins 48 secs 

Starting Router



Phase 1: 32515 unrouted;       REAL time: 3 mins 36 secs 



Phase 2: 28745 unrouted;       REAL time: 3 mins 40 secs 



Phase 3: 6273 unrouted;       REAL time: 3 mins 50 secs 



Phase 4: 6273 unrouted; (2310)      REAL time: 3 mins 52 secs 



Phase 5: 6258 unrouted; (0)      REAL time: 3 mins 54 secs 



Phase 6: 6258 unrouted; (0)      REAL time: 3 mins 56 secs 



Phase 7: 0 unrouted; (0)      REAL time: 4 mins 12 secs 



Phase 8: 0 unrouted; (89)      REAL time: 4 mins 22 secs 



Updating file: system.ncd with current fully routed design.



Phase 9: 0 unrouted; (0)      REAL time: 4 mins 55 secs 



Phase 10: 0 unrouted; (0)      REAL time: 5 mins 4 secs 



WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:microblaze_0_to_aes_accel_0_FSL_S_Exists may have excessive skew because 
      1 CLK pins and 11 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 5 mins 12 secs 
Total CPU time to Router completion: 4 mins 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2562 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.230     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.150     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.052     |  1.217      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_to_aes_ |              |      |      |            |             |
|accel_0_FSL_S_Exists |              |      |      |            |             |
|                     |         Local|      |   12 |  0.000     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.000     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.019ns|     9.981ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.453ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.321ns|     9.572ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.619ns|     6.511ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.509ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.693ns|     1.307ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.741ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 5 mins 20 secs 
Total CPU time to PAR completion: 4 mins 30 secs 

Peak Memory Usage:  434 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 3
Number of info messages: 0

Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 450933 paths, 0 nets, and 31208 connections

Design statistics:
   Minimum period:   9.981ns (Maximum frequency: 100.190MHz)


Analysis completed Tue Oct 28 20:12:47 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 21 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 20:12:56 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.




*********************************************
Initializing BRAM contents of the bitstream
*********************************************


bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 20:50:47 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

make: Nothing to be done for `TestApp_Peripheral_program'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

At Local date and time: Tue Oct 28 20:56:36 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72996	  10340	71303504	71386840	44146d8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 20:59:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73008	  10340	71303500	71386848	44146e0	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 21:03:47 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72996	  10340	71303504	71386840	44146d8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 21:03:55 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....read count != nBytes, rc = C0000011.
read failed C0000011.
'1': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'3': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1100
INFO:iMPACT:1588 - '5':The part does not appear to be Xilinx Part.
'5': : Manufacturer's ID =Unknown , Version : 12
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'6': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'7': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'8': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
-----------------------------------

-----------------------------------
----------------------------------------------------------------------
Version is 1001
INFO:iMPACT:1588 - '9':The part does not appear to be Xilinx Part.
'9': : Manufacturer's ID =Unknown , Version : 9

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'10': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'11': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'12': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'13': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'14': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '15':The part does not appear to be Xilinx Part.
'15': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '16':The part does not appear to be Xilinx Part.
'16': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'17': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '18':The part does not appear to be Xilinx Part.
'18': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '19':The part does not appear to be Xilinx Part.
'19': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'20': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '21':The part does not appear to be Xilinx Part.
'21': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Ver

sion is 0000
INFO:iMPACT:1588 - '22':The part does not appear to be Xilinx Part.
'22': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'23': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '24':The part does not appear to be Xilinx Part.
'24': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '25':The part does not appear to be Xilinx Part.
'25': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'26': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'27': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '28':The part does not appear to be Xilinx Part.
'28': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'29': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '30':The part does not appear to be Xilinx Part.
'30': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '31':The part does not appear to be Xilinx Part.
'31': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'32': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '33':The part does not appear to be Xilinx Part.
'33': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '34':The part does not appear to be Xilinx Part.
'34': : Manufacturer's ID =Unknown , Version : 0
INFO:iM

PACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'35': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '36':The part does not appear to be Xilinx Part.
'36': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '37':The part does not appear to be Xilinx Part.
'37': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'38': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '39':The part does not appear to be Xilinx Part.
'39': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '40':The part does not appear to be Xilinx Part.
'40': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'41': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '42':The part does not appear to be Xilinx Part.
'42': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '43':The part does not appear to be Xilinx Part.
'43': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'44': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '45':The part does not appear to be Xilinx Part.
'45': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '46':The part does not appear to be Xilinx Part.
'46': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN suc

cessfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'47': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '48':The part does not appear to be Xilinx Part.
'48': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '49':The part does not appear to be Xilinx Part.
'49': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'50': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '51':The part does not appear to be Xilinx Part.
'51': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '52':The part does not appear to be Xilinx Part.
'52': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'53': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '54':The part does not appear to be Xilinx Part.
'54': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '55':The part does not appear to be Xilinx Part.
'55': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'56': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '57':The part does not appear to be Xilinx Part.
'57': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '58':The part does not appear to be Xilinx Part.
'58': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
------------------------------

----------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'59': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '60':The part does not appear to be Xilinx Part.
'60': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '61':The part does not appear to be Xilinx Part.
'61': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'62': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '63':The part does not appear to be Xilinx Part.
'63': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '64':The part does not appear to be Xilinx Part.
'64': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

read count != nBytes, rc = 00000000.
'65': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '66':The part does not appear to be Xilinx Part.
'66': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '67':The part does not appear to be Xilinx Part.
'67': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'68': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '69':The part does not appear to be Xilinx Part.
'69': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '70':The part does not appear to be Xilinx Part.
'70': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------


----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'71': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'72': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0111
INFO:iMPACT:1588 - '73':The part does not appear to be Xilinx Part.
'73': : Manufacturer's ID =Unknown , Version : 7
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'74': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'75': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

Version is 1001
INFO:iMPACT:1588 - '76':The part does not appear to be Xilinx Part.
'76': : Manufacturer's ID =Unknown , Version : 9
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'77': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'78': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1110
INFO:iMPACT:1588 - '79':The part does not appear to be Xilinx Part.
'79': : Manufacturer's ID =Unknown , Version : 14

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'80': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'81': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '82':The part does not appear to be Xilinx Part.
'82': : Manufacturer's ID =Unknown , Version : 15

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'83': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'84': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
--------------------------------------------------------------

--------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '85':The part does not appear to be Xilinx Part.
'85': : Manufacturer's ID =Unknown , Version : 15

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '86':The part does not appear to be Xilinx Part.
'86': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'87': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '88':The part does not appear to be Xilinx Part.
'88': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '89':The part does not appear to be Xilinx Part.
'89': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'90': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '91':The part does not appear to be Xilinx Part.
'91': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '92':The part does not appear to be Xilinx Part.
'92': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'93': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '94':The part does not appear to be Xilinx Part.
'94': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '95':The part does not appear to be Xilinx Part.
'95': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'96': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
-------------------------------------------------------------------

---
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '97':The part does not appear to be Xilinx Part.
'97': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '98':The part does not appear to be Xilinx Part.
'98': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'99': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '100':The part does not appear to be Xilinx Part.
'100': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '101':The part does not appear to be Xilinx Part.
'101': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'102': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '103':The part does not appear to be Xilinx Part.
'103': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '104':The part does not appear to be Xilinx Part.
'104': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'105': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'106': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '107':The part does not appear to be Xilinx Part.
'107': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'108': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '109':The part does not appear to be Xilinx Part

.
'109': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '110':The part does not appear to be Xilinx Part.
'110': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'111': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '112':The part does not appear to be Xilinx Part.
'112': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '113':The part does not appear to be Xilinx Part.
'113': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'114': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '115':The part does not appear to be Xilinx Part.
'115': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '116':The part does not appear to be Xilinx Part.
'116': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'117': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '118':The part does not appear to be Xilinx Part.
'118': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '119':The part does not appear to be Xilinx Part.
'119': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'120': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '121':The part does not appear to be Xilinx Part.
'121': : Manufactu

rer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '122':The part does not appear to be Xilinx Part.
'122': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'123': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '124':The part does not appear to be Xilinx Part.
'124': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '125':The part does not appear to be Xilinx Part.
'125': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'126': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '127':The part does not appear to be Xilinx Part.
'127': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '128':The part does not appear to be Xilinx Part.
'128': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'129': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '130':The part does not appear to be Xilinx Part.
'130': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '131':The part does not appear to be Xilinx Part.
'131': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'132': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '133':The part does not appear to be Xilinx Part.
'133': : Manufacturer's ID =Unknown , V

ersion : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '134':The part does not appear to be Xilinx Part.
'134': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'135': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '136':The part does not appear to be Xilinx Part.
'136': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '137':The part does not appear to be Xilinx Part.
'137': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'138': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '139':The part does not appear to be Xilinx Part.
'139': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '140':The part does not appear to be Xilinx Part.
'140': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'141': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '142':The part does not appear to be Xilinx Part.
'142': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '143':The part does not appear to be Xilinx Part.
'143': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'144': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '145':The part does not appear to be Xilinx Part.
'145': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPA

CT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '146':The part does not appear to be Xilinx Part.
'146': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'147': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '148':The part does not appear to be Xilinx Part.
'148': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '149':The part does not appear to be Xilinx Part.
'149': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'150': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'151': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0111
INFO:iMPACT:1588 - '152':The part does not appear to be Xilinx Part.
'152': : Manufacturer's ID =Unknown , Version : 7

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'153': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'154': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1001
INFO:iMPACT:1588 - '155':The part does not appear to be Xilinx Part.
'155': : Manufacturer's ID =Unknown , Version : 9
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'156': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'157': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1110
INFO:iMPACT:1588 - '158':The part does not appear to be Xilinx Part.


'158': : Manufacturer's ID =Unknown , Version : 14
INFO:iMPACT:501 - '1': Ad

ded Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'159': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'160': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '161':The part does not appear to be Xilinx Part.
'161': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'162': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'163': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
INFO:iMPACT:1588 - '164':The part does not appear to be Xilinx Part.
'164': : Manufacturer's ID =Unknown , Version : 15
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '165':The part does not appear to be Xilinx Part.
'165': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'166': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '167':The part does not appear to be Xilinx Part.
'167': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '168':The part does not appear to be Xilinx Part.
'168': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'169': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '170':The part does not appear to be Xilinx Part.
'170': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '171':The part does not appear to be Xili

nx Part.
'171': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'172': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '173':The part does not appear to be Xilinx Part.
'173': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '174':The part does not appear to be Xilinx Part.
'174': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'175': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '176':The part does not appear to be Xilinx Part.
'176': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '177':The part does not appear to be Xilinx Part.
'177': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'178': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '179':The part does not appear to be Xilinx Part.
'179': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '180':The part does not appear to be Xilinx Part.
'180': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'181': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '182':The part does not appear to be Xilinx Part.
'182': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '183':The part does not appear to be Xilinx Part.
'183': : Man

ufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'184': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'185': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '186':The part does not appear to be Xilinx Part.
'186': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'187': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '188':The part does not appear to be Xilinx Part.
'188': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '189':The part does not appear to be Xilinx Part.
'189': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'190': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '191':The part does not appear to be Xilinx Part.
'191': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '192':The part does not appear to be Xilinx Part.
'192': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'193': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '194':The part does not appear to be Xilinx Part.
'194': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '195':The part does not appear to be Xilinx Part.
'195': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------

------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'196': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '197':The part does not appear to be Xilinx Part.
'197': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '198':The part does not appear to be Xilinx Part.
'198': : Manufacturer's ID =Unknown , Version : 0

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'199': : Manufacturer's ID =Unknown 
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '200':The part does not appear to be Xilinx Part.
'200': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '201':The part does not appear to be Xilinx Part.
'201': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'202': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '203':The part does not appear to be Xilinx Part.
'203': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '204':The part does not appear to be Xilinx Part.
'204': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
'205': : Manufacturer's ID =Unknown 

INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '206':The part does not appear to be Xilinx Part.
'206': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
read count != nBytes, rc = 00000000.
Version is 0000
INFO:iMPACT:1588 - '207':The part does not appear to be Xilinx Part.
'207': : Manufacturer's ID =Unknown , Version : 0
INFO:iMPACT:501 - '1': Added Device UNKNOWN successfully.
-------------------------------------------

