#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar  7 11:36:01 2023
# Process ID: 14380
# Current directory: D:/Escritorio/deco/deco
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17136 D:\Escritorio\deco\deco\deco.xpr
# Log file: D:/Escritorio/deco/deco/vivado.log
# Journal file: D:/Escritorio/deco/deco\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Escritorio/deco/deco/deco.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/../../../../../AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Documentos/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1214.180 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Escritorio/deco/deco/deco.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decode' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Escritorio/deco/deco/deco.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decode_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Escritorio/deco/deco/deco.sim/sim_1/behav/xsim'
"xelab -wto af1c8c8a082244e9a1e1e20c6dabce5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decode_behav xil_defaultlib.decode -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Documentos/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af1c8c8a082244e9a1e1e20c6dabce5b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decode_behav xil_defaultlib.decode -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Escritorio/deco/deco/deco.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decode_behav -key {Behavioral:sim_1:Functional:decode} -tclbatch {decode.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source decode.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decode_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1214.180 ; gain = 0.000
add_force {/decode/selector} -radix hex {0 0ns}
add_force {/decode/cin} -radix hex {0 0ns}
run 10 us
add_force {/decode/cin} -radix hex {1 0ns}
run 10 us
add_force {/decode/selector} -radix hex {3 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  7 11:39:31 2023...
