<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jul 15 17:41:38 2020" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="ps_Wrap" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="Clk"/>
        <CONNECTION INSTANCE="dataSplit_0" PORT="Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dataIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="dataIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="bufferSelect" SIGIS="undef" SIGNAME="External_Ports_bufferSelect">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="bufferSelect"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="bufferEN" SIGIS="undef" SIGNAME="External_Ports_bufferEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="EN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="bufferRD" SIGIS="undef" SIGNAME="External_Ports_bufferRD">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="RD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Rst" SIGIS="rst" SIGNAME="External_Ports_Rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="Rst"/>
        <CONNECTION INSTANCE="dataSplit_0" PORT="Rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="Clr" SIGIS="undef" SIGNAME="External_Ports_Clr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="CLR"/>
        <CONNECTION INSTANCE="dataSplit_0" PORT="RD"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="product_LONG" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_product_LONG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dataSplit_0" PORT="dataIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="chunkCount" SIGIS="undef" SIGNAME="External_Ports_chunkCount">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dataSplit_0" PORT="chunkCount"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="product_SHORT" RIGHT="0" SIGIS="undef" SIGNAME="dataSplit_0_dataOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dataSplit_0" PORT="dataOut"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="bufferOutput0" RIGHT="0" SIGIS="undef" SIGNAME="ParallelBuffer_0_dataOut0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="dataOut0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="bufferOutput1" RIGHT="0" SIGIS="undef" SIGNAME="ParallelBuffer_0_dataOut1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="dataOut1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FULL0" SIGIS="undef" SIGNAME="ParallelBuffer_0_FULL0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="FULL0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="FULL1" SIGIS="undef" SIGNAME="ParallelBuffer_0_FULL1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ParallelBuffer_0" PORT="FULL1"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ParallelBuffer_0" HWVERSION="1.0" INSTANCE="ParallelBuffer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ParallelBuffer" VLNV="xilinx.com:module_ref:ParallelBuffer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ps_Wrap_ParallelBuffer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_dataIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dataIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bufferSelect" SIGIS="undef" SIGNAME="External_Ports_bufferSelect">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bufferSelect"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_bufferEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bufferEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RD" SIGIS="undef" SIGNAME="External_Ports_bufferRD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bufferRD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dataOut0" RIGHT="0" SIGIS="undef" SIGNAME="ParallelBuffer_0_dataOut0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bufferOutput0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dataOut1" RIGHT="0" SIGIS="undef" SIGNAME="ParallelBuffer_0_dataOut1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bufferOutput1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rst" SIGIS="rst" SIGNAME="External_Ports_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLR" SIGIS="undef" SIGNAME="External_Ports_Clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FULL0" SIGIS="undef" SIGNAME="ParallelBuffer_0_FULL0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FULL0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FULL1" SIGIS="undef" SIGNAME="ParallelBuffer_0_FULL1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="FULL1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/dataSplit_0" HWVERSION="1.0" INSTANCE="dataSplit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dataSplit" VLNV="xilinx.com:module_ref:dataSplit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ps_Wrap_dataSplit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="Clk" SIGIS="clk" SIGNAME="External_Ports_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Rst" SIGIS="rst" SIGNAME="External_Ports_Rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RD" SIGIS="undef" SIGNAME="External_Ports_Clr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Clr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="dataIn" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_product_LONG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="product_LONG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="chunkCount" SIGIS="undef" SIGNAME="External_Ports_chunkCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="chunkCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dataOut" RIGHT="0" SIGIS="undef" SIGNAME="dataSplit_0_dataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="product_SHORT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
