// Seed: 1976861635
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output supply1 id_5
);
  wire [-1 : 1 'h0] id_7, id_8;
  assign id_2 = id_7;
  assign id_5 = -1'd0;
  parameter id_9 = (1);
  wire id_10;
endmodule
module module_1 (
    input  wire  id_0,
    output wand  id_1,
    input  uwire id_2
);
  logic id_4[1 : 1];
  ;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1
  );
endmodule
