

================================================================
== Vitis HLS Report for 'los'
================================================================
* Date:           Sun Jun 23 03:44:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.546 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0_VITIS_LOOP_25_1    |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_1_VITIS_LOOP_71_3    |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_2_VITIS_LOOP_118_5   |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_3_VITIS_LOOP_165_7   |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_4_VITIS_LOOP_212_9   |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_5_VITIS_LOOP_259_11  |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_6_VITIS_LOOP_306_13  |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_7_VITIS_LOOP_353_15  |        ?|        ?|         ?|          -|          -|  1024|        no|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 18 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 19 22 
19 --> 20 
20 --> 21 
21 --> 18 
22 --> 23 26 
23 --> 24 
24 --> 25 
25 --> 22 
26 --> 27 30 
27 --> 28 
28 --> 29 
29 --> 26 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 30 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_pixel = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:25]   --->   Operation 34 'alloca' 'x_pixel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%y_pixel = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 35 'alloca' 'y_pixel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sight_7_1_loc = alloca i64 1"   --->   Operation 37 'alloca' 'sight_7_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sight_6_1_loc = alloca i64 1"   --->   Operation 38 'alloca' 'sight_6_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sight_5_1_loc = alloca i64 1"   --->   Operation 39 'alloca' 'sight_5_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sight_4_1_loc = alloca i64 1"   --->   Operation 40 'alloca' 'sight_4_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sight_3_1_loc = alloca i64 1"   --->   Operation 41 'alloca' 'sight_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sight_2_1_loc = alloca i64 1"   --->   Operation 42 'alloca' 'sight_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sight_1_1_loc = alloca i64 1"   --->   Operation 43 'alloca' 'sight_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sight_0_1_loc = alloca i64 1"   --->   Operation 44 'alloca' 'sight_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [HLS-benchmarks/Inter-Block/los/los.cpp:14]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %obstacles_0"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %obstacles_1"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %obstacles_2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %obstacles_3"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %obstacles_4"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %obstacles_5"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %obstacles_6"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %obstacles_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %obstacles_7"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %results_0"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %results_1"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %results_2"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %results_3"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %results_4"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %results_5"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %results_6"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %results_7"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 79 [1/1] (0.46ns)   --->   "%store_ln24 = store i5 0, i5 %y_pixel" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 79 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 80 [1/1] (0.46ns)   --->   "%store_ln25 = store i7 0, i7 %x_pixel" [HLS-benchmarks/Inter-Block/los/los.cpp:25]   --->   Operation 80 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body4" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 81 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 82 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.96ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 83 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.96ns)   --->   "%add_ln24 = add i11 %indvar_flatten_load, i11 1" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 84 'add' 'add_ln24' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc45, void %for.body57.preheader" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 85 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%x_pixel_load = load i7 %x_pixel" [HLS-benchmarks/Inter-Block/los/los.cpp:25]   --->   Operation 86 'load' 'x_pixel_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%y_pixel_load = load i5 %y_pixel" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 87 'load' 'y_pixel_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.85ns)   --->   "%icmp_ln25 = icmp_eq  i7 %x_pixel_load, i7 64" [HLS-benchmarks/Inter-Block/los/los.cpp:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.37ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i7 0, i7 %x_pixel_load" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 89 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.82ns)   --->   "%add_ln24_1 = add i5 %y_pixel_load, i5 1" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 90 'add' 'add_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.34ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i5 %add_ln24_1, i5 %y_pixel_load" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 91 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %select_ln24_1" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 92 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.84ns)   --->   "%sub_ln24 = sub i6 32, i6 %zext_ln24" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 93 'sub' 'sub_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i5 %select_ln24_1" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 94 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln24, i32 5, i32 6" [HLS-benchmarks/Inter-Block/los/los.cpp:30]   --->   Operation 95 'partselect' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.62ns)   --->   "%icmp_ln30 = icmp_eq  i2 %tmp, i2 0" [HLS-benchmarks/Inter-Block/los/los.cpp:30]   --->   Operation 96 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.85ns)   --->   "%dx = sub i7 32, i7 %select_ln24" [HLS-benchmarks/Inter-Block/los/los.cpp:32]   --->   Operation 97 'sub' 'dx' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %select_ln24" [HLS-benchmarks/Inter-Block/los/los.cpp:35]   --->   Operation 98 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node dx_1)   --->   "%xor_ln30 = xor i6 %trunc_ln35, i6 32" [HLS-benchmarks/Inter-Block/los/los.cpp:30]   --->   Operation 99 'xor' 'xor_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node dx_1)   --->   "%sext_ln30 = sext i6 %xor_ln30" [HLS-benchmarks/Inter-Block/los/los.cpp:30]   --->   Operation 100 'sext' 'sext_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.37ns) (out node of the LUT)   --->   "%dx_1 = select i1 %icmp_ln30, i7 %dx, i7 %sext_ln30" [HLS-benchmarks/Inter-Block/los/los.cpp:30]   --->   Operation 101 'select' 'dx_1' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%x_pixel_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:71]   --->   Operation 102 'alloca' 'x_pixel_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%y_pixel_1 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 103 'alloca' 'y_pixel_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 104 'alloca' 'indvar_flatten9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 105 'store' 'store_ln0' <Predicate = (icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln70 = store i5 0, i5 %y_pixel_1" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 106 'store' 'store_ln70' <Predicate = (icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 107 [1/1] (0.46ns)   --->   "%store_ln71 = store i7 0, i7 %x_pixel_1" [HLS-benchmarks/Inter-Block/los/los.cpp:71]   --->   Operation 107 'store' 'store_ln71' <Predicate = (icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body57" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 108 'br' 'br_ln70' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.54>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %sub_ln24" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 109 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.84ns)   --->   "%sub_ln24_1 = sub i6 0, i6 %sub_ln24" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 110 'sub' 'sub_ln24_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.34ns)   --->   "%select_ln29 = select i1 %icmp_ln30, i2 1, i2 3" [HLS-benchmarks/Inter-Block/los/los.cpp:29]   --->   Operation 111 'select' 'select_ln29' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.85ns)   --->   "%err = sub i7 %dx_1, i7 %zext_ln24_1" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 112 'sub' 'err' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [2/2] (2.69ns)   --->   "%call_ln46 = call void @los_Pipeline_VITIS_LOOP_48_2, i7 %err, i4 %trunc_ln24, i6 %trunc_ln35, i6 %sub_ln24_1, i6 %sub_ln24, i2 %select_ln29, i7 %dx_1, i32 %obstacles_0, i32 %sight_0_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 113 'call' 'call_ln46' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 114 [1/2] (1.29ns)   --->   "%call_ln46 = call void @los_Pipeline_VITIS_LOOP_48_2, i7 %err, i4 %trunc_ln24, i6 %trunc_ln35, i6 %sub_ln24_1, i6 %sub_ln24, i2 %select_ln29, i7 %dx_1, i32 %obstacles_0, i32 %sight_0_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:46]   --->   Operation 114 'call' 'call_ln46' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_VITIS_LOOP_25_1_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln24, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 117 'bitconcatenate' 'p_mid2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln24" [HLS-benchmarks/Inter-Block/los/los.cpp:25]   --->   Operation 118 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sight_0_1_loc_load = load i32 %sight_0_1_loc"   --->   Operation 119 'load' 'sight_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.14ns)   --->   "%icmp_ln64 = icmp_eq  i32 %sight_0_1_loc_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:64]   --->   Operation 120 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc, void %if.then39" [HLS-benchmarks/Inter-Block/los/los.cpp:64]   --->   Operation 121 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.93ns)   --->   "%add_ln65 = add i10 %zext_ln25, i10 %p_mid2" [HLS-benchmarks/Inter-Block/los/los.cpp:65]   --->   Operation 122 'add' 'add_ln65' <Predicate = (icmp_ln64)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %add_ln65" [HLS-benchmarks/Inter-Block/los/los.cpp:65]   --->   Operation 123 'zext' 'zext_ln65' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%results_0_addr = getelementptr i32 %results_0, i64 0, i64 %zext_ln65" [HLS-benchmarks/Inter-Block/los/los.cpp:65]   --->   Operation 124 'getelementptr' 'results_0_addr' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.29ns)   --->   "%store_ln65 = store i32 1, i10 %results_0_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:65]   --->   Operation 125 'store' 'store_ln65' <Predicate = (icmp_ln64)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc" [HLS-benchmarks/Inter-Block/los/los.cpp:65]   --->   Operation 126 'br' 'br_ln65' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.85ns)   --->   "%x_pixel_2 = add i7 %select_ln24, i7 1" [HLS-benchmarks/Inter-Block/los/los.cpp:25]   --->   Operation 127 'add' 'x_pixel_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.46ns)   --->   "%store_ln24 = store i11 %add_ln24, i11 %indvar_flatten" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 128 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 129 [1/1] (0.46ns)   --->   "%store_ln24 = store i5 %select_ln24_1, i5 %y_pixel" [HLS-benchmarks/Inter-Block/los/los.cpp:24]   --->   Operation 129 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 130 [1/1] (0.46ns)   --->   "%store_ln25 = store i7 %x_pixel_2, i7 %x_pixel" [HLS-benchmarks/Inter-Block/los/los.cpp:25]   --->   Operation 130 'store' 'store_ln25' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body4" [HLS-benchmarks/Inter-Block/los/los.cpp:25]   --->   Operation 131 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.46>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 132 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.96ns)   --->   "%icmp_ln70 = icmp_eq  i11 %indvar_flatten9_load, i11 1024" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 133 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.96ns)   --->   "%add_ln70 = add i11 %indvar_flatten9_load, i11 1" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 134 'add' 'add_ln70' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.inc122, void %for.body134.preheader" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 135 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%x_pixel_1_load = load i7 %x_pixel_1" [HLS-benchmarks/Inter-Block/los/los.cpp:71]   --->   Operation 136 'load' 'x_pixel_1_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%y_pixel_1_load = load i5 %y_pixel_1" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 137 'load' 'y_pixel_1_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.85ns)   --->   "%icmp_ln71 = icmp_eq  i7 %x_pixel_1_load, i7 64" [HLS-benchmarks/Inter-Block/los/los.cpp:71]   --->   Operation 138 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.37ns)   --->   "%select_ln70 = select i1 %icmp_ln71, i7 0, i7 %x_pixel_1_load" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 139 'select' 'select_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.82ns)   --->   "%add_ln70_1 = add i5 %y_pixel_1_load, i5 1" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 140 'add' 'add_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.34ns)   --->   "%select_ln70_1 = select i1 %icmp_ln71, i5 %add_ln70_1, i5 %y_pixel_1_load" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 141 'select' 'select_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %select_ln70_1" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 142 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.84ns)   --->   "%sub_ln70 = sub i6 32, i6 %zext_ln70" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 143 'sub' 'sub_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i5 %select_ln70_1" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 144 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln70, i32 5, i32 6" [HLS-benchmarks/Inter-Block/los/los.cpp:76]   --->   Operation 145 'partselect' 'tmp_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.62ns)   --->   "%icmp_ln76 = icmp_eq  i2 %tmp_1, i2 0" [HLS-benchmarks/Inter-Block/los/los.cpp:76]   --->   Operation 146 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.85ns)   --->   "%dx_2 = sub i7 32, i7 %select_ln70" [HLS-benchmarks/Inter-Block/los/los.cpp:78]   --->   Operation 147 'sub' 'dx_2' <Predicate = (!icmp_ln70)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i7 %select_ln70" [HLS-benchmarks/Inter-Block/los/los.cpp:81]   --->   Operation 148 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node dx_3)   --->   "%xor_ln76 = xor i6 %trunc_ln81, i6 32" [HLS-benchmarks/Inter-Block/los/los.cpp:76]   --->   Operation 149 'xor' 'xor_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node dx_3)   --->   "%sext_ln76 = sext i6 %xor_ln76" [HLS-benchmarks/Inter-Block/los/los.cpp:76]   --->   Operation 150 'sext' 'sext_ln76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.37ns) (out node of the LUT)   --->   "%dx_3 = select i1 %icmp_ln76, i7 %dx_2, i7 %sext_ln76" [HLS-benchmarks/Inter-Block/los/los.cpp:76]   --->   Operation 151 'select' 'dx_3' <Predicate = (!icmp_ln70)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%x_pixel_3 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:118]   --->   Operation 152 'alloca' 'x_pixel_3' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%y_pixel_2 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 153 'alloca' 'y_pixel_2' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 154 'alloca' 'indvar_flatten19' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten19"   --->   Operation 155 'store' 'store_ln0' <Predicate = (icmp_ln70)> <Delay = 0.46>
ST_6 : Operation 156 [1/1] (0.46ns)   --->   "%store_ln117 = store i5 0, i5 %y_pixel_2" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 156 'store' 'store_ln117' <Predicate = (icmp_ln70)> <Delay = 0.46>
ST_6 : Operation 157 [1/1] (0.46ns)   --->   "%store_ln118 = store i7 0, i7 %x_pixel_3" [HLS-benchmarks/Inter-Block/los/los.cpp:118]   --->   Operation 157 'store' 'store_ln118' <Predicate = (icmp_ln70)> <Delay = 0.46>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.body134" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 158 'br' 'br_ln117' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.54>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i6 %sub_ln70" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 159 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.84ns)   --->   "%sub_ln70_1 = sub i6 0, i6 %sub_ln70" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 160 'sub' 'sub_ln70_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.34ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i2 1, i2 3" [HLS-benchmarks/Inter-Block/los/los.cpp:75]   --->   Operation 161 'select' 'select_ln75' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.85ns)   --->   "%err_37 = sub i7 %dx_3, i7 %zext_ln70_1" [HLS-benchmarks/Inter-Block/los/los.cpp:92]   --->   Operation 162 'sub' 'err_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [2/2] (2.69ns)   --->   "%call_ln92 = call void @los_Pipeline_VITIS_LOOP_94_4, i7 %err_37, i4 %trunc_ln70, i6 %trunc_ln81, i6 %sub_ln70_1, i6 %sub_ln70, i2 %select_ln75, i7 %dx_3, i32 %obstacles_1, i32 %sight_1_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:92]   --->   Operation 163 'call' 'call_ln92' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 1.29>
ST_8 : Operation 164 [1/2] (1.29ns)   --->   "%call_ln92 = call void @los_Pipeline_VITIS_LOOP_94_4, i7 %err_37, i4 %trunc_ln70, i6 %trunc_ln81, i6 %sub_ln70_1, i6 %sub_ln70, i2 %select_ln75, i7 %dx_3, i32 %obstacles_1, i32 %sight_1_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:92]   --->   Operation 164 'call' 'call_ln92' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 2.43>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_1_VITIS_LOOP_71_3_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln70, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 167 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i7 %select_ln70" [HLS-benchmarks/Inter-Block/los/los.cpp:71]   --->   Operation 168 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%sight_1_1_loc_load = load i32 %sight_1_1_loc"   --->   Operation 169 'load' 'sight_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (1.14ns)   --->   "%icmp_ln111 = icmp_eq  i32 %sight_1_1_loc_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:111]   --->   Operation 170 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc119, void %if.then113" [HLS-benchmarks/Inter-Block/los/los.cpp:111]   --->   Operation 171 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.93ns)   --->   "%add_ln112 = add i10 %zext_ln71, i10 %p_mid" [HLS-benchmarks/Inter-Block/los/los.cpp:112]   --->   Operation 172 'add' 'add_ln112' <Predicate = (icmp_ln111)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %add_ln112" [HLS-benchmarks/Inter-Block/los/los.cpp:112]   --->   Operation 173 'zext' 'zext_ln112' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%results_1_addr = getelementptr i32 %results_1, i64 0, i64 %zext_ln112" [HLS-benchmarks/Inter-Block/los/los.cpp:112]   --->   Operation 174 'getelementptr' 'results_1_addr' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (1.29ns)   --->   "%store_ln112 = store i32 1, i10 %results_1_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:112]   --->   Operation 175 'store' 'store_ln112' <Predicate = (icmp_ln111)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc119" [HLS-benchmarks/Inter-Block/los/los.cpp:112]   --->   Operation 176 'br' 'br_ln112' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.85ns)   --->   "%x_pixel_4 = add i7 %select_ln70, i7 1" [HLS-benchmarks/Inter-Block/los/los.cpp:71]   --->   Operation 177 'add' 'x_pixel_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.46ns)   --->   "%store_ln70 = store i11 %add_ln70, i11 %indvar_flatten9" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 178 'store' 'store_ln70' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 179 [1/1] (0.46ns)   --->   "%store_ln70 = store i5 %select_ln70_1, i5 %y_pixel_1" [HLS-benchmarks/Inter-Block/los/los.cpp:70]   --->   Operation 179 'store' 'store_ln70' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 180 [1/1] (0.46ns)   --->   "%store_ln71 = store i7 %x_pixel_4, i7 %x_pixel_1" [HLS-benchmarks/Inter-Block/los/los.cpp:71]   --->   Operation 180 'store' 'store_ln71' <Predicate = true> <Delay = 0.46>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body57" [HLS-benchmarks/Inter-Block/los/los.cpp:71]   --->   Operation 181 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 2.46>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i11 %indvar_flatten19" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 182 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.96ns)   --->   "%icmp_ln117 = icmp_eq  i11 %indvar_flatten19_load, i11 1024" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 183 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.96ns)   --->   "%add_ln117 = add i11 %indvar_flatten19_load, i11 1" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 184 'add' 'add_ln117' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc199, void %for.body211.preheader" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 185 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%x_pixel_3_load = load i7 %x_pixel_3" [HLS-benchmarks/Inter-Block/los/los.cpp:118]   --->   Operation 186 'load' 'x_pixel_3_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%y_pixel_2_load = load i5 %y_pixel_2" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 187 'load' 'y_pixel_2_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.85ns)   --->   "%icmp_ln118 = icmp_eq  i7 %x_pixel_3_load, i7 64" [HLS-benchmarks/Inter-Block/los/los.cpp:118]   --->   Operation 188 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 189 [1/1] (0.37ns)   --->   "%select_ln117 = select i1 %icmp_ln118, i7 0, i7 %x_pixel_3_load" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 189 'select' 'select_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 190 [1/1] (0.82ns)   --->   "%add_ln117_1 = add i5 %y_pixel_2_load, i5 1" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 190 'add' 'add_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.34ns)   --->   "%select_ln117_1 = select i1 %icmp_ln118, i5 %add_ln117_1, i5 %y_pixel_2_load" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 191 'select' 'select_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %select_ln117_1" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 192 'zext' 'zext_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.84ns)   --->   "%sub_ln117 = sub i6 32, i6 %zext_ln117" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 193 'sub' 'sub_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i5 %select_ln117_1" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 194 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln117, i32 5, i32 6" [HLS-benchmarks/Inter-Block/los/los.cpp:123]   --->   Operation 195 'partselect' 'tmp_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.62ns)   --->   "%icmp_ln123 = icmp_eq  i2 %tmp_2, i2 0" [HLS-benchmarks/Inter-Block/los/los.cpp:123]   --->   Operation 196 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln117)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.85ns)   --->   "%dx_4 = sub i7 32, i7 %select_ln117" [HLS-benchmarks/Inter-Block/los/los.cpp:125]   --->   Operation 197 'sub' 'dx_4' <Predicate = (!icmp_ln117)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i7 %select_ln117" [HLS-benchmarks/Inter-Block/los/los.cpp:128]   --->   Operation 198 'trunc' 'trunc_ln128' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node dx_5)   --->   "%xor_ln123 = xor i6 %trunc_ln128, i6 32" [HLS-benchmarks/Inter-Block/los/los.cpp:123]   --->   Operation 199 'xor' 'xor_ln123' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node dx_5)   --->   "%sext_ln123 = sext i6 %xor_ln123" [HLS-benchmarks/Inter-Block/los/los.cpp:123]   --->   Operation 200 'sext' 'sext_ln123' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.37ns) (out node of the LUT)   --->   "%dx_5 = select i1 %icmp_ln123, i7 %dx_4, i7 %sext_ln123" [HLS-benchmarks/Inter-Block/los/los.cpp:123]   --->   Operation 201 'select' 'dx_5' <Predicate = (!icmp_ln117)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%x_pixel_5 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:165]   --->   Operation 202 'alloca' 'x_pixel_5' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%y_pixel_3 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 203 'alloca' 'y_pixel_3' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 204 'alloca' 'indvar_flatten29' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten29"   --->   Operation 205 'store' 'store_ln0' <Predicate = (icmp_ln117)> <Delay = 0.46>
ST_10 : Operation 206 [1/1] (0.46ns)   --->   "%store_ln164 = store i5 0, i5 %y_pixel_3" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 206 'store' 'store_ln164' <Predicate = (icmp_ln117)> <Delay = 0.46>
ST_10 : Operation 207 [1/1] (0.46ns)   --->   "%store_ln165 = store i7 0, i7 %x_pixel_5" [HLS-benchmarks/Inter-Block/los/los.cpp:165]   --->   Operation 207 'store' 'store_ln165' <Predicate = (icmp_ln117)> <Delay = 0.46>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln164 = br void %for.body211" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 208 'br' 'br_ln164' <Predicate = (icmp_ln117)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 3.54>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i6 %sub_ln117" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 209 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.84ns)   --->   "%sub_ln117_1 = sub i6 0, i6 %sub_ln117" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 210 'sub' 'sub_ln117_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 211 [1/1] (0.34ns)   --->   "%select_ln122 = select i1 %icmp_ln123, i2 1, i2 3" [HLS-benchmarks/Inter-Block/los/los.cpp:122]   --->   Operation 211 'select' 'select_ln122' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 212 [1/1] (0.85ns)   --->   "%err_38 = sub i7 %dx_5, i7 %zext_ln117_1" [HLS-benchmarks/Inter-Block/los/los.cpp:139]   --->   Operation 212 'sub' 'err_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 213 [2/2] (2.69ns)   --->   "%call_ln139 = call void @los_Pipeline_VITIS_LOOP_141_6, i7 %err_38, i4 %trunc_ln117, i6 %trunc_ln128, i6 %sub_ln117_1, i6 %sub_ln117, i2 %select_ln122, i7 %dx_5, i32 %obstacles_2, i32 %sight_2_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:139]   --->   Operation 213 'call' 'call_ln139' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 1.29>
ST_12 : Operation 214 [1/2] (1.29ns)   --->   "%call_ln139 = call void @los_Pipeline_VITIS_LOOP_141_6, i7 %err_38, i4 %trunc_ln117, i6 %trunc_ln128, i6 %sub_ln117_1, i6 %sub_ln117, i2 %select_ln122, i7 %dx_5, i32 %obstacles_2, i32 %sight_2_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:139]   --->   Operation 214 'call' 'call_ln139' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 2.43>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_2_VITIS_LOOP_118_5_str"   --->   Operation 215 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 216 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln117, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 217 'bitconcatenate' 'p_mid1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i7 %select_ln117" [HLS-benchmarks/Inter-Block/los/los.cpp:118]   --->   Operation 218 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%sight_2_1_loc_load = load i32 %sight_2_1_loc"   --->   Operation 219 'load' 'sight_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (1.14ns)   --->   "%icmp_ln158 = icmp_eq  i32 %sight_2_1_loc_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:158]   --->   Operation 220 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %for.inc196, void %if.then190" [HLS-benchmarks/Inter-Block/los/los.cpp:158]   --->   Operation 221 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.93ns)   --->   "%add_ln159 = add i10 %zext_ln118, i10 %p_mid1" [HLS-benchmarks/Inter-Block/los/los.cpp:159]   --->   Operation 222 'add' 'add_ln159' <Predicate = (icmp_ln158)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i10 %add_ln159" [HLS-benchmarks/Inter-Block/los/los.cpp:159]   --->   Operation 223 'zext' 'zext_ln159' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%results_2_addr = getelementptr i32 %results_2, i64 0, i64 %zext_ln159" [HLS-benchmarks/Inter-Block/los/los.cpp:159]   --->   Operation 224 'getelementptr' 'results_2_addr' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (1.29ns)   --->   "%store_ln159 = store i32 1, i10 %results_2_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:159]   --->   Operation 225 'store' 'store_ln159' <Predicate = (icmp_ln158)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc196" [HLS-benchmarks/Inter-Block/los/los.cpp:159]   --->   Operation 226 'br' 'br_ln159' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.85ns)   --->   "%x_pixel_6 = add i7 %select_ln117, i7 1" [HLS-benchmarks/Inter-Block/los/los.cpp:118]   --->   Operation 227 'add' 'x_pixel_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/1] (0.46ns)   --->   "%store_ln117 = store i11 %add_ln117, i11 %indvar_flatten19" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 228 'store' 'store_ln117' <Predicate = true> <Delay = 0.46>
ST_13 : Operation 229 [1/1] (0.46ns)   --->   "%store_ln117 = store i5 %select_ln117_1, i5 %y_pixel_2" [HLS-benchmarks/Inter-Block/los/los.cpp:117]   --->   Operation 229 'store' 'store_ln117' <Predicate = true> <Delay = 0.46>
ST_13 : Operation 230 [1/1] (0.46ns)   --->   "%store_ln118 = store i7 %x_pixel_6, i7 %x_pixel_3" [HLS-benchmarks/Inter-Block/los/los.cpp:118]   --->   Operation 230 'store' 'store_ln118' <Predicate = true> <Delay = 0.46>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln118 = br void %for.body134" [HLS-benchmarks/Inter-Block/los/los.cpp:118]   --->   Operation 231 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 2.46>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i11 %indvar_flatten29" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 232 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.96ns)   --->   "%icmp_ln164 = icmp_eq  i11 %indvar_flatten29_load, i11 1024" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 233 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 234 [1/1] (0.96ns)   --->   "%add_ln164 = add i11 %indvar_flatten29_load, i11 1" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 234 'add' 'add_ln164' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %for.inc276, void %for.body288.preheader" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 235 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%x_pixel_5_load = load i7 %x_pixel_5" [HLS-benchmarks/Inter-Block/los/los.cpp:165]   --->   Operation 236 'load' 'x_pixel_5_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%y_pixel_3_load = load i5 %y_pixel_3" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 237 'load' 'y_pixel_3_load' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.85ns)   --->   "%icmp_ln165 = icmp_eq  i7 %x_pixel_5_load, i7 64" [HLS-benchmarks/Inter-Block/los/los.cpp:165]   --->   Operation 238 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln164)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 239 [1/1] (0.37ns)   --->   "%select_ln164 = select i1 %icmp_ln165, i7 0, i7 %x_pixel_5_load" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 239 'select' 'select_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (0.82ns)   --->   "%add_ln164_1 = add i5 %y_pixel_3_load, i5 1" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 240 'add' 'add_ln164_1' <Predicate = (!icmp_ln164)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.34ns)   --->   "%select_ln164_1 = select i1 %icmp_ln165, i5 %add_ln164_1, i5 %y_pixel_3_load" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 241 'select' 'select_ln164_1' <Predicate = (!icmp_ln164)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i5 %select_ln164_1" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 242 'zext' 'zext_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.84ns)   --->   "%sub_ln164 = sub i6 32, i6 %zext_ln164" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 243 'sub' 'sub_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i5 %select_ln164_1" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 244 'trunc' 'trunc_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln164, i32 5, i32 6" [HLS-benchmarks/Inter-Block/los/los.cpp:170]   --->   Operation 245 'partselect' 'tmp_3' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.62ns)   --->   "%icmp_ln170 = icmp_eq  i2 %tmp_3, i2 0" [HLS-benchmarks/Inter-Block/los/los.cpp:170]   --->   Operation 246 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln164)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 247 [1/1] (0.85ns)   --->   "%dx_6 = sub i7 32, i7 %select_ln164" [HLS-benchmarks/Inter-Block/los/los.cpp:172]   --->   Operation 247 'sub' 'dx_6' <Predicate = (!icmp_ln164)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i7 %select_ln164" [HLS-benchmarks/Inter-Block/los/los.cpp:175]   --->   Operation 248 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node dx_7)   --->   "%xor_ln170 = xor i6 %trunc_ln175, i6 32" [HLS-benchmarks/Inter-Block/los/los.cpp:170]   --->   Operation 249 'xor' 'xor_ln170' <Predicate = (!icmp_ln164)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node dx_7)   --->   "%sext_ln170 = sext i6 %xor_ln170" [HLS-benchmarks/Inter-Block/los/los.cpp:170]   --->   Operation 250 'sext' 'sext_ln170' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.37ns) (out node of the LUT)   --->   "%dx_7 = select i1 %icmp_ln170, i7 %dx_6, i7 %sext_ln170" [HLS-benchmarks/Inter-Block/los/los.cpp:170]   --->   Operation 251 'select' 'dx_7' <Predicate = (!icmp_ln164)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%x_pixel_7 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:212]   --->   Operation 252 'alloca' 'x_pixel_7' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%y_pixel_4 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 253 'alloca' 'y_pixel_4' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 254 'alloca' 'indvar_flatten39' <Predicate = (icmp_ln164)> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten39"   --->   Operation 255 'store' 'store_ln0' <Predicate = (icmp_ln164)> <Delay = 0.46>
ST_14 : Operation 256 [1/1] (0.46ns)   --->   "%store_ln211 = store i5 0, i5 %y_pixel_4" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 256 'store' 'store_ln211' <Predicate = (icmp_ln164)> <Delay = 0.46>
ST_14 : Operation 257 [1/1] (0.46ns)   --->   "%store_ln212 = store i7 0, i7 %x_pixel_7" [HLS-benchmarks/Inter-Block/los/los.cpp:212]   --->   Operation 257 'store' 'store_ln212' <Predicate = (icmp_ln164)> <Delay = 0.46>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln211 = br void %for.body288" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 258 'br' 'br_ln211' <Predicate = (icmp_ln164)> <Delay = 0.00>

State 15 <SV = 5> <Delay = 3.54>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i6 %sub_ln164" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 259 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.84ns)   --->   "%sub_ln164_1 = sub i6 0, i6 %sub_ln164" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 260 'sub' 'sub_ln164_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.34ns)   --->   "%select_ln169 = select i1 %icmp_ln170, i2 1, i2 3" [HLS-benchmarks/Inter-Block/los/los.cpp:169]   --->   Operation 261 'select' 'select_ln169' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 262 [1/1] (0.85ns)   --->   "%err_39 = sub i7 %dx_7, i7 %zext_ln164_1" [HLS-benchmarks/Inter-Block/los/los.cpp:186]   --->   Operation 262 'sub' 'err_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [2/2] (2.69ns)   --->   "%call_ln186 = call void @los_Pipeline_VITIS_LOOP_188_8, i7 %err_39, i4 %trunc_ln164, i6 %trunc_ln175, i6 %sub_ln164_1, i6 %sub_ln164, i2 %select_ln169, i7 %dx_7, i32 %obstacles_3, i32 %sight_3_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:186]   --->   Operation 263 'call' 'call_ln186' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 6> <Delay = 1.29>
ST_16 : Operation 264 [1/2] (1.29ns)   --->   "%call_ln186 = call void @los_Pipeline_VITIS_LOOP_188_8, i7 %err_39, i4 %trunc_ln164, i6 %trunc_ln175, i6 %sub_ln164_1, i6 %sub_ln164, i2 %select_ln169, i7 %dx_7, i32 %obstacles_3, i32 %sight_3_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:186]   --->   Operation 264 'call' 'call_ln186' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 7> <Delay = 2.43>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_3_VITIS_LOOP_165_7_str"   --->   Operation 265 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 266 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%p_mid3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln164, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 267 'bitconcatenate' 'p_mid3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i7 %select_ln164" [HLS-benchmarks/Inter-Block/los/los.cpp:165]   --->   Operation 268 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%sight_3_1_loc_load = load i32 %sight_3_1_loc"   --->   Operation 269 'load' 'sight_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (1.14ns)   --->   "%icmp_ln205 = icmp_eq  i32 %sight_3_1_loc_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:205]   --->   Operation 270 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.inc273, void %if.then267" [HLS-benchmarks/Inter-Block/los/los.cpp:205]   --->   Operation 271 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (0.93ns)   --->   "%add_ln206 = add i10 %zext_ln165, i10 %p_mid3" [HLS-benchmarks/Inter-Block/los/los.cpp:206]   --->   Operation 272 'add' 'add_ln206' <Predicate = (icmp_ln205)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i10 %add_ln206" [HLS-benchmarks/Inter-Block/los/los.cpp:206]   --->   Operation 273 'zext' 'zext_ln206' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%results_3_addr = getelementptr i32 %results_3, i64 0, i64 %zext_ln206" [HLS-benchmarks/Inter-Block/los/los.cpp:206]   --->   Operation 274 'getelementptr' 'results_3_addr' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (1.29ns)   --->   "%store_ln206 = store i32 1, i10 %results_3_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:206]   --->   Operation 275 'store' 'store_ln206' <Predicate = (icmp_ln205)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.inc273" [HLS-benchmarks/Inter-Block/los/los.cpp:206]   --->   Operation 276 'br' 'br_ln206' <Predicate = (icmp_ln205)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.85ns)   --->   "%x_pixel_8 = add i7 %select_ln164, i7 1" [HLS-benchmarks/Inter-Block/los/los.cpp:165]   --->   Operation 277 'add' 'x_pixel_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.46ns)   --->   "%store_ln164 = store i11 %add_ln164, i11 %indvar_flatten29" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 278 'store' 'store_ln164' <Predicate = true> <Delay = 0.46>
ST_17 : Operation 279 [1/1] (0.46ns)   --->   "%store_ln164 = store i5 %select_ln164_1, i5 %y_pixel_3" [HLS-benchmarks/Inter-Block/los/los.cpp:164]   --->   Operation 279 'store' 'store_ln164' <Predicate = true> <Delay = 0.46>
ST_17 : Operation 280 [1/1] (0.46ns)   --->   "%store_ln165 = store i7 %x_pixel_8, i7 %x_pixel_5" [HLS-benchmarks/Inter-Block/los/los.cpp:165]   --->   Operation 280 'store' 'store_ln165' <Predicate = true> <Delay = 0.46>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.body211" [HLS-benchmarks/Inter-Block/los/los.cpp:165]   --->   Operation 281 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 2.46>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i11 %indvar_flatten39" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 282 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.96ns)   --->   "%icmp_ln211 = icmp_eq  i11 %indvar_flatten39_load, i11 1024" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 283 'icmp' 'icmp_ln211' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 284 [1/1] (0.96ns)   --->   "%add_ln211 = add i11 %indvar_flatten39_load, i11 1" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 284 'add' 'add_ln211' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %for.inc353, void %for.body365.preheader" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 285 'br' 'br_ln211' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%x_pixel_7_load = load i7 %x_pixel_7" [HLS-benchmarks/Inter-Block/los/los.cpp:212]   --->   Operation 286 'load' 'x_pixel_7_load' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%y_pixel_4_load = load i5 %y_pixel_4" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 287 'load' 'y_pixel_4_load' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.85ns)   --->   "%icmp_ln212 = icmp_eq  i7 %x_pixel_7_load, i7 64" [HLS-benchmarks/Inter-Block/los/los.cpp:212]   --->   Operation 288 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln211)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.37ns)   --->   "%select_ln211 = select i1 %icmp_ln212, i7 0, i7 %x_pixel_7_load" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 289 'select' 'select_ln211' <Predicate = (!icmp_ln211)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 290 [1/1] (0.82ns)   --->   "%add_ln211_1 = add i5 %y_pixel_4_load, i5 1" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 290 'add' 'add_ln211_1' <Predicate = (!icmp_ln211)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [1/1] (0.34ns)   --->   "%select_ln211_1 = select i1 %icmp_ln212, i5 %add_ln211_1, i5 %y_pixel_4_load" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 291 'select' 'select_ln211_1' <Predicate = (!icmp_ln211)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i5 %select_ln211_1" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 292 'zext' 'zext_ln211' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.84ns)   --->   "%sub_ln211 = sub i6 32, i6 %zext_ln211" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 293 'sub' 'sub_ln211' <Predicate = (!icmp_ln211)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln211 = trunc i5 %select_ln211_1" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 294 'trunc' 'trunc_ln211' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln211, i32 5, i32 6" [HLS-benchmarks/Inter-Block/los/los.cpp:217]   --->   Operation 295 'partselect' 'tmp_4' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.62ns)   --->   "%icmp_ln217 = icmp_eq  i2 %tmp_4, i2 0" [HLS-benchmarks/Inter-Block/los/los.cpp:217]   --->   Operation 296 'icmp' 'icmp_ln217' <Predicate = (!icmp_ln211)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 297 [1/1] (0.85ns)   --->   "%dx_8 = sub i7 32, i7 %select_ln211" [HLS-benchmarks/Inter-Block/los/los.cpp:219]   --->   Operation 297 'sub' 'dx_8' <Predicate = (!icmp_ln211)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln222 = trunc i7 %select_ln211" [HLS-benchmarks/Inter-Block/los/los.cpp:222]   --->   Operation 298 'trunc' 'trunc_ln222' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node dx_9)   --->   "%xor_ln217 = xor i6 %trunc_ln222, i6 32" [HLS-benchmarks/Inter-Block/los/los.cpp:217]   --->   Operation 299 'xor' 'xor_ln217' <Predicate = (!icmp_ln211)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node dx_9)   --->   "%sext_ln217 = sext i6 %xor_ln217" [HLS-benchmarks/Inter-Block/los/los.cpp:217]   --->   Operation 300 'sext' 'sext_ln217' <Predicate = (!icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.37ns) (out node of the LUT)   --->   "%dx_9 = select i1 %icmp_ln217, i7 %dx_8, i7 %sext_ln217" [HLS-benchmarks/Inter-Block/los/los.cpp:217]   --->   Operation 301 'select' 'dx_9' <Predicate = (!icmp_ln211)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%x_pixel_9 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:259]   --->   Operation 302 'alloca' 'x_pixel_9' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%y_pixel_5 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 303 'alloca' 'y_pixel_5' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%indvar_flatten49 = alloca i32 1"   --->   Operation 304 'alloca' 'indvar_flatten49' <Predicate = (icmp_ln211)> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten49"   --->   Operation 305 'store' 'store_ln0' <Predicate = (icmp_ln211)> <Delay = 0.46>
ST_18 : Operation 306 [1/1] (0.46ns)   --->   "%store_ln258 = store i5 0, i5 %y_pixel_5" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 306 'store' 'store_ln258' <Predicate = (icmp_ln211)> <Delay = 0.46>
ST_18 : Operation 307 [1/1] (0.46ns)   --->   "%store_ln259 = store i7 0, i7 %x_pixel_9" [HLS-benchmarks/Inter-Block/los/los.cpp:259]   --->   Operation 307 'store' 'store_ln259' <Predicate = (icmp_ln211)> <Delay = 0.46>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln258 = br void %for.body365" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 308 'br' 'br_ln258' <Predicate = (icmp_ln211)> <Delay = 0.00>

State 19 <SV = 6> <Delay = 3.54>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln211_1 = zext i6 %sub_ln211" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 309 'zext' 'zext_ln211_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 310 [1/1] (0.84ns)   --->   "%sub_ln211_1 = sub i6 0, i6 %sub_ln211" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 310 'sub' 'sub_ln211_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 311 [1/1] (0.34ns)   --->   "%select_ln216 = select i1 %icmp_ln217, i2 1, i2 3" [HLS-benchmarks/Inter-Block/los/los.cpp:216]   --->   Operation 311 'select' 'select_ln216' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 312 [1/1] (0.85ns)   --->   "%err_40 = sub i7 %dx_9, i7 %zext_ln211_1" [HLS-benchmarks/Inter-Block/los/los.cpp:233]   --->   Operation 312 'sub' 'err_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [2/2] (2.69ns)   --->   "%call_ln233 = call void @los_Pipeline_VITIS_LOOP_235_10, i7 %err_40, i4 %trunc_ln211, i6 %trunc_ln222, i6 %sub_ln211_1, i6 %sub_ln211, i2 %select_ln216, i7 %dx_9, i32 %obstacles_4, i32 %sight_4_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:233]   --->   Operation 313 'call' 'call_ln233' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 7> <Delay = 1.29>
ST_20 : Operation 314 [1/2] (1.29ns)   --->   "%call_ln233 = call void @los_Pipeline_VITIS_LOOP_235_10, i7 %err_40, i4 %trunc_ln211, i6 %trunc_ln222, i6 %sub_ln211_1, i6 %sub_ln211, i2 %select_ln216, i7 %dx_9, i32 %obstacles_4, i32 %sight_4_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:233]   --->   Operation 314 'call' 'call_ln233' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 8> <Delay = 2.43>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_4_VITIS_LOOP_212_9_str"   --->   Operation 315 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 316 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%p_mid4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln211, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 317 'bitconcatenate' 'p_mid4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i7 %select_ln211" [HLS-benchmarks/Inter-Block/los/los.cpp:212]   --->   Operation 318 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%sight_4_1_loc_load = load i32 %sight_4_1_loc"   --->   Operation 319 'load' 'sight_4_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (1.14ns)   --->   "%icmp_ln252 = icmp_eq  i32 %sight_4_1_loc_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:252]   --->   Operation 320 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln252, void %for.inc350, void %if.then344" [HLS-benchmarks/Inter-Block/los/los.cpp:252]   --->   Operation 321 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.93ns)   --->   "%add_ln253 = add i10 %zext_ln212, i10 %p_mid4" [HLS-benchmarks/Inter-Block/los/los.cpp:253]   --->   Operation 322 'add' 'add_ln253' <Predicate = (icmp_ln252)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i10 %add_ln253" [HLS-benchmarks/Inter-Block/los/los.cpp:253]   --->   Operation 323 'zext' 'zext_ln253' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.00ns)   --->   "%results_4_addr = getelementptr i32 %results_4, i64 0, i64 %zext_ln253" [HLS-benchmarks/Inter-Block/los/los.cpp:253]   --->   Operation 324 'getelementptr' 'results_4_addr' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_21 : Operation 325 [1/1] (1.29ns)   --->   "%store_ln253 = store i32 1, i10 %results_4_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:253]   --->   Operation 325 'store' 'store_ln253' <Predicate = (icmp_ln252)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln253 = br void %for.inc350" [HLS-benchmarks/Inter-Block/los/los.cpp:253]   --->   Operation 326 'br' 'br_ln253' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.85ns)   --->   "%x_pixel_10 = add i7 %select_ln211, i7 1" [HLS-benchmarks/Inter-Block/los/los.cpp:212]   --->   Operation 327 'add' 'x_pixel_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [1/1] (0.46ns)   --->   "%store_ln211 = store i11 %add_ln211, i11 %indvar_flatten39" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 328 'store' 'store_ln211' <Predicate = true> <Delay = 0.46>
ST_21 : Operation 329 [1/1] (0.46ns)   --->   "%store_ln211 = store i5 %select_ln211_1, i5 %y_pixel_4" [HLS-benchmarks/Inter-Block/los/los.cpp:211]   --->   Operation 329 'store' 'store_ln211' <Predicate = true> <Delay = 0.46>
ST_21 : Operation 330 [1/1] (0.46ns)   --->   "%store_ln212 = store i7 %x_pixel_10, i7 %x_pixel_7" [HLS-benchmarks/Inter-Block/los/los.cpp:212]   --->   Operation 330 'store' 'store_ln212' <Predicate = true> <Delay = 0.46>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln212 = br void %for.body288" [HLS-benchmarks/Inter-Block/los/los.cpp:212]   --->   Operation 331 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>

State 22 <SV = 6> <Delay = 2.46>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%indvar_flatten49_load = load i11 %indvar_flatten49" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 332 'load' 'indvar_flatten49_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.96ns)   --->   "%icmp_ln258 = icmp_eq  i11 %indvar_flatten49_load, i11 1024" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 333 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 334 [1/1] (0.96ns)   --->   "%add_ln258 = add i11 %indvar_flatten49_load, i11 1" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 334 'add' 'add_ln258' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln258 = br i1 %icmp_ln258, void %for.inc430, void %for.body442.preheader" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 335 'br' 'br_ln258' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%x_pixel_9_load = load i7 %x_pixel_9" [HLS-benchmarks/Inter-Block/los/los.cpp:259]   --->   Operation 336 'load' 'x_pixel_9_load' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%y_pixel_5_load = load i5 %y_pixel_5" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 337 'load' 'y_pixel_5_load' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.85ns)   --->   "%icmp_ln259 = icmp_eq  i7 %x_pixel_9_load, i7 64" [HLS-benchmarks/Inter-Block/los/los.cpp:259]   --->   Operation 338 'icmp' 'icmp_ln259' <Predicate = (!icmp_ln258)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 339 [1/1] (0.37ns)   --->   "%select_ln258 = select i1 %icmp_ln259, i7 0, i7 %x_pixel_9_load" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 339 'select' 'select_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 340 [1/1] (0.82ns)   --->   "%add_ln258_1 = add i5 %y_pixel_5_load, i5 1" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 340 'add' 'add_ln258_1' <Predicate = (!icmp_ln258)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [1/1] (0.34ns)   --->   "%select_ln258_1 = select i1 %icmp_ln259, i5 %add_ln258_1, i5 %y_pixel_5_load" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 341 'select' 'select_ln258_1' <Predicate = (!icmp_ln258)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i5 %select_ln258_1" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 342 'zext' 'zext_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.84ns)   --->   "%sub_ln258 = sub i6 32, i6 %zext_ln258" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 343 'sub' 'sub_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i5 %select_ln258_1" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 344 'trunc' 'trunc_ln258' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln258, i32 5, i32 6" [HLS-benchmarks/Inter-Block/los/los.cpp:264]   --->   Operation 345 'partselect' 'tmp_5' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (0.62ns)   --->   "%icmp_ln264 = icmp_eq  i2 %tmp_5, i2 0" [HLS-benchmarks/Inter-Block/los/los.cpp:264]   --->   Operation 346 'icmp' 'icmp_ln264' <Predicate = (!icmp_ln258)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/1] (0.85ns)   --->   "%dx_10 = sub i7 32, i7 %select_ln258" [HLS-benchmarks/Inter-Block/los/los.cpp:266]   --->   Operation 347 'sub' 'dx_10' <Predicate = (!icmp_ln258)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i7 %select_ln258" [HLS-benchmarks/Inter-Block/los/los.cpp:269]   --->   Operation 348 'trunc' 'trunc_ln269' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node dx_11)   --->   "%xor_ln264 = xor i6 %trunc_ln269, i6 32" [HLS-benchmarks/Inter-Block/los/los.cpp:264]   --->   Operation 349 'xor' 'xor_ln264' <Predicate = (!icmp_ln258)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node dx_11)   --->   "%sext_ln264 = sext i6 %xor_ln264" [HLS-benchmarks/Inter-Block/los/los.cpp:264]   --->   Operation 350 'sext' 'sext_ln264' <Predicate = (!icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 351 [1/1] (0.37ns) (out node of the LUT)   --->   "%dx_11 = select i1 %icmp_ln264, i7 %dx_10, i7 %sext_ln264" [HLS-benchmarks/Inter-Block/los/los.cpp:264]   --->   Operation 351 'select' 'dx_11' <Predicate = (!icmp_ln258)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%x_pixel_11 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:306]   --->   Operation 352 'alloca' 'x_pixel_11' <Predicate = (icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%y_pixel_6 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 353 'alloca' 'y_pixel_6' <Predicate = (icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 354 'alloca' 'indvar_flatten59' <Predicate = (icmp_ln258)> <Delay = 0.00>
ST_22 : Operation 355 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten59"   --->   Operation 355 'store' 'store_ln0' <Predicate = (icmp_ln258)> <Delay = 0.46>
ST_22 : Operation 356 [1/1] (0.46ns)   --->   "%store_ln305 = store i5 0, i5 %y_pixel_6" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 356 'store' 'store_ln305' <Predicate = (icmp_ln258)> <Delay = 0.46>
ST_22 : Operation 357 [1/1] (0.46ns)   --->   "%store_ln306 = store i7 0, i7 %x_pixel_11" [HLS-benchmarks/Inter-Block/los/los.cpp:306]   --->   Operation 357 'store' 'store_ln306' <Predicate = (icmp_ln258)> <Delay = 0.46>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.body442" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 358 'br' 'br_ln305' <Predicate = (icmp_ln258)> <Delay = 0.00>

State 23 <SV = 7> <Delay = 3.54>
ST_23 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i6 %sub_ln258" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 359 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 360 [1/1] (0.84ns)   --->   "%sub_ln258_1 = sub i6 0, i6 %sub_ln258" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 360 'sub' 'sub_ln258_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 361 [1/1] (0.34ns)   --->   "%select_ln263 = select i1 %icmp_ln264, i2 1, i2 3" [HLS-benchmarks/Inter-Block/los/los.cpp:263]   --->   Operation 361 'select' 'select_ln263' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 362 [1/1] (0.85ns)   --->   "%err_41 = sub i7 %dx_11, i7 %zext_ln258_1" [HLS-benchmarks/Inter-Block/los/los.cpp:280]   --->   Operation 362 'sub' 'err_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 363 [2/2] (2.69ns)   --->   "%call_ln258 = call void @los_Pipeline_VITIS_LOOP_282_12, i4 %trunc_ln258, i6 %trunc_ln269, i7 %err_41, i6 %sub_ln258_1, i6 %sub_ln258, i2 %select_ln263, i7 %dx_11, i32 %obstacles_5, i32 %sight_5_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 363 'call' 'call_ln258' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 8> <Delay = 1.29>
ST_24 : Operation 364 [1/2] (1.29ns)   --->   "%call_ln258 = call void @los_Pipeline_VITIS_LOOP_282_12, i4 %trunc_ln258, i6 %trunc_ln269, i7 %err_41, i6 %sub_ln258_1, i6 %sub_ln258, i2 %select_ln263, i7 %dx_11, i32 %obstacles_5, i32 %sight_5_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 364 'call' 'call_ln258' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 9> <Delay = 2.43>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_5_VITIS_LOOP_259_11_str"   --->   Operation 365 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 366 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 367 [1/1] (0.00ns)   --->   "%p_mid5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln258, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 367 'bitconcatenate' 'p_mid5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i7 %select_ln258" [HLS-benchmarks/Inter-Block/los/los.cpp:259]   --->   Operation 368 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%sight_5_1_loc_load = load i32 %sight_5_1_loc"   --->   Operation 369 'load' 'sight_5_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [1/1] (1.14ns)   --->   "%icmp_ln299 = icmp_eq  i32 %sight_5_1_loc_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:299]   --->   Operation 370 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %for.inc427, void %if.then421" [HLS-benchmarks/Inter-Block/los/los.cpp:299]   --->   Operation 371 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [1/1] (0.93ns)   --->   "%add_ln300 = add i10 %zext_ln259, i10 %p_mid5" [HLS-benchmarks/Inter-Block/los/los.cpp:300]   --->   Operation 372 'add' 'add_ln300' <Predicate = (icmp_ln299)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i10 %add_ln300" [HLS-benchmarks/Inter-Block/los/los.cpp:300]   --->   Operation 373 'zext' 'zext_ln300' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_25 : Operation 374 [1/1] (0.00ns)   --->   "%results_5_addr = getelementptr i32 %results_5, i64 0, i64 %zext_ln300" [HLS-benchmarks/Inter-Block/los/los.cpp:300]   --->   Operation 374 'getelementptr' 'results_5_addr' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_25 : Operation 375 [1/1] (1.29ns)   --->   "%store_ln300 = store i32 1, i10 %results_5_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:300]   --->   Operation 375 'store' 'store_ln300' <Predicate = (icmp_ln299)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.inc427" [HLS-benchmarks/Inter-Block/los/los.cpp:300]   --->   Operation 376 'br' 'br_ln300' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_25 : Operation 377 [1/1] (0.85ns)   --->   "%x_pixel_12 = add i7 %select_ln258, i7 1" [HLS-benchmarks/Inter-Block/los/los.cpp:259]   --->   Operation 377 'add' 'x_pixel_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 378 [1/1] (0.46ns)   --->   "%store_ln258 = store i11 %add_ln258, i11 %indvar_flatten49" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 378 'store' 'store_ln258' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 379 [1/1] (0.46ns)   --->   "%store_ln258 = store i5 %select_ln258_1, i5 %y_pixel_5" [HLS-benchmarks/Inter-Block/los/los.cpp:258]   --->   Operation 379 'store' 'store_ln258' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 380 [1/1] (0.46ns)   --->   "%store_ln259 = store i7 %x_pixel_12, i7 %x_pixel_9" [HLS-benchmarks/Inter-Block/los/los.cpp:259]   --->   Operation 380 'store' 'store_ln259' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.body365" [HLS-benchmarks/Inter-Block/los/los.cpp:259]   --->   Operation 381 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>

State 26 <SV = 7> <Delay = 2.46>
ST_26 : Operation 382 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i11 %indvar_flatten59" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 382 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 383 [1/1] (0.96ns)   --->   "%icmp_ln305 = icmp_eq  i11 %indvar_flatten59_load, i11 1024" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 383 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 384 [1/1] (0.96ns)   --->   "%add_ln305 = add i11 %indvar_flatten59_load, i11 1" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 384 'add' 'add_ln305' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %icmp_ln305, void %for.inc507, void %for.body519.preheader" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 385 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 386 [1/1] (0.00ns)   --->   "%x_pixel_11_load = load i7 %x_pixel_11" [HLS-benchmarks/Inter-Block/los/los.cpp:306]   --->   Operation 386 'load' 'x_pixel_11_load' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 387 [1/1] (0.00ns)   --->   "%y_pixel_6_load = load i5 %y_pixel_6" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 387 'load' 'y_pixel_6_load' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 388 [1/1] (0.85ns)   --->   "%icmp_ln306 = icmp_eq  i7 %x_pixel_11_load, i7 64" [HLS-benchmarks/Inter-Block/los/los.cpp:306]   --->   Operation 388 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln305)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 389 [1/1] (0.37ns)   --->   "%select_ln305 = select i1 %icmp_ln306, i7 0, i7 %x_pixel_11_load" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 389 'select' 'select_ln305' <Predicate = (!icmp_ln305)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 390 [1/1] (0.82ns)   --->   "%add_ln305_1 = add i5 %y_pixel_6_load, i5 1" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 390 'add' 'add_ln305_1' <Predicate = (!icmp_ln305)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [1/1] (0.34ns)   --->   "%select_ln305_1 = select i1 %icmp_ln306, i5 %add_ln305_1, i5 %y_pixel_6_load" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 391 'select' 'select_ln305_1' <Predicate = (!icmp_ln305)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i5 %select_ln305_1" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 392 'zext' 'zext_ln305' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 393 [1/1] (0.84ns)   --->   "%sub_ln305 = sub i6 32, i6 %zext_ln305" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 393 'sub' 'sub_ln305' <Predicate = (!icmp_ln305)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln305 = trunc i5 %select_ln305_1" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 394 'trunc' 'trunc_ln305' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln305, i32 5, i32 6" [HLS-benchmarks/Inter-Block/los/los.cpp:311]   --->   Operation 395 'partselect' 'tmp_6' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 396 [1/1] (0.62ns)   --->   "%icmp_ln311 = icmp_eq  i2 %tmp_6, i2 0" [HLS-benchmarks/Inter-Block/los/los.cpp:311]   --->   Operation 396 'icmp' 'icmp_ln311' <Predicate = (!icmp_ln305)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 397 [1/1] (0.85ns)   --->   "%dx_12 = sub i7 32, i7 %select_ln305" [HLS-benchmarks/Inter-Block/los/los.cpp:313]   --->   Operation 397 'sub' 'dx_12' <Predicate = (!icmp_ln305)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln316 = trunc i7 %select_ln305" [HLS-benchmarks/Inter-Block/los/los.cpp:316]   --->   Operation 398 'trunc' 'trunc_ln316' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node dx_13)   --->   "%xor_ln311 = xor i6 %trunc_ln316, i6 32" [HLS-benchmarks/Inter-Block/los/los.cpp:311]   --->   Operation 399 'xor' 'xor_ln311' <Predicate = (!icmp_ln305)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node dx_13)   --->   "%sext_ln311 = sext i6 %xor_ln311" [HLS-benchmarks/Inter-Block/los/los.cpp:311]   --->   Operation 400 'sext' 'sext_ln311' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 401 [1/1] (0.37ns) (out node of the LUT)   --->   "%dx_13 = select i1 %icmp_ln311, i7 %dx_12, i7 %sext_ln311" [HLS-benchmarks/Inter-Block/los/los.cpp:311]   --->   Operation 401 'select' 'dx_13' <Predicate = (!icmp_ln305)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 402 [1/1] (0.00ns)   --->   "%x_pixel_13 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:353]   --->   Operation 402 'alloca' 'x_pixel_13' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 403 [1/1] (0.00ns)   --->   "%y_pixel_7 = alloca i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 403 'alloca' 'y_pixel_7' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 404 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 404 'alloca' 'indvar_flatten69' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_26 : Operation 405 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten69"   --->   Operation 405 'store' 'store_ln0' <Predicate = (icmp_ln305)> <Delay = 0.46>
ST_26 : Operation 406 [1/1] (0.46ns)   --->   "%store_ln352 = store i5 0, i5 %y_pixel_7" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 406 'store' 'store_ln352' <Predicate = (icmp_ln305)> <Delay = 0.46>
ST_26 : Operation 407 [1/1] (0.46ns)   --->   "%store_ln353 = store i7 0, i7 %x_pixel_13" [HLS-benchmarks/Inter-Block/los/los.cpp:353]   --->   Operation 407 'store' 'store_ln353' <Predicate = (icmp_ln305)> <Delay = 0.46>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln352 = br void %for.body519" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 408 'br' 'br_ln352' <Predicate = (icmp_ln305)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 3.54>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln305_1 = zext i6 %sub_ln305" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 409 'zext' 'zext_ln305_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 410 [1/1] (0.84ns)   --->   "%sub_ln305_1 = sub i6 0, i6 %sub_ln305" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 410 'sub' 'sub_ln305_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (0.34ns)   --->   "%select_ln311 = select i1 %icmp_ln311, i2 1, i2 3" [HLS-benchmarks/Inter-Block/los/los.cpp:311]   --->   Operation 411 'select' 'select_ln311' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 412 [1/1] (0.85ns)   --->   "%err_42 = sub i7 %dx_13, i7 %zext_ln305_1" [HLS-benchmarks/Inter-Block/los/los.cpp:327]   --->   Operation 412 'sub' 'err_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 413 [2/2] (2.69ns)   --->   "%call_ln316 = call void @los_Pipeline_VITIS_LOOP_329_14, i6 %trunc_ln316, i4 %trunc_ln305, i7 %err_42, i6 %sub_ln305_1, i6 %sub_ln305, i2 %select_ln311, i7 %dx_13, i32 %obstacles_6, i32 %sight_6_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:316]   --->   Operation 413 'call' 'call_ln316' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 9> <Delay = 1.29>
ST_28 : Operation 414 [1/2] (1.29ns)   --->   "%call_ln316 = call void @los_Pipeline_VITIS_LOOP_329_14, i6 %trunc_ln316, i4 %trunc_ln305, i7 %err_42, i6 %sub_ln305_1, i6 %sub_ln305, i2 %select_ln311, i7 %dx_13, i32 %obstacles_6, i32 %sight_6_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:316]   --->   Operation 414 'call' 'call_ln316' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 10> <Delay = 2.43>
ST_29 : Operation 415 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_6_VITIS_LOOP_306_13_str"   --->   Operation 415 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 416 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 416 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 417 [1/1] (0.00ns)   --->   "%p_mid6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln305, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 417 'bitconcatenate' 'p_mid6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i7 %select_ln305" [HLS-benchmarks/Inter-Block/los/los.cpp:306]   --->   Operation 418 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%sight_6_1_loc_load = load i32 %sight_6_1_loc"   --->   Operation 419 'load' 'sight_6_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 420 [1/1] (1.14ns)   --->   "%icmp_ln346 = icmp_eq  i32 %sight_6_1_loc_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:346]   --->   Operation 420 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln346 = br i1 %icmp_ln346, void %for.inc504, void %if.then498" [HLS-benchmarks/Inter-Block/los/los.cpp:346]   --->   Operation 421 'br' 'br_ln346' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 422 [1/1] (0.93ns)   --->   "%add_ln347 = add i10 %zext_ln306, i10 %p_mid6" [HLS-benchmarks/Inter-Block/los/los.cpp:347]   --->   Operation 422 'add' 'add_ln347' <Predicate = (icmp_ln346)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i10 %add_ln347" [HLS-benchmarks/Inter-Block/los/los.cpp:347]   --->   Operation 423 'zext' 'zext_ln347' <Predicate = (icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 424 [1/1] (0.00ns)   --->   "%results_6_addr = getelementptr i32 %results_6, i64 0, i64 %zext_ln347" [HLS-benchmarks/Inter-Block/los/los.cpp:347]   --->   Operation 424 'getelementptr' 'results_6_addr' <Predicate = (icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (1.29ns)   --->   "%store_ln347 = store i32 1, i10 %results_6_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:347]   --->   Operation 425 'store' 'store_ln347' <Predicate = (icmp_ln346)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln347 = br void %for.inc504" [HLS-benchmarks/Inter-Block/los/los.cpp:347]   --->   Operation 426 'br' 'br_ln347' <Predicate = (icmp_ln346)> <Delay = 0.00>
ST_29 : Operation 427 [1/1] (0.85ns)   --->   "%x_pixel_14 = add i7 %select_ln305, i7 1" [HLS-benchmarks/Inter-Block/los/los.cpp:306]   --->   Operation 427 'add' 'x_pixel_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [1/1] (0.46ns)   --->   "%store_ln305 = store i11 %add_ln305, i11 %indvar_flatten59" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 428 'store' 'store_ln305' <Predicate = true> <Delay = 0.46>
ST_29 : Operation 429 [1/1] (0.46ns)   --->   "%store_ln305 = store i5 %select_ln305_1, i5 %y_pixel_6" [HLS-benchmarks/Inter-Block/los/los.cpp:305]   --->   Operation 429 'store' 'store_ln305' <Predicate = true> <Delay = 0.46>
ST_29 : Operation 430 [1/1] (0.46ns)   --->   "%store_ln306 = store i7 %x_pixel_14, i7 %x_pixel_11" [HLS-benchmarks/Inter-Block/los/los.cpp:306]   --->   Operation 430 'store' 'store_ln306' <Predicate = true> <Delay = 0.46>
ST_29 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.body442" [HLS-benchmarks/Inter-Block/los/los.cpp:306]   --->   Operation 431 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>

State 30 <SV = 8> <Delay = 2.46>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i11 %indvar_flatten69" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 432 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 433 [1/1] (0.96ns)   --->   "%icmp_ln352 = icmp_eq  i11 %indvar_flatten69_load, i11 1024" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 433 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 434 [1/1] (0.96ns)   --->   "%add_ln352 = add i11 %indvar_flatten69_load, i11 1" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 434 'add' 'add_ln352' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln352 = br i1 %icmp_ln352, void %for.inc584, void %for.end586" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 435 'br' 'br_ln352' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 436 [1/1] (0.00ns)   --->   "%x_pixel_13_load = load i7 %x_pixel_13" [HLS-benchmarks/Inter-Block/los/los.cpp:353]   --->   Operation 436 'load' 'x_pixel_13_load' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%y_pixel_7_load = load i5 %y_pixel_7" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 437 'load' 'y_pixel_7_load' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_30 : Operation 438 [1/1] (0.85ns)   --->   "%icmp_ln353 = icmp_eq  i7 %x_pixel_13_load, i7 64" [HLS-benchmarks/Inter-Block/los/los.cpp:353]   --->   Operation 438 'icmp' 'icmp_ln353' <Predicate = (!icmp_ln352)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 439 [1/1] (0.37ns)   --->   "%select_ln352 = select i1 %icmp_ln353, i7 0, i7 %x_pixel_13_load" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 439 'select' 'select_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 440 [1/1] (0.82ns)   --->   "%add_ln352_1 = add i5 %y_pixel_7_load, i5 1" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 440 'add' 'add_ln352_1' <Predicate = (!icmp_ln352)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 441 [1/1] (0.34ns)   --->   "%select_ln352_1 = select i1 %icmp_ln353, i5 %add_ln352_1, i5 %y_pixel_7_load" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 441 'select' 'select_ln352_1' <Predicate = (!icmp_ln352)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i5 %select_ln352_1" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 442 'zext' 'zext_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.84ns)   --->   "%sub_ln352 = sub i6 32, i6 %zext_ln352" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 443 'sub' 'sub_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 444 [1/1] (0.00ns)   --->   "%trunc_ln352 = trunc i5 %select_ln352_1" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 444 'trunc' 'trunc_ln352' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_30 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln352, i32 5, i32 6" [HLS-benchmarks/Inter-Block/los/los.cpp:358]   --->   Operation 445 'partselect' 'tmp_7' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_30 : Operation 446 [1/1] (0.62ns)   --->   "%icmp_ln358 = icmp_eq  i2 %tmp_7, i2 0" [HLS-benchmarks/Inter-Block/los/los.cpp:358]   --->   Operation 446 'icmp' 'icmp_ln358' <Predicate = (!icmp_ln352)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 447 [1/1] (0.85ns)   --->   "%dx_14 = sub i7 32, i7 %select_ln352" [HLS-benchmarks/Inter-Block/los/los.cpp:360]   --->   Operation 447 'sub' 'dx_14' <Predicate = (!icmp_ln352)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln363 = trunc i7 %select_ln352" [HLS-benchmarks/Inter-Block/los/los.cpp:363]   --->   Operation 448 'trunc' 'trunc_ln363' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_30 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node dx_15)   --->   "%xor_ln358 = xor i6 %trunc_ln363, i6 32" [HLS-benchmarks/Inter-Block/los/los.cpp:358]   --->   Operation 449 'xor' 'xor_ln358' <Predicate = (!icmp_ln352)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node dx_15)   --->   "%sext_ln358 = sext i6 %xor_ln358" [HLS-benchmarks/Inter-Block/los/los.cpp:358]   --->   Operation 450 'sext' 'sext_ln358' <Predicate = (!icmp_ln352)> <Delay = 0.00>
ST_30 : Operation 451 [1/1] (0.37ns) (out node of the LUT)   --->   "%dx_15 = select i1 %icmp_ln358, i7 %dx_14, i7 %sext_ln358" [HLS-benchmarks/Inter-Block/los/los.cpp:358]   --->   Operation 451 'select' 'dx_15' <Predicate = (!icmp_ln352)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 452 [1/1] (0.00ns)   --->   "%ret_ln397 = ret" [HLS-benchmarks/Inter-Block/los/los.cpp:397]   --->   Operation 452 'ret' 'ret_ln397' <Predicate = (icmp_ln352)> <Delay = 0.00>

State 31 <SV = 9> <Delay = 3.54>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln352_1 = zext i6 %sub_ln352" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 453 'zext' 'zext_ln352_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 454 [1/1] (0.84ns)   --->   "%sub_ln352_1 = sub i6 0, i6 %sub_ln352" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 454 'sub' 'sub_ln352_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 455 [1/1] (0.34ns)   --->   "%select_ln358 = select i1 %icmp_ln358, i2 1, i2 3" [HLS-benchmarks/Inter-Block/los/los.cpp:358]   --->   Operation 455 'select' 'select_ln358' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 456 [1/1] (0.85ns)   --->   "%err_43 = sub i7 %dx_15, i7 %zext_ln352_1" [HLS-benchmarks/Inter-Block/los/los.cpp:374]   --->   Operation 456 'sub' 'err_43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 457 [2/2] (2.69ns)   --->   "%call_ln363 = call void @los_Pipeline_VITIS_LOOP_376_16, i6 %trunc_ln363, i4 %trunc_ln352, i7 %err_43, i6 %sub_ln352_1, i6 %sub_ln352, i2 %select_ln358, i7 %dx_15, i32 %obstacles_7, i32 %sight_7_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:363]   --->   Operation 457 'call' 'call_ln363' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 10> <Delay = 1.29>
ST_32 : Operation 458 [1/2] (1.29ns)   --->   "%call_ln363 = call void @los_Pipeline_VITIS_LOOP_376_16, i6 %trunc_ln363, i4 %trunc_ln352, i7 %err_43, i6 %sub_ln352_1, i6 %sub_ln352, i2 %select_ln358, i7 %dx_15, i32 %obstacles_7, i32 %sight_7_1_loc" [HLS-benchmarks/Inter-Block/los/los.cpp:363]   --->   Operation 458 'call' 'call_ln363' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 11> <Delay = 2.43>
ST_33 : Operation 459 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_7_VITIS_LOOP_353_15_str"   --->   Operation 459 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 460 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 460 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 461 [1/1] (0.00ns)   --->   "%p_mid7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln352, i6 0" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 461 'bitconcatenate' 'p_mid7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i7 %select_ln352" [HLS-benchmarks/Inter-Block/los/los.cpp:353]   --->   Operation 462 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 463 [1/1] (0.00ns)   --->   "%sight_7_1_loc_load = load i32 %sight_7_1_loc"   --->   Operation 463 'load' 'sight_7_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 464 [1/1] (1.14ns)   --->   "%icmp_ln393 = icmp_eq  i32 %sight_7_1_loc_load, i32 1" [HLS-benchmarks/Inter-Block/los/los.cpp:393]   --->   Operation 464 'icmp' 'icmp_ln393' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln393 = br i1 %icmp_ln393, void %for.inc581, void %if.then575" [HLS-benchmarks/Inter-Block/los/los.cpp:393]   --->   Operation 465 'br' 'br_ln393' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 466 [1/1] (0.93ns)   --->   "%add_ln394 = add i10 %zext_ln353, i10 %p_mid7" [HLS-benchmarks/Inter-Block/los/los.cpp:394]   --->   Operation 466 'add' 'add_ln394' <Predicate = (icmp_ln393)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln394 = zext i10 %add_ln394" [HLS-benchmarks/Inter-Block/los/los.cpp:394]   --->   Operation 467 'zext' 'zext_ln394' <Predicate = (icmp_ln393)> <Delay = 0.00>
ST_33 : Operation 468 [1/1] (0.00ns)   --->   "%results_7_addr = getelementptr i32 %results_7, i64 0, i64 %zext_ln394" [HLS-benchmarks/Inter-Block/los/los.cpp:394]   --->   Operation 468 'getelementptr' 'results_7_addr' <Predicate = (icmp_ln393)> <Delay = 0.00>
ST_33 : Operation 469 [1/1] (1.29ns)   --->   "%store_ln394 = store i32 1, i10 %results_7_addr" [HLS-benchmarks/Inter-Block/los/los.cpp:394]   --->   Operation 469 'store' 'store_ln394' <Predicate = (icmp_ln393)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln394 = br void %for.inc581" [HLS-benchmarks/Inter-Block/los/los.cpp:394]   --->   Operation 470 'br' 'br_ln394' <Predicate = (icmp_ln393)> <Delay = 0.00>
ST_33 : Operation 471 [1/1] (0.85ns)   --->   "%x_pixel_15 = add i7 %select_ln352, i7 1" [HLS-benchmarks/Inter-Block/los/los.cpp:353]   --->   Operation 471 'add' 'x_pixel_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 472 [1/1] (0.46ns)   --->   "%store_ln352 = store i11 %add_ln352, i11 %indvar_flatten69" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 472 'store' 'store_ln352' <Predicate = true> <Delay = 0.46>
ST_33 : Operation 473 [1/1] (0.46ns)   --->   "%store_ln352 = store i5 %select_ln352_1, i5 %y_pixel_7" [HLS-benchmarks/Inter-Block/los/los.cpp:352]   --->   Operation 473 'store' 'store_ln352' <Predicate = true> <Delay = 0.46>
ST_33 : Operation 474 [1/1] (0.46ns)   --->   "%store_ln353 = store i7 %x_pixel_15, i7 %x_pixel_13" [HLS-benchmarks/Inter-Block/los/los.cpp:353]   --->   Operation 474 'store' 'store_ln353' <Predicate = true> <Delay = 0.46>
ST_33 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln353 = br void %for.body519" [HLS-benchmarks/Inter-Block/los/los.cpp:353]   --->   Operation 475 'br' 'br_ln353' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 11 bit ('indvar_flatten') [19]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [61]  (0.460 ns)

 <State 2>: 2.467ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_load', HLS-benchmarks/Inter-Block/los/los.cpp:25) on local variable 'x_pixel', HLS-benchmarks/Inter-Block/los/los.cpp:25 [71]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln25', HLS-benchmarks/Inter-Block/los/los.cpp:25) [75]  (0.856 ns)
	'select' operation 7 bit ('select_ln24', HLS-benchmarks/Inter-Block/los/los.cpp:24) [76]  (0.378 ns)
	'sub' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:32) [88]  (0.856 ns)
	'select' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:30) [92]  (0.378 ns)

 <State 3>: 3.546ns
The critical path consists of the following:
	'sub' operation 7 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:46) [94]  (0.856 ns)
	'call' operation 0 bit ('call_ln46', HLS-benchmarks/Inter-Block/los/los.cpp:46) to 'los_Pipeline_VITIS_LOOP_48_2' [95]  (2.691 ns)

 <State 4>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln46', HLS-benchmarks/Inter-Block/los/los.cpp:46) to 'los_Pipeline_VITIS_LOOP_48_2' [95]  (1.290 ns)

 <State 5>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_0_1_loc_load') on local variable 'sight_0_1_loc' [96]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln64', HLS-benchmarks/Inter-Block/los/los.cpp:64) [97]  (1.142 ns)
	'store' operation 0 bit ('store_ln65', HLS-benchmarks/Inter-Block/los/los.cpp:65) of constant 1 on array 'results_0' [103]  (1.297 ns)

 <State 6>: 2.467ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_1_load', HLS-benchmarks/Inter-Block/los/los.cpp:71) on local variable 'x_pixel', HLS-benchmarks/Inter-Block/los/los.cpp:71 [125]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln71', HLS-benchmarks/Inter-Block/los/los.cpp:71) [129]  (0.856 ns)
	'select' operation 7 bit ('select_ln70', HLS-benchmarks/Inter-Block/los/los.cpp:70) [130]  (0.378 ns)
	'sub' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:78) [142]  (0.856 ns)
	'select' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:76) [146]  (0.378 ns)

 <State 7>: 3.546ns
The critical path consists of the following:
	'sub' operation 7 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:92) [148]  (0.856 ns)
	'call' operation 0 bit ('call_ln92', HLS-benchmarks/Inter-Block/los/los.cpp:92) to 'los_Pipeline_VITIS_LOOP_94_4' [149]  (2.691 ns)

 <State 8>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln92', HLS-benchmarks/Inter-Block/los/los.cpp:92) to 'los_Pipeline_VITIS_LOOP_94_4' [149]  (1.290 ns)

 <State 9>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_1_1_loc_load') on local variable 'sight_1_1_loc' [150]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln111', HLS-benchmarks/Inter-Block/los/los.cpp:111) [151]  (1.142 ns)
	'store' operation 0 bit ('store_ln112', HLS-benchmarks/Inter-Block/los/los.cpp:112) of constant 1 on array 'results_1' [157]  (1.297 ns)

 <State 10>: 2.467ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_3_load', HLS-benchmarks/Inter-Block/los/los.cpp:118) on local variable 'x_pixel', HLS-benchmarks/Inter-Block/los/los.cpp:118 [179]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln118', HLS-benchmarks/Inter-Block/los/los.cpp:118) [183]  (0.856 ns)
	'select' operation 7 bit ('select_ln117', HLS-benchmarks/Inter-Block/los/los.cpp:117) [184]  (0.378 ns)
	'sub' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:125) [196]  (0.856 ns)
	'select' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:123) [200]  (0.378 ns)

 <State 11>: 3.546ns
The critical path consists of the following:
	'sub' operation 7 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:139) [202]  (0.856 ns)
	'call' operation 0 bit ('call_ln139', HLS-benchmarks/Inter-Block/los/los.cpp:139) to 'los_Pipeline_VITIS_LOOP_141_6' [203]  (2.691 ns)

 <State 12>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln139', HLS-benchmarks/Inter-Block/los/los.cpp:139) to 'los_Pipeline_VITIS_LOOP_141_6' [203]  (1.290 ns)

 <State 13>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_2_1_loc_load') on local variable 'sight_2_1_loc' [204]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln158', HLS-benchmarks/Inter-Block/los/los.cpp:158) [205]  (1.142 ns)
	'store' operation 0 bit ('store_ln159', HLS-benchmarks/Inter-Block/los/los.cpp:159) of constant 1 on array 'results_2' [211]  (1.297 ns)

 <State 14>: 2.467ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_5_load', HLS-benchmarks/Inter-Block/los/los.cpp:165) on local variable 'x_pixel', HLS-benchmarks/Inter-Block/los/los.cpp:165 [233]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln165', HLS-benchmarks/Inter-Block/los/los.cpp:165) [237]  (0.856 ns)
	'select' operation 7 bit ('select_ln164', HLS-benchmarks/Inter-Block/los/los.cpp:164) [238]  (0.378 ns)
	'sub' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:172) [250]  (0.856 ns)
	'select' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:170) [254]  (0.378 ns)

 <State 15>: 3.546ns
The critical path consists of the following:
	'sub' operation 7 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:186) [256]  (0.856 ns)
	'call' operation 0 bit ('call_ln186', HLS-benchmarks/Inter-Block/los/los.cpp:186) to 'los_Pipeline_VITIS_LOOP_188_8' [257]  (2.691 ns)

 <State 16>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln186', HLS-benchmarks/Inter-Block/los/los.cpp:186) to 'los_Pipeline_VITIS_LOOP_188_8' [257]  (1.290 ns)

 <State 17>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_3_1_loc_load') on local variable 'sight_3_1_loc' [258]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln205', HLS-benchmarks/Inter-Block/los/los.cpp:205) [259]  (1.142 ns)
	'store' operation 0 bit ('store_ln206', HLS-benchmarks/Inter-Block/los/los.cpp:206) of constant 1 on array 'results_3' [265]  (1.297 ns)

 <State 18>: 2.467ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_7_load', HLS-benchmarks/Inter-Block/los/los.cpp:212) on local variable 'x_pixel', HLS-benchmarks/Inter-Block/los/los.cpp:212 [287]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln212', HLS-benchmarks/Inter-Block/los/los.cpp:212) [291]  (0.856 ns)
	'select' operation 7 bit ('select_ln211', HLS-benchmarks/Inter-Block/los/los.cpp:211) [292]  (0.378 ns)
	'sub' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:219) [304]  (0.856 ns)
	'select' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:217) [308]  (0.378 ns)

 <State 19>: 3.546ns
The critical path consists of the following:
	'sub' operation 7 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:233) [310]  (0.856 ns)
	'call' operation 0 bit ('call_ln233', HLS-benchmarks/Inter-Block/los/los.cpp:233) to 'los_Pipeline_VITIS_LOOP_235_10' [311]  (2.691 ns)

 <State 20>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln233', HLS-benchmarks/Inter-Block/los/los.cpp:233) to 'los_Pipeline_VITIS_LOOP_235_10' [311]  (1.290 ns)

 <State 21>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_4_1_loc_load') on local variable 'sight_4_1_loc' [312]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln252', HLS-benchmarks/Inter-Block/los/los.cpp:252) [313]  (1.142 ns)
	'store' operation 0 bit ('store_ln253', HLS-benchmarks/Inter-Block/los/los.cpp:253) of constant 1 on array 'results_4' [319]  (1.297 ns)

 <State 22>: 2.467ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_9_load', HLS-benchmarks/Inter-Block/los/los.cpp:259) on local variable 'x_pixel', HLS-benchmarks/Inter-Block/los/los.cpp:259 [341]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln259', HLS-benchmarks/Inter-Block/los/los.cpp:259) [345]  (0.856 ns)
	'select' operation 7 bit ('select_ln258', HLS-benchmarks/Inter-Block/los/los.cpp:258) [346]  (0.378 ns)
	'sub' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:266) [358]  (0.856 ns)
	'select' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:264) [362]  (0.378 ns)

 <State 23>: 3.546ns
The critical path consists of the following:
	'sub' operation 7 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:280) [364]  (0.856 ns)
	'call' operation 0 bit ('call_ln258', HLS-benchmarks/Inter-Block/los/los.cpp:258) to 'los_Pipeline_VITIS_LOOP_282_12' [365]  (2.691 ns)

 <State 24>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln258', HLS-benchmarks/Inter-Block/los/los.cpp:258) to 'los_Pipeline_VITIS_LOOP_282_12' [365]  (1.290 ns)

 <State 25>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_5_1_loc_load') on local variable 'sight_5_1_loc' [366]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln299', HLS-benchmarks/Inter-Block/los/los.cpp:299) [367]  (1.142 ns)
	'store' operation 0 bit ('store_ln300', HLS-benchmarks/Inter-Block/los/los.cpp:300) of constant 1 on array 'results_5' [373]  (1.297 ns)

 <State 26>: 2.467ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_11_load', HLS-benchmarks/Inter-Block/los/los.cpp:306) on local variable 'x_pixel', HLS-benchmarks/Inter-Block/los/los.cpp:306 [395]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln306', HLS-benchmarks/Inter-Block/los/los.cpp:306) [399]  (0.856 ns)
	'select' operation 7 bit ('select_ln305', HLS-benchmarks/Inter-Block/los/los.cpp:305) [400]  (0.378 ns)
	'sub' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:313) [412]  (0.856 ns)
	'select' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:311) [417]  (0.378 ns)

 <State 27>: 3.546ns
The critical path consists of the following:
	'sub' operation 7 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:327) [418]  (0.856 ns)
	'call' operation 0 bit ('call_ln316', HLS-benchmarks/Inter-Block/los/los.cpp:316) to 'los_Pipeline_VITIS_LOOP_329_14' [419]  (2.691 ns)

 <State 28>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln316', HLS-benchmarks/Inter-Block/los/los.cpp:316) to 'los_Pipeline_VITIS_LOOP_329_14' [419]  (1.290 ns)

 <State 29>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_6_1_loc_load') on local variable 'sight_6_1_loc' [420]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln346', HLS-benchmarks/Inter-Block/los/los.cpp:346) [421]  (1.142 ns)
	'store' operation 0 bit ('store_ln347', HLS-benchmarks/Inter-Block/los/los.cpp:347) of constant 1 on array 'results_6' [427]  (1.297 ns)

 <State 30>: 2.467ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_13_load', HLS-benchmarks/Inter-Block/los/los.cpp:353) on local variable 'x_pixel', HLS-benchmarks/Inter-Block/los/los.cpp:353 [449]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln353', HLS-benchmarks/Inter-Block/los/los.cpp:353) [453]  (0.856 ns)
	'select' operation 7 bit ('select_ln352', HLS-benchmarks/Inter-Block/los/los.cpp:352) [454]  (0.378 ns)
	'sub' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:360) [466]  (0.856 ns)
	'select' operation 7 bit ('dx', HLS-benchmarks/Inter-Block/los/los.cpp:358) [471]  (0.378 ns)

 <State 31>: 3.546ns
The critical path consists of the following:
	'sub' operation 7 bit ('err', HLS-benchmarks/Inter-Block/los/los.cpp:374) [472]  (0.856 ns)
	'call' operation 0 bit ('call_ln363', HLS-benchmarks/Inter-Block/los/los.cpp:363) to 'los_Pipeline_VITIS_LOOP_376_16' [473]  (2.691 ns)

 <State 32>: 1.290ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln363', HLS-benchmarks/Inter-Block/los/los.cpp:363) to 'los_Pipeline_VITIS_LOOP_376_16' [473]  (1.290 ns)

 <State 33>: 2.439ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_7_1_loc_load') on local variable 'sight_7_1_loc' [474]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln393', HLS-benchmarks/Inter-Block/los/los.cpp:393) [475]  (1.142 ns)
	'store' operation 0 bit ('store_ln394', HLS-benchmarks/Inter-Block/los/los.cpp:394) of constant 1 on array 'results_7' [481]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
