INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/clk_div_disp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/clk_div_time.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_time
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/hex_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/new/rising_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/new/stopwatch_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sources_1/imports/ee316/lab4/lab4.srcs/sources_1/new/time_mux_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noah/Documents/2018_spring/ee316/lab6/lab6.srcs/sim_1/new/tb_stopwatch_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_stopwatch_main
