An Risc-V CPU designed in VHDL for Xilinx FPGAs (Artix-7).

Adapted from an accumulator-based CPU design for WWU's ENGR433 class: [ethanjansen/engr433-cpu](https://github.com/ethanjansen/engr433-cpu)
ENGR 433: CPU Project in VHDL
