/* Copyright Statement:
 *
 * (C) 2020  Airoha Technology Corp. All rights reserved.
 *
 * This software/firmware and related documentation ("Airoha Software") are
 * protected under relevant copyright laws. The information contained herein
 * is confidential and proprietary to Airoha Technology Corp. ("Airoha") and/or its licensors.
 * Without the prior written permission of Airoha and/or its licensors,
 * any reproduction, modification, use or disclosure of Airoha Software,
 * and information contained herein, in whole or in part, shall be strictly prohibited.
 * You may only use, reproduce, modify, or distribute (as applicable) Airoha Software
 * if you have agreed to and been bound by the applicable license agreement with
 * Airoha ("License Agreement") and been granted explicit permission to do so within
 * the License Agreement ("Permitted User").  If you are not a Permitted User,
 * please cease any access or use of Airoha Software immediately.
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT AIROHA SOFTWARE RECEIVED FROM AIROHA AND/OR ITS REPRESENTATIVES
 * ARE PROVIDED TO RECEIVER ON AN "AS-IS" BASIS ONLY. AIROHA EXPRESSLY DISCLAIMS ANY AND ALL
 * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
 * NEITHER DOES AIROHA PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
 * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
 * SUPPLIED WITH AIROHA SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
 * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
 * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
 * CONTAINED IN AIROHA SOFTWARE. AIROHA SHALL ALSO NOT BE RESPONSIBLE FOR ANY AIROHA
 * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND AIROHA'S ENTIRE AND
 * CUMULATIVE LIABILITY WITH RESPECT TO AIROHA SOFTWARE RELEASED HEREUNDER WILL BE,
 * AT AIROHA'S OPTION, TO REVISE OR REPLACE AIROHA SOFTWARE AT ISSUE,
 * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
 * AIROHA FOR SUCH AIROHA SOFTWARE AT ISSUE.
 */

#ifndef __HAL_PMU_PLATFORM_H__
#define __HAL_PMU_PLATFORM_H__
#ifdef HAL_PMU_MODULE_ENABLED
#define PMU_BASE                     (0x0000)
#define PMU_PMU_HWCID                (PMU_BASE+0x0000)
#define PMU_IOCFG1                   (PMU_BASE+0x0002)
#define PMU_IOCFG2                   (PMU_BASE+0x0004)
#define PMU_IOCFG3                   (PMU_BASE+0x0006)
#define PMU_IOCFG4                   (PMU_BASE+0x0008)
#define PMU_IOCFG5                   (PMU_BASE+0x000A)
#define PMU_IOCFG6                   (PMU_BASE+0x000C)
#define PMU_DBGCTL0                  (PMU_BASE+0x000E)
#define PMU_DBGCTL1                  (PMU_BASE+0x0010)
#define PMU_DBGCTL2                  (PMU_BASE+0x0012)
#define PMU_CKCFG0                   (PMU_BASE+0x0014)
#define PMU_CKCFG1                   (PMU_BASE+0x0016)
#define PMU_CKCFG2                   (PMU_BASE+0x0018)
#define PMU_CKCFG3                   (PMU_BASE+0x001A)
#define PMU_I2C_OUT_TYPE             (PMU_BASE+0x001C)
#define PMU_RSTCFG0                  (PMU_BASE+0x001E)
#define PMU_RSTCFG1                  (PMU_BASE+0x0020)
#define PMU_RSTCFG3                  (PMU_BASE+0x0022)
#define PMU_VAUD18DRV_MODE           (PMU_BASE+0x0024)
#define PMU_EFUSE_RSV                (PMU_BASE+0x0026)
#define PMU_TESTKEY                  (PMU_BASE+0x0028)
#define PMU_CAP_LPSD_CON0            (PMU_BASE+0x002A)
#define PMU_CAP_LPSD_CON1            (PMU_BASE+0x002C)
#define PMU_AO_RSV                   (PMU_BASE+0x002E)
#define PMU_INT_CON0                 (PMU_BASE+0x0030)
#define PMU_INT_CON0_SET             (PMU_BASE+0x0032)
#define PMU_INT_CON0_CLR             (PMU_BASE+0x0034)
#define PMU_INT_CON1                 (PMU_BASE+0x0036)
#define PMU_INT_CON1_SET             (PMU_BASE+0x0038)
#define PMU_INT_CON1_CLR             (PMU_BASE+0x003A)
#define PMU_INT_MASK_CON0            (PMU_BASE+0x003C)
#define PMU_INT_MASK_CON0_SET        (PMU_BASE+0x003E)
#define PMU_INT_MASK_CON0_CLR        (PMU_BASE+0x0040)
#define PMU_INT_MASK_CON1            (PMU_BASE+0x0042)
#define PMU_INT_MASK_CON1_SET        (PMU_BASE+0x0044)
#define PMU_INT_MASK_CON1_CLR        (PMU_BASE+0x0046)
#define PMU_INT_STATUS0              (PMU_BASE+0x0048)
#define PMU_INT_STATUS1              (PMU_BASE+0x004A)
#define PMU_INT_RAW_STATUS0          (PMU_BASE+0x004C)
#define PMU_INT_RAW_STATUS1          (PMU_BASE+0x004E)
#define PMU_INT_MISC_CON             (PMU_BASE+0x0050)
#define PMU_PONSTS                   (PMU_BASE+0x0052)
#define PMU_POFFSTS_EN               (PMU_BASE+0x0054)
#define PMU_DBG_STS                  (PMU_BASE+0x0056)
#define PMU_PG_DEB_STS0              (PMU_BASE+0x0058)
#define PMU_THMSTS                   (PMU_BASE+0x005A)
#define PMU_TPO_CON0                 (PMU_BASE+0x005C)
#define PMU_TPO_CON1                 (PMU_BASE+0x005E)
#define PMU_TPO_CON2                 (PMU_BASE+0x0060)
#define PMU_TPO_CON3                 (PMU_BASE+0x0062)
#define PMU_TPO_CON4                 (PMU_BASE+0x0064)
#define PMU_TPO_CON5                 (PMU_BASE+0x0066)
#define PMU_TPO_CON6                 (PMU_BASE+0x0068)
#define PMU_TPO_CON7                 (PMU_BASE+0x006A)
#define PMU_TPO_STS                  (PMU_BASE+0x006C)
#define PMU_PWRHOLD                  (PMU_BASE+0x006E)
#define PMU_STRUP_CON0               (PMU_BASE+0x0070)
#define PMU_STRUP_CON1               (PMU_BASE+0x0072)
#define PMU_STRUP_Interface_ANA_CON0 (PMU_BASE+0x0074)
#define PMU_STRUP_Interface_ANA_CON1 (PMU_BASE+0x0076)
#define PMU_STRUP_Interface_ELR_0    (PMU_BASE+0x0078)
#define PMU_VREF_Interface_ANA_CON0  (PMU_BASE+0x007A)
#define PMU_VREF_Interface_ANA_CON1  (PMU_BASE+0x007C)
#define PMU_VREF_Interface_ANA_CON2  (PMU_BASE+0x007E)
#define PMU_VREF_Interface_ANA_CON3  (PMU_BASE+0x0080)
#define PMU_VREF_Interface_ELR_0     (PMU_BASE+0x0082)
#define PMU_VREF_Interface_ELR_1     (PMU_BASE+0x0084)
#define PMU_VREF_Interface_ELR_2     (PMU_BASE+0x0086)
#define PMU_VREF_Interface_ELR_3     (PMU_BASE+0x0088)
#define PMU_VREF_Interface_ELR_4     (PMU_BASE+0x008A)
#define PMU_VREF_Interface_ELR_5     (PMU_BASE+0x008C)
#define PMU_OSC32_ANA_CON0           (PMU_BASE+0x008E)
#define PMU_OSC32_ELR_0              (PMU_BASE+0x0090)
#define PMU_CHR_AO_CON0              (PMU_BASE+0x0100)
#define PMU_CHR_AO_CON1              (PMU_BASE+0x0102)
#define PMU_CHR_AO_DBG0              (PMU_BASE+0x0104)
#define PMU_CHR_AO_ICL_0             (PMU_BASE+0x0106)
#define PMU_CHR_AO_ICC_0             (PMU_BASE+0x0108)
#define PMU_CHR_AO_SYSLDO            (PMU_BASE+0x010A)
#define PMU_CHR_AO_ITERM             (PMU_BASE+0x010C)
#define PMU_CHR_AO_VCV               (PMU_BASE+0x010E)
#define PMU_CHR_AO_RSV               (PMU_BASE+0x0110)
#define PMU_LCHR_DIG_CON14           (PMU_BASE+0x0112)
#define PMU_LCHR_DIG_CON15           (PMU_BASE+0x0114)
#define PMU_LCHR_DIG_CON16           (PMU_BASE+0x0116)
#define PMU_LCHR_DIG_CON17           (PMU_BASE+0x0118)
#define PMU_CORE_CORE_ANA_AO_CON0    (PMU_BASE+0x011A)
#define PMU_CORE_CORE_AO_ELR_0       (PMU_BASE+0x011C)
#define PMU_CORE_CORE_AO_ELR_1       (PMU_BASE+0x011E)
#define PMU_CORE_CORE_AO_ELR_2       (PMU_BASE+0x0120)
#define PMU_CORE_CORE_AO_ELR_3       (PMU_BASE+0x0122)
#define PMU_CORE_CORE_AO_CTRL_0      (PMU_BASE+0x0124)
#define PMU_CORE_CORE_AO_CTRL_1      (PMU_BASE+0x0126)
#define PMU_TOP_CLK_TRIM_L           (PMU_BASE+0x0128)
#define PMU_TOP_CLK_TRIM_H           (PMU_BASE+0x012A)
#define PMU_VBUS_UART_CON0           (PMU_BASE+0x012C)
#define PMU_VBUS_UART_CON1           (PMU_BASE+0x012E)
#define PMU_VBUS_UART_CON2           (PMU_BASE+0x0130)
#define PMU_VBUS_UART_ER0            (PMU_BASE+0x0132)
#define PMU_VBUS_UART_ER1            (PMU_BASE+0x0134)
#define PMU_VBUS_UART_DIG0           (PMU_BASE+0x0136)
#define PMU_VBUS_UART_DIG1           (PMU_BASE+0x0138)
#define PMU_VBUS_UART_DIG2           (PMU_BASE+0x013A)
#define PMU_VBUS_UART_STS0           (PMU_BASE+0x013C)
#define PMU_VBUS_UART_STS1           (PMU_BASE+0x013E)
#define PMU_LDO_VA18_CON0            (PMU_BASE+0x0200)
#define PMU_LDO_VA18_CON1            (PMU_BASE+0x0202)
#define PMU_LDO_VLDO31_CON0          (PMU_BASE+0x0204)
#define PMU_LDO_VLDO31_CON1          (PMU_BASE+0x0206)
#define PMU_LDO_OCFB0                (PMU_BASE+0x0208)
#define PMU_LDO_AO_RSV_CON0          (PMU_BASE+0x020A)
#define PMU_LDO_AO_RSV_CON1          (PMU_BASE+0x020C)
#define PMU_LDO_TOP_CLK_DCM_CON0     (PMU_BASE+0x020E)
#define PMU_LDO_TOP_CLK_VA18_CON0    (PMU_BASE+0x0210)
#define PMU_LDO_TOP_CLK_VLDO31_CON0  (PMU_BASE+0x0212)
#define PMU_LDO_TOP_CLK_VSRAM_CON0   (PMU_BASE+0x0214)
#define PMU_LDO_VSRAM_CON0           (PMU_BASE+0x0216)
#define PMU_LDO_VSRAM_CON1           (PMU_BASE+0x0218)
#define PMU_LDO_SRAM_CON3            (PMU_BASE+0x021A)
#define PMU_LDO_SRAM_CON4            (PMU_BASE+0x021C)
#define PMU_VSRAM_SPW_CON0           (PMU_BASE+0x021E)
#define PMU_VSRAM_SPW_CON1           (PMU_BASE+0x0220)
#define PMU_VSRAM_SPW_CON2           (PMU_BASE+0x0222)
#define PMU_VDIG18_ANA_CON1          (PMU_BASE+0x0224)
#define PMU_LDOTOP_ANA_CON0          (PMU_BASE+0x0226)
#define PMU_LDOTOP_ANA_CON1          (PMU_BASE+0x0228)
#define PMU_LDOTOP_ANA_CON2          (PMU_BASE+0x022A)
#define PMU_VDIG18_ELR_0             (PMU_BASE+0x022C)
#define PMU_VDIG18_ELR_1             (PMU_BASE+0x022E)
#define PMU_LDOTOP_ELR_0             (PMU_BASE+0x0230)
#define PMU_LDOTOP_ELR_1             (PMU_BASE+0x0232)
#define PMU_LDOTOP_ANA_CON5          (PMU_BASE+0x0234)
#define PMU_LDOTOP_ANA_CON6          (PMU_BASE+0x0236)
#define PMU_LDOTOP_ELR_3             (PMU_BASE+0x0238)
#define PMU_BUCK_TOP_K_CON0          (PMU_BASE+0x0300)
#define PMU_BUCK_TOP_K_CON1          (PMU_BASE+0x0302)
#define PMU_BUCK_TOP_K_CON2          (PMU_BASE+0x0304)
#define PMU_BUCK_TOP_ELR0            (PMU_BASE+0x0306)
#define PMU_BUCK_RSV_CON0            (PMU_BASE+0x0308)
#define PMU_BUCK_RSV_CON1            (PMU_BASE+0x030A)
#define PMU_BUCK_VCORE_CTRL0         (PMU_BASE+0x030C)
#define PMU_BUCK_VCORE_CTRL1         (PMU_BASE+0x030E)
#define PMU_BUCK_VCORE_CTRL2         (PMU_BASE+0x0310)
#define PMU_BUCK_VCORE_CTRL3         (PMU_BASE+0x0312)
#define PMU_BUCK_VCORE_CTRL4         (PMU_BASE+0x0314)
#define PMU_BUCK_VIO18_CTRL0         (PMU_BASE+0x0316)
#define PMU_BUCK_VIO18_CTRL1         (PMU_BASE+0x0318)
#define PMU_BUCK_VIO18_CTRL2         (PMU_BASE+0x031A)
#define PMU_BUCK_VIO18_CTRL3         (PMU_BASE+0x031C)
#define PMU_BUCK_VIO18_CTRL4         (PMU_BASE+0x031E)
#define PMU_BUCK_VRF_CTRL0           (PMU_BASE+0x0320)
#define PMU_BUCK_VRF_CTRL1           (PMU_BASE+0x0322)
#define PMU_BUCK_VRF_CTRL2           (PMU_BASE+0x0324)
#define PMU_BUCK_VRF_CTRL3           (PMU_BASE+0x0326)
#define PMU_BUCK_VRF_CTRL4           (PMU_BASE+0x0328)
#define PMU_BUCK_VPA_CTRL0           (PMU_BASE+0x032A)
#define PMU_BUCK_VPA_CTRL1           (PMU_BASE+0x032C)
#define PMU_BUCK_VPA_CTRL2           (PMU_BASE+0x032E)
#define PMU_BUCK_VPA_CTRL3           (PMU_BASE+0x0330)
#define PMU_BUCK_VPA_CTRL4           (PMU_BASE+0x0332)
#define PMU_BUCK_VPA_CTRL5           (PMU_BASE+0x0334)
#define PMU_BUCK_VAUD18_CTRL0        (PMU_BASE+0x0336)
#define PMU_BUCK_VAUD18_CTRL1        (PMU_BASE+0x0338)
#define PMU_BUCK_VAUD18_CTRL2        (PMU_BASE+0x033A)
#define PMU_BUCK_VAUD18_CTRL3        (PMU_BASE+0x033C)
#define PMU_BUCK_VAUD18_CTRL4        (PMU_BASE+0x033E)
#define PMU_BUCK_VAUD18_CTRL5        (PMU_BASE+0x0340)
#define PMU_BUCK_TOP_DCM             (PMU_BASE+0x0342)
#define PMU_BUCK_VCORE_STATUS        (PMU_BASE+0x0344)
#define PMU_BUCK_VIO18_STATUS        (PMU_BASE+0x0346)
#define PMU_BUCK_VRF_STATUS          (PMU_BASE+0x0348)
#define PMU_BUCK_VPA_STATUS          (PMU_BASE+0x034A)
#define PMU_BUCK_VAUD18_STATUS0      (PMU_BASE+0x034C)
#define PMU_BUCK_VAUD18_STATUS1      (PMU_BASE+0x034E)
#define PMU_SMPS_ANA_CON0            (PMU_BASE+0x0350)
#define PMU_SMPS_ELR_0               (PMU_BASE+0x0352)
#define PMU_SMPS_ELR_1               (PMU_BASE+0x0354)
#define PMU_SMPS_ELR_2               (PMU_BASE+0x0356)
#define PMU_VCORE_ANA_CTRL0          (PMU_BASE+0x0358)
#define PMU_VCORE_ANA_CTRL1          (PMU_BASE+0x035A)
#define PMU_VCORE_ANA_RSV0           (PMU_BASE+0x035C)
#define PMU_VCORE_ANA_STATUS         (PMU_BASE+0x035E)
#define PMU_VCORE_ANA_TRIM           (PMU_BASE+0x0360)
#define PMU_VIO18_ANA_CTRL0          (PMU_BASE+0x0362)
#define PMU_VIO18_ANA_CTRL1          (PMU_BASE+0x0364)
#define PMU_VIO18_ANA_RSV0           (PMU_BASE+0x0366)
#define PMU_VIO18_ANA_STATUS         (PMU_BASE+0x0368)
#define PMU_VIO18_ANA_TRIM           (PMU_BASE+0x036A)
#define PMU_VRF_ANA_CTRL0            (PMU_BASE+0x036C)
#define PMU_VRF_ANA_CTRL1            (PMU_BASE+0x036E)
#define PMU_VRF_ANA_RSV0             (PMU_BASE+0x0370)
#define PMU_VRF_ANA_STATUS           (PMU_BASE+0x0372)
#define PMU_VRF_ANA_TRIM             (PMU_BASE+0x0374)
#define PMU_VPA_ANA_CTRL0            (PMU_BASE+0x0376)
#define PMU_VPA_ANA_CTRL1            (PMU_BASE+0x0378)
#define PMU_VPA_ANA_RSV0             (PMU_BASE+0x037A)
#define PMU_VPA_ANA_STATUS           (PMU_BASE+0x037C)
#define PMU_VPA_ANA_TRIM             (PMU_BASE+0x037E)
#define PMU_VAUD18_ANA_CTRL0         (PMU_BASE+0x0380)
#define PMU_VAUD18_ANA_CTRL1         (PMU_BASE+0x0382)
#define PMU_VAUD18_ANA_RSV0          (PMU_BASE+0x0384)
#define PMU_VAUD18_ANA_STATUS        (PMU_BASE+0x0386)
#define PMU_VAUD18_ANA_TRIM          (PMU_BASE+0x0388)
#define PMU_AUXADC_AD_ADC0           (PMU_BASE+0x0400)
#define PMU_AUXADC_AD_ADC1           (PMU_BASE+0x0402)
#define PMU_AUXADC_AD_ADC2           (PMU_BASE+0x0404)
#define PMU_AUXADC_AD_ADC3           (PMU_BASE+0x0406)
#define PMU_AUXADC_AD_ADC4           (PMU_BASE+0x0408)
#define PMU_AUXADC_AD_ADC20          (PMU_BASE+0x040A)
#define PMU_AUXADC_AD_ADC22          (PMU_BASE+0x040C)
#define PMU_AUXADC_AD_ADC33          (PMU_BASE+0x040E)
#define PMU_AUXADC_AD_ADC35          (PMU_BASE+0x0410)
#define PMU_AUXADC_AD_ADC37          (PMU_BASE+0x0412)
#define PMU_AUXADC_AD_STA0           (PMU_BASE+0x0414)
#define PMU_AUXADC_AD_STA1           (PMU_BASE+0x0416)
#define PMU_AUXADC_AD_RQST0          (PMU_BASE+0x0418)
#define PMU_AUXADC_AD_CON0           (PMU_BASE+0x041A)
#define PMU_AUXADC_AD_CON1           (PMU_BASE+0x041C)
#define PMU_AUXADC_AD_CON2           (PMU_BASE+0x041E)
#define PMU_AUXADC_AD_CON3           (PMU_BASE+0x0420)
#define PMU_AUXADC_AD_CON4           (PMU_BASE+0x0422)
#define PMU_AUXADC_AD_CON5           (PMU_BASE+0x0424)
#define PMU_AUXADC_AD_CON7           (PMU_BASE+0x0426)
#define PMU_AUXADC_AD_CON10          (PMU_BASE+0x0428)
#define PMU_AUXADC_AD_CON11          (PMU_BASE+0x042A)
#define PMU_AUXADC_AD_CON12          (PMU_BASE+0x042C)
#define PMU_AUXADC_AD_CON16          (PMU_BASE+0x042E)
#define PMU_AUXADC_AD_CON17          (PMU_BASE+0x0430)
#define PMU_AUXADC_AD_EFUSE0         (PMU_BASE+0x0432)
#define PMU_AUXADC_AD_EFUSE1         (PMU_BASE+0x0434)
#define PMU_AUXADC_AD_EFUSE2         (PMU_BASE+0x0436)
#define PMU_AUXADC_AD_EFUSE3         (PMU_BASE+0x0438)
#define PMU_AUXADC_AD_EFUSE4         (PMU_BASE+0x043A)
#define PMU_AUXADC_AD_EFUSE5         (PMU_BASE+0x043C)
#define PMU_AUXADC_AD_EFUSE6         (PMU_BASE+0x043E)
#define PMU_AUXADC_AD_EFUSE7         (PMU_BASE+0x0440)
#define PMU_AUXADC_AD_EFUSE8         (PMU_BASE+0x0442)
#define PMU_AUXADC_AD_EFUSE9         (PMU_BASE+0x0444)
#define PMU_AUXADC_AD_JEITA_0        (PMU_BASE+0x0446)
#define PMU_AUXADC_AD_JEITA_1        (PMU_BASE+0x0448)
#define PMU_AUXADC_AD_JEITA_2        (PMU_BASE+0x044A)
#define PMU_AUXADC_AD_JEITA_3        (PMU_BASE+0x044C)
#define PMU_AUXADC_AD_JEITA_4        (PMU_BASE+0x044E)
#define PMU_AUXADC_AD_JEITA_5        (PMU_BASE+0x0450)
#define PMU_AUXADC_AD_JEITA_6        (PMU_BASE+0x0452)
#define PMU_AUXADC_AD_JEITA_7        (PMU_BASE+0x0454)
#define PMU_AUXADC_AD_JEITA_8        (PMU_BASE+0x0456)
#define PMU_AUXADC_AD_JEITA_9        (PMU_BASE+0x0458)
#define PMU_AUXADC_AD_VBAT0          (PMU_BASE+0x045A)
#define PMU_AUXADC_AD_VBAT1          (PMU_BASE+0x045C)
#define PMU_AUXADC_AD_VBAT2          (PMU_BASE+0x045E)
#define PMU_AUXADC_AD_VBAT3          (PMU_BASE+0x0460)
#define PMU_AUXADC_AD_VBAT4          (PMU_BASE+0x0462)
#define PMU_AUXADC_AD_VBAT5          (PMU_BASE+0x0464)
#define PMU_AUXADC_AD_VBAT6          (PMU_BASE+0x0466)
#define PMU_AUXADC_AD_VBAT7          (PMU_BASE+0x0468)
#define PMU_AUXADC_AD_VBAT8          (PMU_BASE+0x046A)
#define PMU_AUXADC_AD_VBAT9          (PMU_BASE+0x046C)
#define PMU_AUXADC_AD_CHR_CON        (PMU_BASE+0x046E)
#define PMU_AUXADC_AD_ANA            (PMU_BASE+0x0470)
#define PMU_AUXADC_RSV               (PMU_BASE+0x0472)
#define PMU_PPCCTL0                  (PMU_BASE+0x0500)
#define PMU_PPCRSV0                  (PMU_BASE+0x0502)
#define PMU_STRUP_TEST               (PMU_BASE+0x0504)
#define PMU_STRUP_PG_CON             (PMU_BASE+0x0506)
#define PMU_ISINK_ANA_CON0           (PMU_BASE+0x0508)
#define PMU_ISINK_ANA_CON1           (PMU_BASE+0x050A)
#define PMU_ISINK_ELR_0              (PMU_BASE+0x050C)
#define PMU_ISINK_ANA1               (PMU_BASE+0x050E)
#define PMU_LED_DBG_CTRL             (PMU_BASE+0x0510)
#define PMU_LED_EN_CTRL              (PMU_BASE+0x0512)
#define PMU_LED0_CON0                (PMU_BASE+0x0514)
#define PMU_LED0_UNIT_CTRL           (PMU_BASE+0x0516)
#define PMU_LED0_PERIOD0             (PMU_BASE+0x0518)
#define PMU_LED0_PERIOD1             (PMU_BASE+0x051A)
#define PMU_LED0_PWM0                (PMU_BASE+0x051C)
#define PMU_LED0_PWM1                (PMU_BASE+0x051E)
#define PMU_LED0_PWM2                (PMU_BASE+0x0520)
#define PMU_LED1_CON0                (PMU_BASE+0x0522)
#define PMU_LED1_UNIT_CTRL           (PMU_BASE+0x0524)
#define PMU_LED1_PERIOD0             (PMU_BASE+0x0526)
#define PMU_LED1_PERIOD1             (PMU_BASE+0x0528)
#define PMU_LED1_PWM0                (PMU_BASE+0x052A)
#define PMU_LED1_PWM1                (PMU_BASE+0x052C)
#define PMU_LED1_PWM2                (PMU_BASE+0x052E)
#define PMU_OTP_CON0                 (PMU_BASE+0x0530)
#define PMU_OTP_CON1                 (PMU_BASE+0x0532)
#define PMU_OTP_CON2                 (PMU_BASE+0x0534)
#define PMU_OTP_CON3                 (PMU_BASE+0x0536)
#define PMU_OTP_CON4                 (PMU_BASE+0x0538)
#define PMU_OTP_CON5                 (PMU_BASE+0x053A)
#define PMU_OTP_CON6                 (PMU_BASE+0x053C)
#define PMU_OTP_CON7                 (PMU_BASE+0x053E)
#define PMU_OTP_CON8                 (PMU_BASE+0x0540)
#define PMU_OTP_CON9                 (PMU_BASE+0x0542)
#define PMU_OTP_CON10                (PMU_BASE+0x0544)
#define PMU_OTP_CON11                (PMU_BASE+0x0546)
#define PMU_OTP_CON12                (PMU_BASE+0x0548)
#define PMU_OTP_CON13                (PMU_BASE+0x054A)
#define PMU_OTP_CON14                (PMU_BASE+0x054C)
#define PMU_MICBIAS0_CON             (PMU_BASE+0x054E)
#define PMU_MICBIAS1_CON             (PMU_BASE+0x0550)
#define PMU_MICBIAS2_CON             (PMU_BASE+0x0552)
#define PMU_MICBIAS_MISC             (PMU_BASE+0x0554)
#define PMU_TOPTST0                  (PMU_BASE+0x0556)
#define PMU_TOPTST1                  (PMU_BASE+0x0558)
#define PMU_INTRTST0                 (PMU_BASE+0x055A)
#define PMU_CORE_CORE_ANA_CON0       (PMU_BASE+0x0600)
#define PMU_CORE_CORE_ANA_CON1       (PMU_BASE+0x0602)
#define PMU_CORE_CORE_ANA_CON2       (PMU_BASE+0x0604)
#define PMU_CORE_CORE_ANA_CON3       (PMU_BASE+0x0606)
#define PMU_CORE_CORE_ANA_CON4       (PMU_BASE+0x0608)
#define PMU_CORE_CORE_ANA_CON5       (PMU_BASE+0x060A)
#define PMU_CORE_CORE_ANA_CON6       (PMU_BASE+0x060C)
#define PMU_CORE_CORE_ANA_CON7       (PMU_BASE+0x060E)
#define PMU_CORE_CORE_ANA_CON8       (PMU_BASE+0x0610)
#define PMU_CORE_CORE_ANA_CON9       (PMU_BASE+0x0612)
#define PMU_CORE_CORE_ANA_CON10      (PMU_BASE+0x0614)
#define PMU_CORE_CORE_ANA_CON11      (PMU_BASE+0x0616)
#define PMU_CORE_CORE_ANA_CON12      (PMU_BASE+0x0618)
#define PMU_CORE_CORE_ANA_CON13      (PMU_BASE+0x061A)
#define PMU_CORE_CORE_ELR_0          (PMU_BASE+0x061C)
#define PMU_CORE_CORE_ELR_1          (PMU_BASE+0x061E)
#define PMU_CORE_CORE_ELR_2          (PMU_BASE+0x0620)
#define PMU_CORE_CORE_ELR_3          (PMU_BASE+0x0622)
#define PMU_CORE_CORE_ELR_4          (PMU_BASE+0x0624)
#define PMU_CORE_CORE_ELR_5          (PMU_BASE+0x0626)
#define PMU_CORE_CORE_ELR_6          (PMU_BASE+0x0628)
#define PMU_CORE_CORE_ELR_7          (PMU_BASE+0x062A)
#define PMU_CORE_CORE_ELR_8          (PMU_BASE+0x062C)
#define PMU_CORE_CORE_ANA_CON14      (PMU_BASE+0x062E)
#define PMU_CORE_CORE_ANA_CON15      (PMU_BASE+0x0630)
#define PMU_CORE_CORE_ANA_CON16      (PMU_BASE+0x0632)
#define PMU_CORE_CORE_ELR_9          (PMU_BASE+0x0634)
#define PMU_CORE_CORE_ELR_10         (PMU_BASE+0x0636)
#define PMU_CORE_CORE_ELR_11         (PMU_BASE+0x0638)
#define PMU_LCHR_DIG_CON0            (PMU_BASE+0x063A)
#define PMU_LCHR_DIG_CON1            (PMU_BASE+0x063C)
#define PMU_LCHR_DIG_CON2            (PMU_BASE+0x063E)
#define PMU_LCHR_DIG_CON3            (PMU_BASE+0x0640)
#define PMU_LCHR_DIG_CON4            (PMU_BASE+0x0642)
#define PMU_LCHR_DIG_CON5            (PMU_BASE+0x0644)
#define PMU_LCHR_DIG_CON6            (PMU_BASE+0x0646)
#define PMU_LCHR_DIG_CON7            (PMU_BASE+0x0648)
#define PMU_LCHR_DIG_CON8            (PMU_BASE+0x064A)
#define PMU_LCHR_DIG_CON9            (PMU_BASE+0x064C)
#define PMU_LCHR_DIG_CON10           (PMU_BASE+0x064E)
#define PMU_LCHR_DIG_CON11           (PMU_BASE+0x0650)
#define PMU_LCHR_DIG_CON12           (PMU_BASE+0x0652)
#define PMU_LCHR_DIG_CON13           (PMU_BASE+0x0654)
#define PMU_LCHR_DIG_DEBUG0          (PMU_BASE+0x0656)
#define PMU_LCHR_DIG_DEBUG1          (PMU_BASE+0x0658)
#define PMU_LCHR_DIG_DEBUG2          (PMU_BASE+0x065A)
#define PMU_LCHR_DIG_DEBUG3          (PMU_BASE+0x065C)
#define PMU_LCHR_DIG_DEBUG4          (PMU_BASE+0x065E)
#define PMU_LCHR_DIG_DEBUG5          (PMU_BASE+0x0660)
#define PMU_LCHR_DIG_DEBUG6          (PMU_BASE+0x0662)
#define PMU_LCHR_DIG_DEBUG7          (PMU_BASE+0x0664)
#define PMU_LCHR_DIG_DEBUG8          (PMU_BASE+0x0666)
#define PMU_LCHR_DIG_EVENT0          (PMU_BASE+0x0668)
#define PMU_LCHR_DIG_EVENT1          (PMU_BASE+0x066A)
#define PMU_LCHR_DIG_RSV             (PMU_BASE+0x066C)
// mask is HEX;  shift is Integer
#define HWCID_ADDR                                PMU_HP_HWCID
#define HWCID_MASK                                0xFF
#define HWCID_SHIFT                               0
#define RG_I2C_DAT_OC_ADDR                        PMU_HP_IOCFG1
#define RG_I2C_DAT_OC_MASK                        0x7
#define RG_I2C_DAT_OC_SHIFT                       0
#define RG_TESTMODE_OC_ADDR                       PMU_HP_IOCFG1
#define RG_TESTMODE_OC_MASK                       0x7
#define RG_TESTMODE_OC_SHIFT                      4
#define RG_PMIC_INT_OC_ADDR                       PMU_HP_IOCFG1
#define RG_PMIC_INT_OC_MASK                       0x7
#define RG_PMIC_INT_OC_SHIFT                      8
#define RG_SRCLKEN_OC_ADDR                        PMU_HP_IOCFG1
#define RG_SRCLKEN_OC_MASK                        0x7
#define RG_SRCLKEN_OC_SHIFT                       12
#define RG_SYSRSTB_OC_ADDR                        PMU_HP_IOCFG2
#define RG_SYSRSTB_OC_MASK                        0x7
#define RG_SYSRSTB_OC_SHIFT                       8
#define RG_VAUD18DRV_VOSEL_OC_ADDR                PMU_HP_IOCFG2
#define RG_VAUD18DRV_VOSEL_OC_MASK                0x7
#define RG_VAUD18DRV_VOSEL_OC_SHIFT               12
#define RG_I2C_DAT_IC_ADDR                        PMU_HP_IOCFG3
#define RG_I2C_DAT_IC_MASK                        0x7
#define RG_I2C_DAT_IC_SHIFT                       0
#define RG_I2C_CLK_IC_ADDR                        PMU_HP_IOCFG3
#define RG_I2C_CLK_IC_MASK                        0x7
#define RG_I2C_CLK_IC_SHIFT                       4
#define RG_CAP_LPSD_IC_ADDR                       PMU_HP_IOCFG3
#define RG_CAP_LPSD_IC_MASK                       0x7
#define RG_CAP_LPSD_IC_SHIFT                      8
#define RG_SRCLKEN_IC_ADDR                        PMU_HP_IOCFG3
#define RG_SRCLKEN_IC_MASK                        0x7
#define RG_SRCLKEN_IC_SHIFT                       12
#define RG_WDTRSTB_IN_IC_ADDR                     PMU_HP_IOCFG4
#define RG_WDTRSTB_IN_IC_MASK                     0x7
#define RG_WDTRSTB_IN_IC_SHIFT                    0
#define RG_RTC_ALARM_IC_ADDR                      PMU_HP_IOCFG4
#define RG_RTC_ALARM_IC_MASK                      0x7
#define RG_RTC_ALARM_IC_SHIFT                     4
#define RG_SYSRSTB_IC_ADDR                        PMU_HP_IOCFG4
#define RG_SYSRSTB_IC_MASK                        0x7
#define RG_SYSRSTB_IC_SHIFT                       8
#define RG_VAUD18DRV_VOSEL_IC_ADDR                PMU_HP_IOCFG4
#define RG_VAUD18DRV_VOSEL_IC_MASK                0x7
#define RG_VAUD18DRV_VOSEL_IC_SHIFT               12
#define RG_SYSRSTB_FILTER_ADDR                    PMU_HP_IOCFG5
#define RG_SYSRSTB_FILTER_MASK                    0x1
#define RG_SYSRSTB_FILTER_SHIFT                   0
#define RG_VAUD18DRV_VOSEL_FILTER_ADDR            PMU_HP_IOCFG5
#define RG_VAUD18DRV_VOSEL_FILTER_MASK            0x1
#define RG_VAUD18DRV_VOSEL_FILTER_SHIFT           1
#define RG_SRCLKEN_FILTER_ADDR                    PMU_HP_IOCFG5
#define RG_SRCLKEN_FILTER_MASK                    0x1
#define RG_SRCLKEN_FILTER_SHIFT                   2
#define RG_WDTRSTB_IN_FILTER_ADDR                 PMU_HP_IOCFG5
#define RG_WDTRSTB_IN_FILTER_MASK                 0x1
#define RG_WDTRSTB_IN_FILTER_SHIFT                3
#define RG_PMIC_INT_FILTER_ADDR                   PMU_HP_IOCFG5
#define RG_PMIC_INT_FILTER_MASK                   0x1
#define RG_PMIC_INT_FILTER_SHIFT                  4
#define RG_I2C_CLK_FILTER_ADDR                    PMU_HP_IOCFG5
#define RG_I2C_CLK_FILTER_MASK                    0x1
#define RG_I2C_CLK_FILTER_SHIFT                   5
#define RG_I2C_DAT_FILTER_ADDR                    PMU_HP_IOCFG5
#define RG_I2C_DAT_FILTER_MASK                    0x1
#define RG_I2C_DAT_FILTER_SHIFT                   6
#define RG_RTC_ALARM_FILTER_ADDR                  PMU_HP_IOCFG5
#define RG_RTC_ALARM_FILTER_MASK                  0x1
#define RG_RTC_ALARM_FILTER_SHIFT                 7
#define RG_CAP_LPSD_FILTER_ADDR                   PMU_HP_IOCFG5
#define RG_CAP_LPSD_FILTER_MASK                   0x1
#define RG_CAP_LPSD_FILTER_SHIFT                  8
#define RG_VDIG18_RDSEL_ADDR                      PMU_HP_IOCFG5
#define RG_VDIG18_RDSEL_MASK                      0x1
#define RG_VDIG18_RDSEL_SHIFT                     12
#define RG_VDIG18_TDSEL_ADDR                      PMU_HP_IOCFG5
#define RG_VDIG18_TDSEL_MASK                      0x1
#define RG_VDIG18_TDSEL_SHIFT                     13
#define RG_VIO18_RDSEL_ADDR                       PMU_HP_IOCFG5
#define RG_VIO18_RDSEL_MASK                       0x1
#define RG_VIO18_RDSEL_SHIFT                      14
#define RG_VIO18_TDSEL_ADDR                       PMU_HP_IOCFG5
#define RG_VIO18_TDSEL_MASK                       0x1
#define RG_VIO18_TDSEL_SHIFT                      15
#define RG_SYSRSTB_RCSEL_ADDR                     PMU_HP_IOCFG6
#define RG_SYSRSTB_RCSEL_MASK                     0x1
#define RG_SYSRSTB_RCSEL_SHIFT                    0
#define RG_VAUD18DRV_VOSEL_RCSEL_ADDR             PMU_HP_IOCFG6
#define RG_VAUD18DRV_VOSEL_RCSEL_MASK             0x1
#define RG_VAUD18DRV_VOSEL_RCSEL_SHIFT            1
#define RG_SRCLKEN_RCSEL_ADDR                     PMU_HP_IOCFG6
#define RG_SRCLKEN_RCSEL_MASK                     0x1
#define RG_SRCLKEN_RCSEL_SHIFT                    2
#define RG_WDTRSTB_IN_RCSEL_ADDR                  PMU_HP_IOCFG6
#define RG_WDTRSTB_IN_RCSEL_MASK                  0x1
#define RG_WDTRSTB_IN_RCSEL_SHIFT                 3
#define RG_PMIC_INT_RCSEL_ADDR                    PMU_HP_IOCFG6
#define RG_PMIC_INT_RCSEL_MASK                    0x1
#define RG_PMIC_INT_RCSEL_SHIFT                   4
#define RG_I2C_CLK_RCSEL_ADDR                     PMU_HP_IOCFG6
#define RG_I2C_CLK_RCSEL_MASK                     0x1
#define RG_I2C_CLK_RCSEL_SHIFT                    5
#define RG_I2C_DAT_RCSEL_ADDR                     PMU_HP_IOCFG6
#define RG_I2C_DAT_RCSEL_MASK                     0x1
#define RG_I2C_DAT_RCSEL_SHIFT                    6
#define RG_RTC_ALARM_RCSEL_ADDR                   PMU_HP_IOCFG6
#define RG_RTC_ALARM_RCSEL_MASK                   0x1
#define RG_RTC_ALARM_RCSEL_SHIFT                  7
#define RG_CAP_LPSD_RCSEL_ADDR                    PMU_HP_IOCFG6
#define RG_CAP_LPSD_RCSEL_MASK                    0x1
#define RG_CAP_LPSD_RCSEL_SHIFT                   8
#define RG_DBGOUT_SEL_4_ADDR                      PMU_HP_DBGCTL0
#define RG_DBGOUT_SEL_4_MASK                      0x7
#define RG_DBGOUT_SEL_4_SHIFT                     0
#define RG_DBGOUT_EN_0_ADDR                       PMU_HP_DBGCTL0
#define RG_DBGOUT_EN_0_MASK                       0x1
#define RG_DBGOUT_EN_0_SHIFT                      3
#define RG_DBGOUT_EN_1_ADDR                       PMU_HP_DBGCTL0
#define RG_DBGOUT_EN_1_MASK                       0x1
#define RG_DBGOUT_EN_1_SHIFT                      4
#define RG_DBGOUT_EN_2_ADDR                       PMU_HP_DBGCTL0
#define RG_DBGOUT_EN_2_MASK                       0x1
#define RG_DBGOUT_EN_2_SHIFT                      5
#define RG_DBGOUT_EN_3_ADDR                       PMU_HP_DBGCTL0
#define RG_DBGOUT_EN_3_MASK                       0x1
#define RG_DBGOUT_EN_3_SHIFT                      6
#define RG_DBGOUT_EN_4_ADDR                       PMU_HP_DBGCTL0
#define RG_DBGOUT_EN_4_MASK                       0x1
#define RG_DBGOUT_EN_4_SHIFT                      7
#define TEST_OUT_ADDR                             PMU_HP_DBGCTL0
#define TEST_OUT_MASK                             0x1F
#define TEST_OUT_SHIFT                            8
#define RG_DBGOUT_SEL_0_ADDR                      PMU_HP_DBGCTL1
#define RG_DBGOUT_SEL_0_MASK                      0x7
#define RG_DBGOUT_SEL_0_SHIFT                     0
#define RG_DBGOUT_SEL_1_ADDR                      PMU_HP_DBGCTL1
#define RG_DBGOUT_SEL_1_MASK                      0x7
#define RG_DBGOUT_SEL_1_SHIFT                     4
#define RG_DBGOUT_SEL_2_ADDR                      PMU_HP_DBGCTL1
#define RG_DBGOUT_SEL_2_MASK                      0x7
#define RG_DBGOUT_SEL_2_SHIFT                     8
#define RG_DBGOUT_SEL_3_ADDR                      PMU_HP_DBGCTL1
#define RG_DBGOUT_SEL_3_MASK                      0x7
#define RG_DBGOUT_SEL_3_SHIFT                     12
#define RG_MON_FLAG_SEL_ADDR                      PMU_HP_DBGCTL2
#define RG_MON_FLAG_SEL_MASK                      0xFF
#define RG_MON_FLAG_SEL_SHIFT                     0
#define RG_MON_GRP_SEL_ADDR                       PMU_HP_DBGCTL2
#define RG_MON_GRP_SEL_MASK                       0xF
#define RG_MON_GRP_SEL_SHIFT                      8
#define RG_SMPS_CK_TSTSEL_ADDR                    PMU_HP_CKCFG0
#define RG_SMPS_CK_TSTSEL_MASK                    0x1
#define RG_SMPS_CK_TSTSEL_SHIFT                   0
#define RG_F128K_CK_TSTSEL_ADDR                   PMU_HP_CKCFG0
#define RG_F128K_CK_TSTSEL_MASK                   0x1
#define RG_F128K_CK_TSTSEL_SHIFT                  1
#define RG_AUXADC_CK_TSTSEL_ADDR                  PMU_HP_CKCFG0
#define RG_AUXADC_CK_TSTSEL_MASK                  0x1
#define RG_AUXADC_CK_TSTSEL_SHIFT                 2
#define RG_EFUSE_CK_TSTSEL_ADDR                   PMU_HP_CKCFG0
#define RG_EFUSE_CK_TSTSEL_MASK                   0x1
#define RG_EFUSE_CK_TSTSEL_SHIFT                  3
#define RG_BUCK_MX_F32K_CK_TSTSEL_ADDR            PMU_HP_CKCFG0
#define RG_BUCK_MX_F32K_CK_TSTSEL_MASK            0x1
#define RG_BUCK_MX_F32K_CK_TSTSEL_SHIFT           4
#define RG_BGR_TEST_CK_TSTSEL_ADDR                PMU_HP_CKCFG0
#define RG_BGR_TEST_CK_TSTSEL_MASK                0x1
#define RG_BGR_TEST_CK_TSTSEL_SHIFT               5
#define RG_SMPS_CK_TST_DIS_ADDR                   PMU_HP_CKCFG0
#define RG_SMPS_CK_TST_DIS_MASK                   0x1
#define RG_SMPS_CK_TST_DIS_SHIFT                  8
#define RG_F128K_CK_TST_DIS_ADDR                  PMU_HP_CKCFG0
#define RG_F128K_CK_TST_DIS_MASK                  0x1
#define RG_F128K_CK_TST_DIS_SHIFT                 9
#define RG_EFUSE_CK_PDN_HWEN_ADDR                 PMU_HP_CKCFG1
#define RG_EFUSE_CK_PDN_HWEN_MASK                 0x1
#define RG_EFUSE_CK_PDN_HWEN_SHIFT                0
#define RG_SMPS_CG_CK_PDN_HWEN_ADDR               PMU_HP_CKCFG1
#define RG_SMPS_CG_CK_PDN_HWEN_MASK               0x1
#define RG_SMPS_CG_CK_PDN_HWEN_SHIFT              1
#define RG_AUXADC_CK_PDN_HWEN_ADDR                PMU_HP_CKCFG1
#define RG_AUXADC_CK_PDN_HWEN_MASK                0x1
#define RG_AUXADC_CK_PDN_HWEN_SHIFT               3
#define RG_LDO_F128K_CK_PDN_HWEN_ADDR             PMU_HP_CKCFG1
#define RG_LDO_F128K_CK_PDN_HWEN_MASK             0x1
#define RG_LDO_F128K_CK_PDN_HWEN_SHIFT            4
#define RG_LDO_STB_CK_PDN_HWEN_ADDR               PMU_HP_CKCFG1
#define RG_LDO_STB_CK_PDN_HWEN_MASK               0x1
#define RG_LDO_STB_CK_PDN_HWEN_SHIFT              5
#define RG_CHR_F2M_CK_PDN_HWEN_ADDR               PMU_HP_CKCFG1
#define RG_CHR_F2M_CK_PDN_HWEN_MASK               0x1
#define RG_CHR_F2M_CK_PDN_HWEN_SHIFT              12
#define RG_CHR_F1M_CK_PDN_HWEN_ADDR               PMU_HP_CKCFG1
#define RG_CHR_F1M_CK_PDN_HWEN_MASK               0x1
#define RG_CHR_F1M_CK_PDN_HWEN_SHIFT              13
#define RG_RSTPAT_1M_CK_PDN_HWEN_ADDR             PMU_HP_CKCFG1
#define RG_RSTPAT_1M_CK_PDN_HWEN_MASK             0x1
#define RG_RSTPAT_1M_CK_PDN_HWEN_SHIFT            14
#define RG_PSEQ_F32K_SYS_CK_PDN_ADDR              PMU_HP_CKCFG2
#define RG_PSEQ_F32K_SYS_CK_PDN_MASK              0x1
#define RG_PSEQ_F32K_SYS_CK_PDN_SHIFT             0
#define RG_SMPS_CG_CK_PDN_ADDR                    PMU_HP_CKCFG2
#define RG_SMPS_CG_CK_PDN_MASK                    0x1
#define RG_SMPS_CG_CK_PDN_SHIFT                   1
#define RG_AUXADC_CK_PDN_ADDR                     PMU_HP_CKCFG2
#define RG_AUXADC_CK_PDN_MASK                     0x1
#define RG_AUXADC_CK_PDN_SHIFT                    2
#define RG_AUXADC_F32K_CK_PDN_ADDR                PMU_HP_CKCFG2
#define RG_AUXADC_F32K_CK_PDN_MASK                0x1
#define RG_AUXADC_F32K_CK_PDN_SHIFT               4
#define RG_INTCTL_F32K_CK_PDN_ADDR                PMU_HP_CKCFG2
#define RG_INTCTL_F32K_CK_PDN_MASK                0x1
#define RG_INTCTL_F32K_CK_PDN_SHIFT               5
#define RG_BGR_TEST_CK_PDN_ADDR                   PMU_HP_CKCFG2
#define RG_BGR_TEST_CK_PDN_MASK                   0x1
#define RG_BGR_TEST_CK_PDN_SHIFT                  7
#define RG_EFUSE_CK_PDN_ADDR                      PMU_HP_CKCFG2
#define RG_EFUSE_CK_PDN_MASK                      0x1
#define RG_EFUSE_CK_PDN_SHIFT                     8
#define RG_CLK_TRIM_F128K_CK_PDN_ADDR             PMU_HP_CKCFG2
#define RG_CLK_TRIM_F128K_CK_PDN_MASK             0x1
#define RG_CLK_TRIM_F128K_CK_PDN_SHIFT            9
#define RG_DRV_F32K_CK_PDN_ADDR                   PMU_HP_CKCFG2
#define RG_DRV_F32K_CK_PDN_MASK                   0x1
#define RG_DRV_F32K_CK_PDN_SHIFT                  10
#define RG_BUCK_MX_F32K_CK_PDN_ADDR               PMU_HP_CKCFG3
#define RG_BUCK_MX_F32K_CK_PDN_MASK               0x1
#define RG_BUCK_MX_F32K_CK_PDN_SHIFT              0
#define RG_BUCK_CALI_CK_PDN_ADDR                  PMU_HP_CKCFG3
#define RG_BUCK_CALI_CK_PDN_MASK                  0x1
#define RG_BUCK_CALI_CK_PDN_SHIFT                 1
#define RG_LDO_F128K_CK_PDN_ADDR                  PMU_HP_CKCFG3
#define RG_LDO_F128K_CK_PDN_MASK                  0x1
#define RG_LDO_F128K_CK_PDN_SHIFT                 2
#define RG_LDO_STB_CK_PDN_ADDR                    PMU_HP_CKCFG3
#define RG_LDO_STB_CK_PDN_MASK                    0x1
#define RG_LDO_STB_CK_PDN_SHIFT                   3
#define RG_CHR_F2M_CK_PDN_ADDR                    PMU_HP_CKCFG3
#define RG_CHR_F2M_CK_PDN_MASK                    0x1
#define RG_CHR_F2M_CK_PDN_SHIFT                   4
#define RG_CHR_F1M_CK_PDN_ADDR                    PMU_HP_CKCFG3
#define RG_CHR_F1M_CK_PDN_MASK                    0x1
#define RG_CHR_F1M_CK_PDN_SHIFT                   5
#define RG_RSTPAT_1M_CK_PDN_ADDR                  PMU_HP_CKCFG3
#define RG_RSTPAT_1M_CK_PDN_MASK                  0x1
#define RG_RSTPAT_1M_CK_PDN_SHIFT                 6
#define I2C_CONFIG_ADDR                           PMU_HP_I2C_OUT_TYPE
#define I2C_CONFIG_MASK                           0x1
#define I2C_CONFIG_SHIFT                          0
#define RG_DRIVER_RST_ADDR                        PMU_HP_RSTCFG0
#define RG_DRIVER_RST_MASK                        0x1
#define RG_DRIVER_RST_SHIFT                       0
#define RG_EFUSE_MAN_RST_ADDR                     PMU_HP_RSTCFG0
#define RG_EFUSE_MAN_RST_MASK                     0x1
#define RG_EFUSE_MAN_RST_SHIFT                    1
#define RG_AUXADC_RST_ADDR                        PMU_HP_RSTCFG0
#define RG_AUXADC_RST_MASK                        0x1
#define RG_AUXADC_RST_SHIFT                       2
#define RG_AUXADC_REG_RST_ADDR                    PMU_HP_RSTCFG0
#define RG_AUXADC_REG_RST_MASK                    0x1
#define RG_AUXADC_REG_RST_SHIFT                   3
#define RG_CLK_TRIM_RST_ADDR                      PMU_HP_RSTCFG0
#define RG_CLK_TRIM_RST_MASK                      0x1
#define RG_CLK_TRIM_RST_SHIFT                     4
#define RG_TST_RST_ADDR                           PMU_HP_RSTCFG0
#define RG_TST_RST_MASK                           0x1
#define RG_TST_RST_SHIFT                          5
#define RG_SYSRSTB_EN_ADDR                        PMU_HP_RSTCFG1
#define RG_SYSRSTB_EN_MASK                        0x1
#define RG_SYSRSTB_EN_SHIFT                       0
#define RG_SYSRSTB_DEB_ADDR                       PMU_HP_RSTCFG1
#define RG_SYSRSTB_DEB_MASK                       0x1
#define RG_SYSRSTB_DEB_SHIFT                      1
#define RG_WDTRSTB_EN_ADDR                        PMU_HP_RSTCFG1
#define RG_WDTRSTB_EN_MASK                        0x1
#define RG_WDTRSTB_EN_SHIFT                       4
#define WDTRSTB_STATUS_ADDR                       PMU_HP_RSTCFG1
#define WDTRSTB_STATUS_MASK                       0x1
#define WDTRSTB_STATUS_SHIFT                      6
#define WDTRSTB_STATUS_CLR_ADDR                   PMU_HP_RSTCFG1
#define WDTRSTB_STATUS_CLR_MASK                   0x1
#define WDTRSTB_STATUS_CLR_SHIFT                  7
#define RG_WDTRSTB_FB_EN_ADDR                     PMU_HP_RSTCFG1
#define RG_WDTRSTB_FB_EN_MASK                     0x1
#define RG_WDTRSTB_FB_EN_SHIFT                    8
#define RG_WDTRST_ACT_ADDR                        PMU_HP_RSTCFG1
#define RG_WDTRST_ACT_MASK                        0x3
#define RG_WDTRST_ACT_SHIFT                       11
#define RG_STRUP_LONG_PRESS_RST_ADDR              PMU_HP_RSTCFG1
#define RG_STRUP_LONG_PRESS_RST_MASK              0x1
#define RG_STRUP_LONG_PRESS_RST_SHIFT             13
#define RG_FT_VR_SYSRSTB_ADDR                     PMU_HP_RSTCFG1
#define RG_FT_VR_SYSRSTB_MASK                     0x1
#define RG_FT_VR_SYSRSTB_SHIFT                    14
#define RG_STRUP_LONG_PRESS_EXT_SEL_ADDR          PMU_HP_RSTCFG3
#define RG_STRUP_LONG_PRESS_EXT_SEL_MASK          0x3
#define RG_STRUP_LONG_PRESS_EXT_SEL_SHIFT         0
#define RG_STRUP_LONG_PRESS_EXT_TD_ADDR           PMU_HP_RSTCFG3
#define RG_STRUP_LONG_PRESS_EXT_TD_MASK           0x3
#define RG_STRUP_LONG_PRESS_EXT_TD_SHIFT          2
#define RG_STRUP_LONG_PRESS_EXT_EN_ADDR           PMU_HP_RSTCFG3
#define RG_STRUP_LONG_PRESS_EXT_EN_MASK           0x1
#define RG_STRUP_LONG_PRESS_EXT_EN_SHIFT          4
#define RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_ADDR     PMU_HP_RSTCFG3
#define RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_MASK     0x1
#define RG_STRUP_LONG_PRESS_EXT_CHR_CTRL_SHIFT    5
#define RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_ADDR  PMU_HP_RSTCFG3
#define RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_MASK  0x1
#define RG_STRUP_LONG_PRESS_EXT_PWRKEY_CTRL_SHIFT 6
#define RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_ADDR    PMU_HP_RSTCFG3
#define RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_MASK    0x1
#define RG_STRUP_LONG_PRESS_EXT_RTCA_CTRL_SHIFT   8
#define RG_PWRKEY_RST_TD_ADDR                     PMU_HP_RSTCFG3
#define RG_PWRKEY_RST_TD_MASK                     0x3
#define RG_PWRKEY_RST_TD_SHIFT                    9
#define RG_PWRKEY_RST_EN_ADDR                     PMU_HP_RSTCFG3
#define RG_PWRKEY_RST_EN_MASK                     0x1
#define RG_PWRKEY_RST_EN_SHIFT                    11
#define RG_DDUVLO_DEB_EN_ADDR                     PMU_HP_RSTCFG3
#define RG_DDUVLO_DEB_EN_MASK                     0x1
#define RG_DDUVLO_DEB_EN_SHIFT                    12
#define RG_VAUD18DRV_VOSEL0_HW_MODE_ADDR          PMU_HP_VAUD18DRV_MODE
#define RG_VAUD18DRV_VOSEL0_HW_MODE_MASK          0x1
#define RG_VAUD18DRV_VOSEL0_HW_MODE_SHIFT         0
#define RG_VAUD18DRV_VOSEL0_SW_ADDR               PMU_HP_VAUD18DRV_MODE
#define RG_VAUD18DRV_VOSEL0_SW_MASK               0x1
#define RG_VAUD18DRV_VOSEL0_SW_SHIFT              1
#define RG_VAUD18DRV_VOSEL1_HW_MODE_ADDR          PMU_HP_VAUD18DRV_MODE
#define RG_VAUD18DRV_VOSEL1_HW_MODE_MASK          0x1
#define RG_VAUD18DRV_VOSEL1_HW_MODE_SHIFT         2
#define RG_VAUD18DRV_VOSEL1_SW_ADDR               PMU_HP_VAUD18DRV_MODE
#define RG_VAUD18DRV_VOSEL1_SW_MASK               0x1
#define RG_VAUD18DRV_VOSEL1_SW_SHIFT              3
#define RG_AO_EFUSE_RSV_ADDR                      PMU_HP_EFUSE_RSV
#define RG_AO_EFUSE_RSV_MASK                      0xFFFF
#define RG_AO_EFUSE_RSV_SHIFT                     0
#define TST_W_KEY_ADDR                            PMU_HP_TESTKEY
#define TST_W_KEY_MASK                            0xFFFF
#define TST_W_KEY_SHIFT                           0
#define RG_CAP_LPSD_EN_ADDR                       PMU_HP_CAP_LPSD_CON0
#define RG_CAP_LPSD_EN_MASK                       0x1
#define RG_CAP_LPSD_EN_SHIFT                      0
#define RG_CAP_LPSD_EN_LATCH_ADDR                 PMU_HP_CAP_LPSD_CON0
#define RG_CAP_LPSD_EN_LATCH_MASK                 0x1
#define RG_CAP_LPSD_EN_LATCH_SHIFT                1
#define RG_CAP_LPSD_TD_ADDR                       PMU_HP_CAP_LPSD_CON0
#define RG_CAP_LPSD_TD_MASK                       0x3
#define RG_CAP_LPSD_TD_SHIFT                      4
#define RG_CAP_LPSD_TD_LATCH_ADDR                 PMU_HP_CAP_LPSD_CON0
#define RG_CAP_LPSD_TD_LATCH_MASK                 0x1
#define RG_CAP_LPSD_TD_LATCH_SHIFT                6
#define AD_CAP_LPSD_EN_L_ADDR                     PMU_HP_CAP_LPSD_CON0
#define AD_CAP_LPSD_EN_L_MASK                     0x1
#define AD_CAP_LPSD_EN_L_SHIFT                    8
#define AD_CAP_LPSD_TD_L_ADDR                     PMU_HP_CAP_LPSD_CON0
#define AD_CAP_LPSD_TD_L_MASK                     0x3
#define AD_CAP_LPSD_TD_L_SHIFT                    9
#define RG_CAP_LPSD_SW_MODE_ADDR                  PMU_HP_CAP_LPSD_CON1
#define RG_CAP_LPSD_SW_MODE_MASK                  0x1
#define RG_CAP_LPSD_SW_MODE_SHIFT                 0
#define RG_CAP_LPSD_ADDR                          PMU_HP_CAP_LPSD_CON1
#define RG_CAP_LPSD_MASK                          0x1
#define RG_CAP_LPSD_SHIFT                         1
#define RG_AO_RSV2_ADDR                           PMU_HP_AO_RSV
#define RG_AO_RSV2_MASK                           0xFF
#define RG_AO_RSV2_SHIFT                          0
#define RG_AO_RSV1_ADDR                           PMU_HP_AO_RSV
#define RG_AO_RSV1_MASK                           0xFF
#define RG_AO_RSV1_SHIFT                          8
#define RG_INT_EN_PWRKEY_ADDR                     PMU_HP_INT_CON0
#define RG_INT_EN_PWRKEY_MASK                     0x1
#define RG_INT_EN_PWRKEY_SHIFT                    0
#define RG_INT_EN_PWRKEY_R_ADDR                   PMU_HP_INT_CON0
#define RG_INT_EN_PWRKEY_R_MASK                   0x1
#define RG_INT_EN_PWRKEY_R_SHIFT                  1
#define RG_INT_EN_AVDD50_OC_ADDR                  PMU_HP_INT_CON0
#define RG_INT_EN_AVDD50_OC_MASK                  0x1
#define RG_INT_EN_AVDD50_OC_SHIFT                 2
#define RG_INT_EN_VBAT_RECHG_ADDR                 PMU_HP_INT_CON0
#define RG_INT_EN_VBAT_RECHG_MASK                 0x1
#define RG_INT_EN_VBAT_RECHG_SHIFT                3
#define RG_INT_EN_JEITA_HOT_ADDR                  PMU_HP_INT_CON0
#define RG_INT_EN_JEITA_HOT_MASK                  0x1
#define RG_INT_EN_JEITA_HOT_SHIFT                 4
#define RG_INT_EN_JEITA_WARM_ADDR                 PMU_HP_INT_CON0
#define RG_INT_EN_JEITA_WARM_MASK                 0x1
#define RG_INT_EN_JEITA_WARM_SHIFT                5
#define RG_INT_EN_JEITA_COOL_ADDR                 PMU_HP_INT_CON0
#define RG_INT_EN_JEITA_COOL_MASK                 0x1
#define RG_INT_EN_JEITA_COOL_SHIFT                6
#define RG_INT_EN_JEITA_COLD_ADDR                 PMU_HP_INT_CON0
#define RG_INT_EN_JEITA_COLD_MASK                 0x1
#define RG_INT_EN_JEITA_COLD_SHIFT                7
#define RG_INT_EN_BATOV_ADDR                      PMU_HP_INT_CON0
#define RG_INT_EN_BATOV_MASK                      0x1
#define RG_INT_EN_BATOV_SHIFT                     8
#define RG_INT_EN_CHRDET_ADDR                     PMU_HP_INT_CON0
#define RG_INT_EN_CHRDET_MASK                     0x1
#define RG_INT_EN_CHRDET_SHIFT                    9
#define RG_INT_EN_CHGSTATINT_ADDR                 PMU_HP_INT_CON0
#define RG_INT_EN_CHGSTATINT_MASK                 0x1
#define RG_INT_EN_CHGSTATINT_SHIFT                10
#define RG_INT_EN_VBUS_OVP_ADDR                   PMU_HP_INT_CON0
#define RG_INT_EN_VBUS_OVP_MASK                   0x1
#define RG_INT_EN_VBUS_OVP_SHIFT                  11
#define RG_INT_EN_VBUS_UVLO_ADDR                  PMU_HP_INT_CON0
#define RG_INT_EN_VBUS_UVLO_MASK                  0x1
#define RG_INT_EN_VBUS_UVLO_SHIFT                 12
#define RG_INT_EN_ICHR_ITERM_ADDR                 PMU_HP_INT_CON0
#define RG_INT_EN_ICHR_ITERM_MASK                 0x1
#define RG_INT_EN_ICHR_ITERM_SHIFT                13
#define RG_INT_EN_ICHR_CHG_CUR_ADDR               PMU_HP_INT_CON0
#define RG_INT_EN_ICHR_CHG_CUR_MASK               0x1
#define RG_INT_EN_ICHR_CHG_CUR_SHIFT              14
#define RG_INT_EN_SAFETY_TIMEOUT_ADDR             PMU_HP_INT_CON0
#define RG_INT_EN_SAFETY_TIMEOUT_MASK             0x1
#define RG_INT_EN_SAFETY_TIMEOUT_SHIFT            15
#define INT_CON0_SET_ADDR                         PMU_HP_INT_CON0_SET
#define INT_CON0_SET_MASK                         0xFFFF
#define INT_CON0_SET_SHIFT                        0
#define INT_CON0_CLR_ADDR                         PMU_HP_INT_CON0_CLR
#define INT_CON0_CLR_MASK                         0xFFFF
#define INT_CON0_CLR_SHIFT                        0
#define RG_INT_EN_AD_LBAT_LV_ADDR                 PMU_HP_INT_CON1
#define RG_INT_EN_AD_LBAT_LV_MASK                 0x1
#define RG_INT_EN_AD_LBAT_LV_SHIFT                0
#define RG_INT_EN_THM_OVER40_ADDR                 PMU_HP_INT_CON1
#define RG_INT_EN_THM_OVER40_MASK                 0x1
#define RG_INT_EN_THM_OVER40_SHIFT                1
#define RG_INT_EN_THM_OVER55_ADDR                 PMU_HP_INT_CON1
#define RG_INT_EN_THM_OVER55_MASK                 0x1
#define RG_INT_EN_THM_OVER55_SHIFT                2
#define RG_INT_EN_THM_OVER110_ADDR                PMU_HP_INT_CON1
#define RG_INT_EN_THM_OVER110_MASK                0x1
#define RG_INT_EN_THM_OVER110_SHIFT               3
#define RG_INT_EN_THM_OVER125_ADDR                PMU_HP_INT_CON1
#define RG_INT_EN_THM_OVER125_MASK                0x1
#define RG_INT_EN_THM_OVER125_SHIFT               4
#define RG_INT_EN_THM_UNDER40_ADDR                PMU_HP_INT_CON1
#define RG_INT_EN_THM_UNDER40_MASK                0x1
#define RG_INT_EN_THM_UNDER40_SHIFT               5
#define RG_INT_EN_THM_UNDER55_ADDR                PMU_HP_INT_CON1
#define RG_INT_EN_THM_UNDER55_MASK                0x1
#define RG_INT_EN_THM_UNDER55_SHIFT               6
#define RG_INT_EN_THM_UNDER110_ADDR               PMU_HP_INT_CON1
#define RG_INT_EN_THM_UNDER110_MASK               0x1
#define RG_INT_EN_THM_UNDER110_SHIFT              7
#define RG_INT_EN_THM_UNDER125_ADDR               PMU_HP_INT_CON1
#define RG_INT_EN_THM_UNDER125_MASK               0x1
#define RG_INT_EN_THM_UNDER125_SHIFT              8
#define RG_INT_EN_ILIMINT_ADDR                    PMU_HP_INT_CON1
#define RG_INT_EN_ILIMINT_MASK                    0x1
#define RG_INT_EN_ILIMINT_SHIFT                   9
#define RG_INT_EN_THERMREGINT_ADDR                PMU_HP_INT_CON1
#define RG_INT_EN_THERMREGINT_MASK                0x1
#define RG_INT_EN_THERMREGINT_SHIFT               10
#define RG_INT_EN_VSYS_DPM_ADDR                   PMU_HP_INT_CON1
#define RG_INT_EN_VSYS_DPM_MASK                   0x1
#define RG_INT_EN_VSYS_DPM_SHIFT                  11
#define RG_INT_EN_JEITA_TO_NORMAL_ADDR            PMU_HP_INT_CON1
#define RG_INT_EN_JEITA_TO_NORMAL_MASK            0x1
#define RG_INT_EN_JEITA_TO_NORMAL_SHIFT           12
#define INT_CON1_SET_ADDR                         PMU_HP_INT_CON1_SET
#define INT_CON1_SET_MASK                         0xFFFF
#define INT_CON1_SET_SHIFT                        0
#define INT_CON1_CLR_ADDR                         PMU_HP_INT_CON1_CLR
#define INT_CON1_CLR_MASK                         0xFFFF
#define INT_CON1_CLR_SHIFT                        0
#define RG_INT_MASK_PWRKEY_ADDR                   PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_PWRKEY_MASK                   0x1
#define RG_INT_MASK_PWRKEY_SHIFT                  0
#define RG_INT_MASK_PWRKEY_R_ADDR                 PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_PWRKEY_R_MASK                 0x1
#define RG_INT_MASK_PWRKEY_R_SHIFT                1
#define RG_INT_MASK_AVDD50_OC_ADDR                PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_AVDD50_OC_MASK                0x1
#define RG_INT_MASK_AVDD50_OC_SHIFT               2
#define RG_INT_MASK_VBAT_RECHG_ADDR               PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_VBAT_RECHG_MASK               0x1
#define RG_INT_MASK_VBAT_RECHG_SHIFT              3
#define RG_INT_MASK_JEITA_HOT_ADDR                PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_JEITA_HOT_MASK                0x1
#define RG_INT_MASK_JEITA_HOT_SHIFT               4
#define RG_INT_MASK_JEITA_WARM_ADDR               PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_JEITA_WARM_MASK               0x1
#define RG_INT_MASK_JEITA_WARM_SHIFT              5
#define RG_INT_MASK_JEITA_COOL_ADDR               PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_JEITA_COOL_MASK               0x1
#define RG_INT_MASK_JEITA_COOL_SHIFT              6
#define RG_INT_MASK_JEITA_COLD_ADDR               PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_JEITA_COLD_MASK               0x1
#define RG_INT_MASK_JEITA_COLD_SHIFT              7
#define RG_INT_MASK_BATOV_ADDR                    PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_BATOV_MASK                    0x1
#define RG_INT_MASK_BATOV_SHIFT                   8
#define RG_INT_MASK_CHRDET_ADDR                   PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_CHRDET_MASK                   0x1
#define RG_INT_MASK_CHRDET_SHIFT                  9
#define RG_INT_MASK_CHGSTATINT_ADDR               PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_CHGSTATINT_MASK               0x1
#define RG_INT_MASK_CHGSTATINT_SHIFT              10
#define RG_INT_MASK_VBUS_OVP_ADDR                 PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_VBUS_OVP_MASK                 0x1
#define RG_INT_MASK_VBUS_OVP_SHIFT                11
#define RG_INT_MASK_VBUS_UVLO_ADDR                PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_VBUS_UVLO_MASK                0x1
#define RG_INT_MASK_VBUS_UVLO_SHIFT               12
#define RG_INT_MASK_ICHR_ITERM_ADDR               PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_ICHR_ITERM_MASK               0x1
#define RG_INT_MASK_ICHR_ITERM_SHIFT              13
#define RG_INT_MASK_ICHR_CHG_CUR_ADDR             PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_ICHR_CHG_CUR_MASK             0x1
#define RG_INT_MASK_ICHR_CHG_CUR_SHIFT            14
#define RG_INT_MASK_SAFETY_TIMEOUT_ADDR           PMU_HP_INT_MASK_CON0
#define RG_INT_MASK_SAFETY_TIMEOUT_MASK           0x1
#define RG_INT_MASK_SAFETY_TIMEOUT_SHIFT          15
#define INT_MASK_CON0_SET_ADDR                    PMU_HP_INT_MASK_CON0_SET
#define INT_MASK_CON0_SET_MASK                    0xFFFF
#define INT_MASK_CON0_SET_SHIFT                   0
#define INT_MASK_CON0_CLR_ADDR                    PMU_HP_INT_MASK_CON0_CLR
#define INT_MASK_CON0_CLR_MASK                    0xFFFF
#define INT_MASK_CON0_CLR_SHIFT                   0
#define RG_INT_MASK_AD_LBAT_LV_ADDR               PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_AD_LBAT_LV_MASK               0x1
#define RG_INT_MASK_AD_LBAT_LV_SHIFT              0
#define RG_INT_MASK_THM_OVER40_ADDR               PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THM_OVER40_MASK               0x1
#define RG_INT_MASK_THM_OVER40_SHIFT              1
#define RG_INT_MASK_THM_OVER55_ADDR               PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THM_OVER55_MASK               0x1
#define RG_INT_MASK_THM_OVER55_SHIFT              2
#define RG_INT_MASK_THM_OVER110_ADDR              PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THM_OVER110_MASK              0x1
#define RG_INT_MASK_THM_OVER110_SHIFT             3
#define RG_INT_MASK_THM_OVER125_ADDR              PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THM_OVER125_MASK              0x1
#define RG_INT_MASK_THM_OVER125_SHIFT             4
#define RG_INT_MASK_THM_UNDER40_ADDR              PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THM_UNDER40_MASK              0x1
#define RG_INT_MASK_THM_UNDER40_SHIFT             5
#define RG_INT_MASK_THM_UNDER55_ADDR              PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THM_UNDER55_MASK              0x1
#define RG_INT_MASK_THM_UNDER55_SHIFT             6
#define RG_INT_MASK_THM_UNDER110_ADDR             PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THM_UNDER110_MASK             0x1
#define RG_INT_MASK_THM_UNDER110_SHIFT            7
#define RG_INT_MASK_THM_UNDER125_ADDR             PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THM_UNDER125_MASK             0x1
#define RG_INT_MASK_THM_UNDER125_SHIFT            8
#define RG_INT_MASK_ILIMINT_ADDR                  PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_ILIMINT_MASK                  0x1
#define RG_INT_MASK_ILIMINT_SHIFT                 9
#define RG_INT_MASK_THERMREGINT_ADDR              PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_THERMREGINT_MASK              0x1
#define RG_INT_MASK_THERMREGINT_SHIFT             10
#define RG_INT_MASK_VSYS_DPM_ADDR                 PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_VSYS_DPM_MASK                 0x1
#define RG_INT_MASK_VSYS_DPM_SHIFT                11
#define RG_INT_MASK_JEITA_TO_NORMAL_ADDR          PMU_HP_INT_MASK_CON1
#define RG_INT_MASK_JEITA_TO_NORMAL_MASK          0x1
#define RG_INT_MASK_JEITA_TO_NORMAL_SHIFT         12
#define INT_MASK_CON1_SET_ADDR                    PMU_HP_INT_MASK_CON1_SET
#define INT_MASK_CON1_SET_MASK                    0xFFFF
#define INT_MASK_CON1_SET_SHIFT                   0
#define INT_MASK_CON1_CLR_ADDR                    PMU_HP_INT_MASK_CON1_CLR
#define INT_MASK_CON1_CLR_MASK                    0xFFFF
#define INT_MASK_CON1_CLR_SHIFT                   0
#define RG_INT_STATUS_PWRKEY_ADDR                 PMU_HP_INT_STATUS0
#define RG_INT_STATUS_PWRKEY_MASK                 0x1
#define RG_INT_STATUS_PWRKEY_SHIFT                0
#define RG_INT_STATUS_PWRKEY_R_ADDR               PMU_HP_INT_STATUS0
#define RG_INT_STATUS_PWRKEY_R_MASK               0x1
#define RG_INT_STATUS_PWRKEY_R_SHIFT              1
#define RG_INT_STATUS_AVDD50_OC_ADDR              PMU_HP_INT_STATUS0
#define RG_INT_STATUS_AVDD50_OC_MASK              0x1
#define RG_INT_STATUS_AVDD50_OC_SHIFT             2
#define RG_INT_STATUS_VBAT_RECHG_ADDR             PMU_HP_INT_STATUS0
#define RG_INT_STATUS_VBAT_RECHG_MASK             0x1
#define RG_INT_STATUS_VBAT_RECHG_SHIFT            3
#define RG_INT_STATUS_JEITA_HOT_ADDR              PMU_HP_INT_STATUS0
#define RG_INT_STATUS_JEITA_HOT_MASK              0x1
#define RG_INT_STATUS_JEITA_HOT_SHIFT             4
#define RG_INT_STATUS_JEITA_WARM_ADDR             PMU_HP_INT_STATUS0
#define RG_INT_STATUS_JEITA_WARM_MASK             0x1
#define RG_INT_STATUS_JEITA_WARM_SHIFT            5
#define RG_INT_STATUS_JEITA_COOL_ADDR             PMU_HP_INT_STATUS0
#define RG_INT_STATUS_JEITA_COOL_MASK             0x1
#define RG_INT_STATUS_JEITA_COOL_SHIFT            6
#define RG_INT_STATUS_JEITA_COLD_ADDR             PMU_HP_INT_STATUS0
#define RG_INT_STATUS_JEITA_COLD_MASK             0x1
#define RG_INT_STATUS_JEITA_COLD_SHIFT            7
#define RG_INT_STATUS_BATOV_ADDR                  PMU_HP_INT_STATUS0
#define RG_INT_STATUS_BATOV_MASK                  0x1
#define RG_INT_STATUS_BATOV_SHIFT                 8
#define RG_INT_STATUS_CHRDET_ADDR                 PMU_HP_INT_STATUS0
#define RG_INT_STATUS_CHRDET_MASK                 0x1
#define RG_INT_STATUS_CHRDET_SHIFT                9
#define RG_INT_STATUS_CHGSTATINT_ADDR             PMU_HP_INT_STATUS0
#define RG_INT_STATUS_CHGSTATINT_MASK             0x1
#define RG_INT_STATUS_CHGSTATINT_SHIFT            10
#define RG_INT_STATUS_VBUS_OVP_ADDR               PMU_HP_INT_STATUS0
#define RG_INT_STATUS_VBUS_OVP_MASK               0x1
#define RG_INT_STATUS_VBUS_OVP_SHIFT              11
#define RG_INT_STATUS_VBUS_UVLO_ADDR              PMU_HP_INT_STATUS0
#define RG_INT_STATUS_VBUS_UVLO_MASK              0x1
#define RG_INT_STATUS_VBUS_UVLO_SHIFT             12
#define RG_INT_STATUS_ICHR_ITERM_ADDR             PMU_HP_INT_STATUS0
#define RG_INT_STATUS_ICHR_ITERM_MASK             0x1
#define RG_INT_STATUS_ICHR_ITERM_SHIFT            13
#define RG_INT_STATUS_ICHR_CHG_CUR_ADDR           PMU_HP_INT_STATUS0
#define RG_INT_STATUS_ICHR_CHG_CUR_MASK           0x1
#define RG_INT_STATUS_ICHR_CHG_CUR_SHIFT          14
#define RG_INT_STATUS_SAFETY_TIMEOUT_ADDR         PMU_HP_INT_STATUS0
#define RG_INT_STATUS_SAFETY_TIMEOUT_MASK         0x1
#define RG_INT_STATUS_SAFETY_TIMEOUT_SHIFT        15
#define RG_INT_STATUS_AD_LBAT_LV_ADDR             PMU_HP_INT_STATUS1
#define RG_INT_STATUS_AD_LBAT_LV_MASK             0x1
#define RG_INT_STATUS_AD_LBAT_LV_SHIFT            0
#define RG_INT_STATUS_THM_OVER40_ADDR             PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THM_OVER40_MASK             0x1
#define RG_INT_STATUS_THM_OVER40_SHIFT            1
#define RG_INT_STATUS_THM_OVER55_ADDR             PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THM_OVER55_MASK             0x1
#define RG_INT_STATUS_THM_OVER55_SHIFT            2
#define RG_INT_STATUS_THM_OVER110_ADDR            PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THM_OVER110_MASK            0x1
#define RG_INT_STATUS_THM_OVER110_SHIFT           3
#define RG_INT_STATUS_THM_OVER125_ADDR            PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THM_OVER125_MASK            0x1
#define RG_INT_STATUS_THM_OVER125_SHIFT           4
#define RG_INT_STATUS_THM_UNDER40_ADDR            PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THM_UNDER40_MASK            0x1
#define RG_INT_STATUS_THM_UNDER40_SHIFT           5
#define RG_INT_STATUS_THM_UNDER55_ADDR            PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THM_UNDER55_MASK            0x1
#define RG_INT_STATUS_THM_UNDER55_SHIFT           6
#define RG_INT_STATUS_THM_UNDER110_ADDR           PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THM_UNDER110_MASK           0x1
#define RG_INT_STATUS_THM_UNDER110_SHIFT          7
#define RG_INT_STATUS_THM_UNDER125_ADDR           PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THM_UNDER125_MASK           0x1
#define RG_INT_STATUS_THM_UNDER125_SHIFT          8
#define RG_INT_STATUS_ILIMINT_ADDR                PMU_HP_INT_STATUS1
#define RG_INT_STATUS_ILIMINT_MASK                0x1
#define RG_INT_STATUS_ILIMINT_SHIFT               9
#define RG_INT_STATUS_THERMREGINT_ADDR            PMU_HP_INT_STATUS1
#define RG_INT_STATUS_THERMREGINT_MASK            0x1
#define RG_INT_STATUS_THERMREGINT_SHIFT           10
#define RG_INT_STATUS_VSYS_DPM_ADDR               PMU_HP_INT_STATUS1
#define RG_INT_STATUS_VSYS_DPM_MASK               0x1
#define RG_INT_STATUS_VSYS_DPM_SHIFT              11
#define RG_INT_STATUS_JEITA_TO_NORMAL_ADDR        PMU_HP_INT_STATUS1
#define RG_INT_STATUS_JEITA_TO_NORMAL_MASK        0x1
#define RG_INT_STATUS_JEITA_TO_NORMAL_SHIFT       12
#define RG_INT_RAW_STATUS_PWRKEY_ADDR             PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_PWRKEY_MASK             0x1
#define RG_INT_RAW_STATUS_PWRKEY_SHIFT            0
#define RG_INT_RAW_STATUS_PWRKEY_R_ADDR           PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_PWRKEY_R_MASK           0x1
#define RG_INT_RAW_STATUS_PWRKEY_R_SHIFT          1
#define RG_INT_RAW_STATUS_AVDD50_OC_ADDR          PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_AVDD50_OC_MASK          0x1
#define RG_INT_RAW_STATUS_AVDD50_OC_SHIFT         2
#define RG_INT_RAW_STATUS_VBAT_RECHG_ADDR         PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_VBAT_RECHG_MASK         0x1
#define RG_INT_RAW_STATUS_VBAT_RECHG_SHIFT        3
#define RG_INT_RAW_STATUS_JEITA_HOT_ADDR          PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_JEITA_HOT_MASK          0x1
#define RG_INT_RAW_STATUS_JEITA_HOT_SHIFT         4
#define RG_INT_RAW_STATUS_JEITA_WARM_ADDR         PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_JEITA_WARM_MASK         0x1
#define RG_INT_RAW_STATUS_JEITA_WARM_SHIFT        5
#define RG_INT_RAW_STATUS_JEITA_COOL_ADDR         PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_JEITA_COOL_MASK         0x1
#define RG_INT_RAW_STATUS_JEITA_COOL_SHIFT        6
#define RG_INT_RAW_STATUS_JEITA_COLD_ADDR         PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_JEITA_COLD_MASK         0x1
#define RG_INT_RAW_STATUS_JEITA_COLD_SHIFT        7
#define RG_INT_RAW_STATUS_BATOV_ADDR              PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_BATOV_MASK              0x1
#define RG_INT_RAW_STATUS_BATOV_SHIFT             8
#define RG_INT_RAW_STATUS_CHRDET_ADDR             PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_CHRDET_MASK             0x1
#define RG_INT_RAW_STATUS_CHRDET_SHIFT            9
#define RG_INT_RAW_STATUS_CHGSTATINT_ADDR         PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_CHGSTATINT_MASK         0x1
#define RG_INT_RAW_STATUS_CHGSTATINT_SHIFT        10
#define RG_INT_RAW_STATUS_VBUS_OVP_ADDR           PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_VBUS_OVP_MASK           0x1
#define RG_INT_RAW_STATUS_VBUS_OVP_SHIFT          11
#define RG_INT_RAW_STATUS_VBUS_UVLO_ADDR          PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_VBUS_UVLO_MASK          0x1
#define RG_INT_RAW_STATUS_VBUS_UVLO_SHIFT         12
#define RG_INT_RAW_STATUS_ICHR_ITERM_ADDR         PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_ICHR_ITERM_MASK         0x1
#define RG_INT_RAW_STATUS_ICHR_ITERM_SHIFT        13
#define RG_INT_RAW_STATUS_ICHR_CHG_CUR_ADDR       PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_ICHR_CHG_CUR_MASK       0x1
#define RG_INT_RAW_STATUS_ICHR_CHG_CUR_SHIFT      14
#define RG_INT_RAW_STATUS_SAFETY_TIMEOUT_ADDR     PMU_HP_INT_RAW_STATUS0
#define RG_INT_RAW_STATUS_SAFETY_TIMEOUT_MASK     0x1
#define RG_INT_RAW_STATUS_SAFETY_TIMEOUT_SHIFT    15
#define RG_INT_RAW_STATUS_AD_LBAT_LV_ADDR         PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_AD_LBAT_LV_MASK         0x1
#define RG_INT_RAW_STATUS_AD_LBAT_LV_SHIFT        0
#define RG_INT_RAW_STATUS_THM_OVER40_ADDR         PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THM_OVER40_MASK         0x1
#define RG_INT_RAW_STATUS_THM_OVER40_SHIFT        1
#define RG_INT_RAW_STATUS_THM_OVER55_ADDR         PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THM_OVER55_MASK         0x1
#define RG_INT_RAW_STATUS_THM_OVER55_SHIFT        2
#define RG_INT_RAW_STATUS_THM_OVER110_ADDR        PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THM_OVER110_MASK        0x1
#define RG_INT_RAW_STATUS_THM_OVER110_SHIFT       3
#define RG_INT_RAW_STATUS_THM_OVER125_ADDR        PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THM_OVER125_MASK        0x1
#define RG_INT_RAW_STATUS_THM_OVER125_SHIFT       4
#define RG_INT_RAW_STATUS_THM_UNDER40_ADDR        PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THM_UNDER40_MASK        0x1
#define RG_INT_RAW_STATUS_THM_UNDER40_SHIFT       5
#define RG_INT_RAW_STATUS_THM_UNDER55_ADDR        PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THM_UNDER55_MASK        0x1
#define RG_INT_RAW_STATUS_THM_UNDER55_SHIFT       6
#define RG_INT_RAW_STATUS_THM_UNDER110_ADDR       PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THM_UNDER110_MASK       0x1
#define RG_INT_RAW_STATUS_THM_UNDER110_SHIFT      7
#define RG_INT_RAW_STATUS_THM_UNDER125_ADDR       PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THM_UNDER125_MASK       0x1
#define RG_INT_RAW_STATUS_THM_UNDER125_SHIFT      8
#define RG_INT_RAW_STATUS_ILIMINT_ADDR            PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_ILIMINT_MASK            0x1
#define RG_INT_RAW_STATUS_ILIMINT_SHIFT           9
#define RG_INT_RAW_STATUS_THERMREGINT_ADDR        PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_THERMREGINT_MASK        0x1
#define RG_INT_RAW_STATUS_THERMREGINT_SHIFT       10
#define RG_INT_RAW_STATUS_VSYS_DPM_ADDR           PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_VSYS_DPM_MASK           0x1
#define RG_INT_RAW_STATUS_VSYS_DPM_SHIFT          11
#define RG_INT_RAW_STATUS_JEITA_TO_NORMAL_ADDR    PMU_HP_INT_RAW_STATUS1
#define RG_INT_RAW_STATUS_JEITA_TO_NORMAL_MASK    0x1
#define RG_INT_RAW_STATUS_JEITA_TO_NORMAL_SHIFT   12
#define POLARITY_ADDR                             PMU_HP_INT_MISC_CON
#define POLARITY_MASK                             0x1
#define POLARITY_SHIFT                            0
#define RG_PWRKEY_RISING_EN_ADDR                  PMU_HP_INT_MISC_CON
#define RG_PWRKEY_RISING_EN_MASK                  0x1
#define RG_PWRKEY_RISING_EN_SHIFT                 1
#define RG_PWRKEY_FALLING_EN_ADDR                 PMU_HP_INT_MISC_CON
#define RG_PWRKEY_FALLING_EN_MASK                 0x1
#define RG_PWRKEY_FALLING_EN_SHIFT                2
#define RG_CHRDET_RISING_EN_ADDR                  PMU_HP_INT_MISC_CON
#define RG_CHRDET_RISING_EN_MASK                  0x1
#define RG_CHRDET_RISING_EN_SHIFT                 3
#define RG_CHRDET_FALLING_EN_ADDR                 PMU_HP_INT_MISC_CON
#define RG_CHRDET_FALLING_EN_MASK                 0x1
#define RG_CHRDET_FALLING_EN_SHIFT                4
#define STS_PWRKEY_ADDR                           PMU_HP_PONSTS
#define STS_PWRKEY_MASK                           0x1
#define STS_PWRKEY_SHIFT                          0
#define STS_RTCA_ADDR                             PMU_HP_PONSTS
#define STS_RTCA_MASK                             0x1
#define STS_RTCA_SHIFT                            1
#define STS_CHRIN_ADDR                            PMU_HP_PONSTS
#define STS_CHRIN_MASK                            0x1
#define STS_CHRIN_SHIFT                           2
#define STS_CHROUT_ADDR                           PMU_HP_PONSTS
#define STS_CHROUT_MASK                           0x1
#define STS_CHROUT_SHIFT                          3
#define STS_RBOOT_ADDR                            PMU_HP_PONSTS
#define STS_RBOOT_MASK                            0x1
#define STS_RBOOT_SHIFT                           4
#define RG_PONSTS_CLR_ADDR                        PMU_HP_PONSTS
#define RG_PONSTS_CLR_MASK                        0x1
#define RG_PONSTS_CLR_SHIFT                       8
#define STS_BOOT_MODE_ADDR                        PMU_HP_PONSTS
#define STS_BOOT_MODE_MASK                        0x1
#define STS_BOOT_MODE_SHIFT                       15
#define RG_POFFSTS_EN_ADDR                        PMU_HP_POFFSTS_EN
#define RG_POFFSTS_EN_MASK                        0x7FFF
#define RG_POFFSTS_EN_SHIFT                       0
#define PWRKEY_VAL_ADDR                           PMU_HP_DBG_STS
#define PWRKEY_VAL_MASK                           0x1
#define PWRKEY_VAL_SHIFT                          0
#define DA_QI_OSC_ON_ADDR                         PMU_HP_DBG_STS
#define DA_QI_OSC_ON_MASK                         0x1
#define DA_QI_OSC_ON_SHIFT                        1
#define DA_QI_SMPS_EN_ADDR                        PMU_HP_DBG_STS
#define DA_QI_SMPS_EN_MASK                        0x1
#define DA_QI_SMPS_EN_SHIFT                       2
#define DA_QI_OSC_EN_ADDR                         PMU_HP_DBG_STS
#define DA_QI_OSC_EN_MASK                         0x1
#define DA_QI_OSC_EN_SHIFT                        3
#define DA_QI_IVGEN_ON_ADDR                       PMU_HP_DBG_STS
#define DA_QI_IVGEN_ON_MASK                       0x1
#define DA_QI_IVGEN_ON_SHIFT                      4
#define DA_QI_BATDET_ON_ADDR                      PMU_HP_DBG_STS
#define DA_QI_BATDET_ON_MASK                      0x1
#define DA_QI_BATDET_ON_SHIFT                     5
#define DA_QI_BGR_HANDOVER_ADDR                   PMU_HP_DBG_STS
#define DA_QI_BGR_HANDOVER_MASK                   0x1
#define DA_QI_BGR_HANDOVER_SHIFT                  6
#define DA_QI_BGR_ON_ADDR                         PMU_HP_DBG_STS
#define DA_QI_BGR_ON_MASK                         0x1
#define DA_QI_BGR_ON_SHIFT                        7
#define DA_QI_PP_EN_ADDR                          PMU_HP_DBG_STS
#define DA_QI_PP_EN_MASK                          0x1
#define DA_QI_PP_EN_SHIFT                         8
#define AD_QI_SHIPMODE_ADDR                       PMU_HP_DBG_STS
#define AD_QI_SHIPMODE_MASK                       0x1
#define AD_QI_SHIPMODE_SHIFT                      9
#define DA_QI_CO_ON_ADDR                          PMU_HP_DBG_STS
#define DA_QI_CO_ON_MASK                          0x1
#define DA_QI_CO_ON_SHIFT                         10
#define RO_PAD_VAUD18DRV_VOSEL1_ADDR              PMU_HP_DBG_STS
#define RO_PAD_VAUD18DRV_VOSEL1_MASK              0x1
#define RO_PAD_VAUD18DRV_VOSEL1_SHIFT             11
#define RO_PAD_VAUD18DRV_VOSEL0_ADDR              PMU_HP_DBG_STS
#define RO_PAD_VAUD18DRV_VOSEL0_MASK              0x1
#define RO_PAD_VAUD18DRV_VOSEL0_SHIFT             12
#define RO_PAD_SRCLKEN_ADDR                       PMU_HP_DBG_STS
#define RO_PAD_SRCLKEN_MASK                       0x1
#define RO_PAD_SRCLKEN_SHIFT                      13
#define D2D_CAP_LPSD_ADDR                         PMU_HP_DBG_STS
#define D2D_CAP_LPSD_MASK                         0x1
#define D2D_CAP_LPSD_SHIFT                        14
#define D2D_RTC_ALARM_ADDR                        PMU_HP_DBG_STS
#define D2D_RTC_ALARM_MASK                        0x1
#define D2D_RTC_ALARM_SHIFT                       15
#define VSRAM_PG_DEB_ADDR                         PMU_HP_PG_DEB_STS0
#define VSRAM_PG_DEB_MASK                         0x1
#define VSRAM_PG_DEB_SHIFT                        8
#define VLDO31_PG_DEB_ADDR                        PMU_HP_PG_DEB_STS0
#define VLDO31_PG_DEB_MASK                        0x1
#define VLDO31_PG_DEB_SHIFT                       9
#define VA18_PG_DEB_ADDR                          PMU_HP_PG_DEB_STS0
#define VA18_PG_DEB_MASK                          0x1
#define VA18_PG_DEB_SHIFT                         10
#define VPA_PG_DEB_ADDR                           PMU_HP_PG_DEB_STS0
#define VPA_PG_DEB_MASK                           0x1
#define VPA_PG_DEB_SHIFT                          11
#define VRF_PG_DEB_ADDR                           PMU_HP_PG_DEB_STS0
#define VRF_PG_DEB_MASK                           0x1
#define VRF_PG_DEB_SHIFT                          12
#define VAUD18_PG_DEB_ADDR                        PMU_HP_PG_DEB_STS0
#define VAUD18_PG_DEB_MASK                        0x1
#define VAUD18_PG_DEB_SHIFT                       13
#define VIO18_PG_DEB_ADDR                         PMU_HP_PG_DEB_STS0
#define VIO18_PG_DEB_MASK                         0x1
#define VIO18_PG_DEB_SHIFT                        14
#define VCORE_PG_DEB_ADDR                         PMU_HP_PG_DEB_STS0
#define VCORE_PG_DEB_MASK                         0x1
#define VCORE_PG_DEB_SHIFT                        15
#define STS_THM_OVER40_ADDR                       PMU_HP_THMSTS
#define STS_THM_OVER40_MASK                       0x1
#define STS_THM_OVER40_SHIFT                      0
#define STS_THM_OVER55_ADDR                       PMU_HP_THMSTS
#define STS_THM_OVER55_MASK                       0x1
#define STS_THM_OVER55_SHIFT                      1
#define STS_THM_OVER110_ADDR                      PMU_HP_THMSTS
#define STS_THM_OVER110_MASK                      0x1
#define STS_THM_OVER110_SHIFT                     2
#define STS_THM_OVER125_ADDR                      PMU_HP_THMSTS
#define STS_THM_OVER125_MASK                      0x1
#define STS_THM_OVER125_SHIFT                     3
#define STS_THM_RAW_STS_ADDR                      PMU_HP_THMSTS
#define STS_THM_RAW_STS_MASK                      0x1
#define STS_THM_RAW_STS_SHIFT                     4
#define STS_THM_DEB_STS_ADDR                      PMU_HP_THMSTS
#define STS_THM_DEB_STS_MASK                      0x1
#define STS_THM_DEB_STS_SHIFT                     5
#define RG_PWROFF_MODE_ADDR                       PMU_HP_TPO_CON0
#define RG_PWROFF_MODE_MASK                       0x1
#define RG_PWROFF_MODE_SHIFT                      0
#define RG_SRCLKEN_ADDR                           PMU_HP_TPO_CON1
#define RG_SRCLKEN_MASK                           0x1
#define RG_SRCLKEN_SHIFT                          0
#define RG_SRCLKEN_HW_MODE_ADDR                   PMU_HP_TPO_CON1
#define RG_SRCLKEN_HW_MODE_MASK                   0x1
#define RG_SRCLKEN_HW_MODE_SHIFT                  1
#define RG_CHR_SUSPEND_MODE_ADDR                  PMU_HP_TPO_CON2
#define RG_CHR_SUSPEND_MODE_MASK                  0x1
#define RG_CHR_SUSPEND_MODE_SHIFT                 0
#define RG_UVLO_SLEEP_EN_ADDR                     PMU_HP_TPO_CON2
#define RG_UVLO_SLEEP_EN_MASK                     0x1
#define RG_UVLO_SLEEP_EN_SHIFT                    1
#define RG_BGR_SLEEP_EN_ADDR                      PMU_HP_TPO_CON2
#define RG_BGR_SLEEP_EN_MASK                      0x1
#define RG_BGR_SLEEP_EN_SHIFT                     2
#define RG_LBAT_INT_EN_ADDR                       PMU_HP_TPO_CON2
#define RG_LBAT_INT_EN_MASK                       0x1
#define RG_LBAT_INT_EN_SHIFT                      3
#define RG_OSC32_AUTO_PDN_ADDR                    PMU_HP_TPO_CON2
#define RG_OSC32_AUTO_PDN_MASK                    0x1
#define RG_OSC32_AUTO_PDN_SHIFT                   6
#define RG_CO_ON_SW_MODE_ADDR                     PMU_HP_TPO_CON2
#define RG_CO_ON_SW_MODE_MASK                     0x1
#define RG_CO_ON_SW_MODE_SHIFT                    8
#define RG_CO_ON_ADDR                             PMU_HP_TPO_CON2
#define RG_CO_ON_MASK                             0x1
#define RG_CO_ON_SHIFT                            9
#define RG_AON_ADDR                               PMU_HP_TPO_CON2
#define RG_AON_MASK                               0x1
#define RG_AON_SHIFT                              10
#define RG_SHIPMODE_EXIT_SW_MODE_ADDR             PMU_HP_TPO_CON2
#define RG_SHIPMODE_EXIT_SW_MODE_MASK             0x1
#define RG_SHIPMODE_EXIT_SW_MODE_SHIFT            12
#define RG_SHIPMODE_EXIT_ADDR                     PMU_HP_TPO_CON2
#define RG_SHIPMODE_EXIT_MASK                     0x1
#define RG_SHIPMODE_EXIT_SHIFT                    13
#define RG_PP_EN_SW_MODE_ADDR                     PMU_HP_TPO_CON2
#define RG_PP_EN_SW_MODE_MASK                     0x1
#define RG_PP_EN_SW_MODE_SHIFT                    14
#define RG_PP_EN_ADDR                             PMU_HP_TPO_CON2
#define RG_PP_EN_MASK                             0x1
#define RG_PP_EN_SHIFT                            15
#define RG_BGR_ON_SLEEPOFF_ADDR                   PMU_HP_TPO_CON3
#define RG_BGR_ON_SLEEPOFF_MASK                   0x1
#define RG_BGR_ON_SLEEPOFF_SHIFT                  0
#define RG_BATDET_ON_SLEEPOFF_ADDR                PMU_HP_TPO_CON3
#define RG_BATDET_ON_SLEEPOFF_MASK                0x1
#define RG_BATDET_ON_SLEEPOFF_SHIFT               1
#define RG_BGR_ON_SW_MODE_ADDR                    PMU_HP_TPO_CON3
#define RG_BGR_ON_SW_MODE_MASK                    0x1
#define RG_BGR_ON_SW_MODE_SHIFT                   2
#define RG_BGR_ON_ADDR                            PMU_HP_TPO_CON3
#define RG_BGR_ON_MASK                            0x1
#define RG_BGR_ON_SHIFT                           3
#define RG_BGR_HANDOVER_SW_MODE_ADDR              PMU_HP_TPO_CON3
#define RG_BGR_HANDOVER_SW_MODE_MASK              0x1
#define RG_BGR_HANDOVER_SW_MODE_SHIFT             4
#define RG_BGR_HANDOVER_ADDR                      PMU_HP_TPO_CON3
#define RG_BGR_HANDOVER_MASK                      0x1
#define RG_BGR_HANDOVER_SHIFT                     5
#define RG_BATDET_ON_SW_MODE_ADDR                 PMU_HP_TPO_CON3
#define RG_BATDET_ON_SW_MODE_MASK                 0x1
#define RG_BATDET_ON_SW_MODE_SHIFT                6
#define RG_BATDET_ON_ADDR                         PMU_HP_TPO_CON3
#define RG_BATDET_ON_MASK                         0x1
#define RG_BATDET_ON_SHIFT                        7
#define RG_OSC_EN_SW_MODE_ADDR                    PMU_HP_TPO_CON3
#define RG_OSC_EN_SW_MODE_MASK                    0x1
#define RG_OSC_EN_SW_MODE_SHIFT                   8
#define RG_OSC_EN_ADDR                            PMU_HP_TPO_CON3
#define RG_OSC_EN_MASK                            0x1
#define RG_OSC_EN_SHIFT                           9
#define RG_SMPS_EN_SW_MODE_ADDR                   PMU_HP_TPO_CON3
#define RG_SMPS_EN_SW_MODE_MASK                   0x1
#define RG_SMPS_EN_SW_MODE_SHIFT                  10
#define RG_SMPS_EN_ADDR                           PMU_HP_TPO_CON3
#define RG_SMPS_EN_MASK                           0x1
#define RG_SMPS_EN_SHIFT                          11
#define RG_IVGEN_ON_SW_MODE_ADDR                  PMU_HP_TPO_CON3
#define RG_IVGEN_ON_SW_MODE_MASK                  0x1
#define RG_IVGEN_ON_SW_MODE_SHIFT                 12
#define RG_IVGEN_ON_ADDR                          PMU_HP_TPO_CON3
#define RG_IVGEN_ON_MASK                          0x1
#define RG_IVGEN_ON_SHIFT                         13
#define RG_LOW_IBUS_EN_LATCH_ADDR                 PMU_HP_TPO_CON4
#define RG_LOW_IBUS_EN_LATCH_MASK                 0x1
#define RG_LOW_IBUS_EN_LATCH_SHIFT                0
#define RG_LOW_IBUS_EN_ADDR                       PMU_HP_TPO_CON4
#define RG_LOW_IBUS_EN_MASK                       0x1
#define RG_LOW_IBUS_EN_SHIFT                      1
#define AD_LOW_IBUS_EN_LAT_ADDR                   PMU_HP_TPO_CON4
#define AD_LOW_IBUS_EN_LAT_MASK                   0x1
#define AD_LOW_IBUS_EN_LAT_SHIFT                  2
#define RG_EOC_RTC_EN_ADDR                        PMU_HP_TPO_CON4
#define RG_EOC_RTC_EN_MASK                        0x1
#define RG_EOC_RTC_EN_SHIFT                       4
#define AD_QI_PLUGOUT_ALARM_ADDR                  PMU_HP_TPO_CON4
#define AD_QI_PLUGOUT_ALARM_MASK                  0x1
#define AD_QI_PLUGOUT_ALARM_SHIFT                 8
#define RG_AO_TRIM_SEL_LATCH_ADDR                 PMU_HP_TPO_CON5
#define RG_AO_TRIM_SEL_LATCH_MASK                 0x1
#define RG_AO_TRIM_SEL_LATCH_SHIFT                0
#define RG_AO_TRIM_SEL_ADDR                       PMU_HP_TPO_CON5
#define RG_AO_TRIM_SEL_MASK                       0x1
#define RG_AO_TRIM_SEL_SHIFT                      1
#define AD_AO_TRIM_SEL_L_ADDR                     PMU_HP_TPO_CON5
#define AD_AO_TRIM_SEL_L_MASK                     0x1
#define AD_AO_TRIM_SEL_L_SHIFT                    2
#define RG_ACT2SLP_IP_CNT_ADDR                    PMU_HP_TPO_CON6
#define RG_ACT2SLP_IP_CNT_MASK                    0x7
#define RG_ACT2SLP_IP_CNT_SHIFT                   0
#define RG_SLP2ACT_IP_CNT_ADDR                    PMU_HP_TPO_CON6
#define RG_SLP2ACT_IP_CNT_MASK                    0x7
#define RG_SLP2ACT_IP_CNT_SHIFT                   4
#define RG_SLP2ACT_GRD_CNT_ADDR                   PMU_HP_TPO_CON6
#define RG_SLP2ACT_GRD_CNT_MASK                   0x7
#define RG_SLP2ACT_GRD_CNT_SHIFT                  8
#define RG_SMPS_CK_EN_DCM_MODE_ADDR               PMU_HP_TPO_CON6
#define RG_SMPS_CK_EN_DCM_MODE_MASK               0x1
#define RG_SMPS_CK_EN_DCM_MODE_SHIFT              15
#define RG_AUXADC_SLP_RST_EN_ADDR                 PMU_HP_TPO_CON7
#define RG_AUXADC_SLP_RST_EN_MASK                 0x1
#define RG_AUXADC_SLP_RST_EN_SHIFT                0
#define LP_STATE_ADDR                             PMU_HP_TPO_STS
#define LP_STATE_MASK                             0x7F
#define LP_STATE_SHIFT                            0
#define RG_PWRHOLD_ADDR                           PMU_HP_PWRHOLD
#define RG_PWRHOLD_MASK                           0x1
#define RG_PWRHOLD_SHIFT                          0
#define RG_THM_SHDN_EN_ADDR                       PMU_HP_STRUP_CON0
#define RG_THM_SHDN_EN_MASK                       0x1
#define RG_THM_SHDN_EN_SHIFT                      0
#define RG_THM_SHDN_SEL_ADDR                      PMU_HP_STRUP_CON0
#define RG_THM_SHDN_SEL_MASK                      0x1
#define RG_THM_SHDN_SEL_SHIFT                     1
#define RG_STRUP_AUXADC_START_SW_ADDR             PMU_HP_STRUP_CON1
#define RG_STRUP_AUXADC_START_SW_MASK             0x1
#define RG_STRUP_AUXADC_START_SW_SHIFT            0
#define RG_STRUP_AUXADC_RSTB_SW_ADDR              PMU_HP_STRUP_CON1
#define RG_STRUP_AUXADC_RSTB_SW_MASK              0x1
#define RG_STRUP_AUXADC_RSTB_SW_SHIFT             1
#define RG_STRUP_AUXADC_START_SEL_ADDR            PMU_HP_STRUP_CON1
#define RG_STRUP_AUXADC_START_SEL_MASK            0x1
#define RG_STRUP_AUXADC_START_SEL_SHIFT           2
#define RG_STRUP_AUXADC_RSTB_SEL_ADDR             PMU_HP_STRUP_CON1
#define RG_STRUP_AUXADC_RSTB_SEL_MASK             0x1
#define RG_STRUP_AUXADC_RSTB_SEL_SHIFT            3
#define RG_STRUP_AUXADC_RPCNT_MAX_ADDR            PMU_HP_STRUP_CON1
#define RG_STRUP_AUXADC_RPCNT_MAX_MASK            0x7F
#define RG_STRUP_AUXADC_RPCNT_MAX_SHIFT           4
#define RG_THRDET_SEL_ADDR                        PMU_HP_STRUP_Interface_ANA_CON0
#define RG_THRDET_SEL_MASK                        0x1
#define RG_THRDET_SEL_SHIFT                       0
#define RG_THR_TMODE_ADDR                         PMU_HP_STRUP_Interface_ANA_CON0
#define RG_THR_TMODE_MASK                         0x1
#define RG_THR_TMODE_SHIFT                        3
#define RG_VREF_BG_ADDR                           PMU_HP_STRUP_Interface_ANA_CON0
#define RG_VREF_BG_MASK                           0x7
#define RG_VREF_BG_SHIFT                          4
#define RG_RST_DRVSEL_ADDR                        PMU_HP_STRUP_Interface_ANA_CON0
#define RG_RST_DRVSEL_MASK                        0x1
#define RG_RST_DRVSEL_SHIFT                       7
#define RG_IVGEN_TRIM_EN_ADDR                     PMU_HP_STRUP_Interface_ANA_CON0
#define RG_IVGEN_TRIM_EN_MASK                     0x1
#define RG_IVGEN_TRIM_EN_SHIFT                    8
#define RG_TM_OUT_ADDR                            PMU_HP_STRUP_Interface_ANA_CON0
#define RG_TM_OUT_MASK                            0x3
#define RG_TM_OUT_SHIFT                           10
#define RG_PMU_RSV_ADDR                           PMU_HP_STRUP_Interface_ANA_CON0
#define RG_PMU_RSV_MASK                           0xF
#define RG_PMU_RSV_SHIFT                          12
#define RGS_ANA_CHIP_ID_ADDR                      PMU_HP_STRUP_Interface_ANA_CON1
#define RGS_ANA_CHIP_ID_MASK                      0x7
#define RGS_ANA_CHIP_ID_SHIFT                     0
#define RG_STRUP_IREF_TRIM_ADDR                   PMU_HP_STRUP_Interface_ELR_0
#define RG_STRUP_IREF_TRIM_MASK                   0x3F
#define RG_STRUP_IREF_TRIM_SHIFT                  0
#define RG_BGR_UNCHOP_ADDR                        PMU_HP_VREF_Interface_ANA_CON0
#define RG_BGR_UNCHOP_MASK                        0x1
#define RG_BGR_UNCHOP_SHIFT                       0
#define RG_BGR_UNCHOP_PH_ADDR                     PMU_HP_VREF_Interface_ANA_CON0
#define RG_BGR_UNCHOP_PH_MASK                     0x1
#define RG_BGR_UNCHOP_PH_SHIFT                    1
#define RG_BGR_RSEL_ADDR                          PMU_HP_VREF_Interface_ANA_CON0
#define RG_BGR_RSEL_MASK                          0xF
#define RG_BGR_RSEL_SHIFT                         2
#define RG_BGR_TRIM_EN_ADDR                       PMU_HP_VREF_Interface_ANA_CON0
#define RG_BGR_TRIM_EN_MASK                       0x1
#define RG_BGR_TRIM_EN_SHIFT                      6
#define RG_BGR_TEST_RSTB_ADDR                     PMU_HP_VREF_Interface_ANA_CON0
#define RG_BGR_TEST_RSTB_MASK                     0x1
#define RG_BGR_TEST_RSTB_SHIFT                    7
#define RG_BGR_TEST_EN_ADDR                       PMU_HP_VREF_Interface_ANA_CON0
#define RG_BGR_TEST_EN_MASK                       0x1
#define RG_BGR_TEST_EN_SHIFT                      8
#define RG_UVLO_VTHL_ADDR                         PMU_HP_VREF_Interface_ANA_CON0
#define RG_UVLO_VTHL_MASK                         0x1F
#define RG_UVLO_VTHL_SHIFT                        11
#define RG_LBAT_INT_VTH_ADDR                      PMU_HP_VREF_Interface_ANA_CON1
#define RG_LBAT_INT_VTH_MASK                      0x1F
#define RG_LBAT_INT_VTH_SHIFT                     1
#define RG_BGRNOC_RSEL_ADDR                       PMU_HP_VREF_Interface_ANA_CON2
#define RG_BGRNOC_RSEL_MASK                       0xF
#define RG_BGRNOC_RSEL_SHIFT                      0
#define AD_BGNOC_RSEL_L_ADDR                      PMU_HP_VREF_Interface_ANA_CON2
#define AD_BGNOC_RSEL_L_MASK                      0xF
#define AD_BGNOC_RSEL_L_SHIFT                     4
#define RG_BGRNOC_TRIMEN_ADDR                     PMU_HP_VREF_Interface_ANA_CON2
#define RG_BGRNOC_TRIMEN_MASK                     0x1
#define RG_BGRNOC_TRIMEN_SHIFT                    8
#define RG_IVGENNOC_TRIMEN_ADDR                   PMU_HP_VREF_Interface_ANA_CON2
#define RG_IVGENNOC_TRIMEN_MASK                   0x1
#define RG_IVGENNOC_TRIMEN_SHIFT                  9
#define RG_AO_TRIM_REG_RELOAD_ADDR                PMU_HP_VREF_Interface_ANA_CON2
#define RG_AO_TRIM_REG_RELOAD_MASK                0x1
#define RG_AO_TRIM_REG_RELOAD_SHIFT               12
#define RG_IVGENNOC_I_ADJ_ADDR                    PMU_HP_VREF_Interface_ANA_CON2
#define RG_IVGENNOC_I_ADJ_MASK                    0x3
#define RG_IVGENNOC_I_ADJ_SHIFT                   13
#define RGS_POFFSTS_ADDR                          PMU_HP_VREF_Interface_ANA_CON3
#define RGS_POFFSTS_MASK                          0x1F
#define RGS_POFFSTS_SHIFT                         0
#define RG_POFFSTS_CLR_ADDR                       PMU_HP_VREF_Interface_ANA_CON3
#define RG_POFFSTS_CLR_MASK                       0x1
#define RG_POFFSTS_CLR_SHIFT                      15
#define RG_BGR_TRIM_ADDR                          PMU_HP_VREF_Interface_ELR_0
#define RG_BGR_TRIM_MASK                          0x1F
#define RG_BGR_TRIM_SHIFT                         0
#define RG_BGRNOC_TRIM_ADDR                       PMU_HP_VREF_Interface_ELR_0
#define RG_BGRNOC_TRIM_MASK                       0x1F
#define RG_BGRNOC_TRIM_SHIFT                      5
#define RG_IVGENNOC_TRIM_ADDR                     PMU_HP_VREF_Interface_ELR_0
#define RG_IVGENNOC_TRIM_MASK                     0x1F
#define RG_IVGENNOC_TRIM_SHIFT                    10
#define RG_UVLO_VTHH_ADDR                         PMU_HP_VREF_Interface_ELR_1
#define RG_UVLO_VTHH_MASK                         0x7
#define RG_UVLO_VTHH_SHIFT                        0
#define RG_VIO18_V045_TRIM_ADDR                   PMU_HP_VREF_Interface_ELR_2
#define RG_VIO18_V045_TRIM_MASK                   0x1F
#define RG_VIO18_V045_TRIM_SHIFT                  0
#define RG_VAUD18_V045_TRIM_ADDR                  PMU_HP_VREF_Interface_ELR_2
#define RG_VAUD18_V045_TRIM_MASK                  0x1F
#define RG_VAUD18_V045_TRIM_SHIFT                 8
#define RG_VRF_V045_TRIM_ADDR                     PMU_HP_VREF_Interface_ELR_3
#define RG_VRF_V045_TRIM_MASK                     0x1F
#define RG_VRF_V045_TRIM_SHIFT                    0
#define RG_VPA_V045_TRIM_ADDR                     PMU_HP_VREF_Interface_ELR_3
#define RG_VPA_V045_TRIM_MASK                     0x1F
#define RG_VPA_V045_TRIM_SHIFT                    8
#define RG_VCORE_V045_TRIM_ADDR                   PMU_HP_VREF_Interface_ELR_4
#define RG_VCORE_V045_TRIM_MASK                   0x1F
#define RG_VCORE_V045_TRIM_SHIFT                  0
#define RG_BUCKPG_V03_TRIM_ADDR                   PMU_HP_VREF_Interface_ELR_4
#define RG_BUCKPG_V03_TRIM_MASK                   0x1F
#define RG_BUCKPG_V03_TRIM_SHIFT                  8
#define RG_VCORE_V045_NM_TRIM_ADDR                PMU_HP_VREF_Interface_ELR_5
#define RG_VCORE_V045_NM_TRIM_MASK                0x1F
#define RG_VCORE_V045_NM_TRIM_SHIFT               0
#define RG_EOSC_CHOP_EN_ADDR                      PMU_HP_OSC32_ANA_CON0
#define RG_EOSC_CHOP_EN_MASK                      0x1
#define RG_EOSC_CHOP_EN_SHIFT                     0
#define RG_EOSC_VCT_EN_ADDR                       PMU_HP_OSC32_ANA_CON0
#define RG_EOSC_VCT_EN_MASK                       0x1
#define RG_EOSC_VCT_EN_SHIFT                      3
#define RG_DEGLITCH_LVSH_EN_ADDR                  PMU_HP_OSC32_ANA_CON0
#define RG_DEGLITCH_LVSH_EN_MASK                  0x1
#define RG_DEGLITCH_LVSH_EN_SHIFT                 4
#define RG_EOSC_RSV_ADDR                          PMU_HP_OSC32_ANA_CON0
#define RG_EOSC_RSV_MASK                          0xF
#define RG_EOSC_RSV_SHIFT                         5
#define RG_EOSC_STP_CALI_ADDR                     PMU_HP_OSC32_ELR_0
#define RG_EOSC_STP_CALI_MASK                     0x3
#define RG_EOSC_STP_CALI_SHIFT                    0
#define RG_DINV_ENB_ADDR                          PMU_HP_OSC32_ELR_0
#define RG_DINV_ENB_MASK                          0x1
#define RG_DINV_ENB_SHIFT                         2
#define RG_CHR_LOW_IBUS_EN_LAT_SW_SEL_ADDR        PMU_HP_CHR_AO_CON0
#define RG_CHR_LOW_IBUS_EN_LAT_SW_SEL_MASK        0x1
#define RG_CHR_LOW_IBUS_EN_LAT_SW_SEL_SHIFT       0
#define RG_CHR_LOW_IBUS_EN_LAT_SW_ADDR            PMU_HP_CHR_AO_CON0
#define RG_CHR_LOW_IBUS_EN_LAT_SW_MASK            0x1
#define RG_CHR_LOW_IBUS_EN_LAT_SW_SHIFT           1
#define RG_CHR_VBUS_UVLO_DB_SW_SEL_ADDR           PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_UVLO_DB_SW_SEL_MASK           0x1
#define RG_CHR_VBUS_UVLO_DB_SW_SEL_SHIFT          2
#define RG_CHR_VBUS_UVLO_DB_SW_ADDR               PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_UVLO_DB_SW_MASK               0x1
#define RG_CHR_VBUS_UVLO_DB_SW_SHIFT              3
#define RG_CHR_VBUS_OVP_DB_SW_SEL_ADDR            PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_OVP_DB_SW_SEL_MASK            0x1
#define RG_CHR_VBUS_OVP_DB_SW_SEL_SHIFT           4
#define RG_CHR_VBUS_OVP_DB_SW_ADDR                PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_OVP_DB_SW_MASK                0x1
#define RG_CHR_VBUS_OVP_DB_SW_SHIFT               5
#define RG_CHR_REF_EN_SW_SEL_ADDR                 PMU_HP_CHR_AO_CON0
#define RG_CHR_REF_EN_SW_SEL_MASK                 0x1
#define RG_CHR_REF_EN_SW_SEL_SHIFT                6
#define RG_CHR_REF_EN_SW_ADDR                     PMU_HP_CHR_AO_CON0
#define RG_CHR_REF_EN_SW_MASK                     0x1
#define RG_CHR_REF_EN_SW_SHIFT                    7
#define RG_CHR_PLUGIN_DB_SW_SEL_ADDR              PMU_HP_CHR_AO_CON0
#define RG_CHR_PLUGIN_DB_SW_SEL_MASK              0x1
#define RG_CHR_PLUGIN_DB_SW_SEL_SHIFT             8
#define RG_CHR_PLUGIN_DB_SW_ADDR                  PMU_HP_CHR_AO_CON0
#define RG_CHR_PLUGIN_DB_SW_MASK                  0x1
#define RG_CHR_PLUGIN_DB_SW_SHIFT                 9
#define RG_CHR_VBUS_UVLO_SW_SEL_ADDR              PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_UVLO_SW_SEL_MASK              0x1
#define RG_CHR_VBUS_UVLO_SW_SEL_SHIFT             10
#define RG_CHR_VBUS_UVLO_SW_ADDR                  PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_UVLO_SW_MASK                  0x1
#define RG_CHR_VBUS_UVLO_SW_SHIFT                 11
#define RG_CHR_VBUS_OVP_SW_SEL_ADDR               PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_OVP_SW_SEL_MASK               0x1
#define RG_CHR_VBUS_OVP_SW_SEL_SHIFT              12
#define RG_CHR_VBUS_OVP_SW_ADDR                   PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_OVP_SW_MASK                   0x1
#define RG_CHR_VBUS_OVP_SW_SHIFT                  13
#define RG_CHR_VBUS_GT_POR_SW_SEL_ADDR            PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_GT_POR_SW_SEL_MASK            0x1
#define RG_CHR_VBUS_GT_POR_SW_SEL_SHIFT           14
#define RG_CHR_VBUS_GT_POR_SW_ADDR                PMU_HP_CHR_AO_CON0
#define RG_CHR_VBUS_GT_POR_SW_MASK                0x1
#define RG_CHR_VBUS_GT_POR_SW_SHIFT               15
#define RG_FON_CMP_OUT_SW_SEL_ADDR                PMU_HP_CHR_AO_CON1
#define RG_FON_CMP_OUT_SW_SEL_MASK                0x1
#define RG_FON_CMP_OUT_SW_SEL_SHIFT               0
#define RG_FON_CMP_OUT_SW_ADDR                    PMU_HP_CHR_AO_CON1
#define RG_FON_CMP_OUT_SW_MASK                    0x1
#define RG_FON_CMP_OUT_SW_SHIFT                   1
#define RG_FON_CMP_EN_SW_SEL_ADDR                 PMU_HP_CHR_AO_CON1
#define RG_FON_CMP_EN_SW_SEL_MASK                 0x1
#define RG_FON_CMP_EN_SW_SEL_SHIFT                2
#define RG_FON_CMP_EN_SW_ADDR                     PMU_HP_CHR_AO_CON1
#define RG_FON_CMP_EN_SW_MASK                     0x1
#define RG_FON_CMP_EN_SW_SHIFT                    3
#define RG_FON_CMP_EN_POR_DB_SW_SEL_ADDR          PMU_HP_CHR_AO_CON1
#define RG_FON_CMP_EN_POR_DB_SW_SEL_MASK          0x1
#define RG_FON_CMP_EN_POR_DB_SW_SEL_SHIFT         4
#define RG_FON_CMP_EN_POR_DB_SW_ADDR              PMU_HP_CHR_AO_CON1
#define RG_FON_CMP_EN_POR_DB_SW_MASK              0x1
#define RG_FON_CMP_EN_POR_DB_SW_SHIFT             5
#define RG_FOFF_FON_CMP_SW_SEL_ADDR               PMU_HP_CHR_AO_CON1
#define RG_FOFF_FON_CMP_SW_SEL_MASK               0x1
#define RG_FOFF_FON_CMP_SW_SEL_SHIFT              6
#define RG_FOFF_FON_CMP_SW_ADDR                   PMU_HP_CHR_AO_CON1
#define RG_FOFF_FON_CMP_SW_MASK                   0x1
#define RG_FOFF_FON_CMP_SW_SHIFT                  7
#define DA_QI_VBUS_UVLO_DB_ADDR                   PMU_HP_CHR_AO_DBG0
#define DA_QI_VBUS_UVLO_DB_MASK                   0x1
#define DA_QI_VBUS_UVLO_DB_SHIFT                  0
#define DA_QI_VBUS_OVP_DB_ADDR                    PMU_HP_CHR_AO_DBG0
#define DA_QI_VBUS_OVP_DB_MASK                    0x1
#define DA_QI_VBUS_OVP_DB_SHIFT                   1
#define DA_QI_CHR_REF_EN_ADDR                     PMU_HP_CHR_AO_DBG0
#define DA_QI_CHR_REF_EN_MASK                     0x1
#define DA_QI_CHR_REF_EN_SHIFT                    2
#define DA_QI_CHR_PLUGIN_DB_ADDR                  PMU_HP_CHR_AO_DBG0
#define DA_QI_CHR_PLUGIN_DB_MASK                  0x1
#define DA_QI_CHR_PLUGIN_DB_SHIFT                 3
#define AD_QI_VBUS_UVLO_ADDR                      PMU_HP_CHR_AO_DBG0
#define AD_QI_VBUS_UVLO_MASK                      0x1
#define AD_QI_VBUS_UVLO_SHIFT                     4
#define AD_QI_VBUS_OVP_ADDR                       PMU_HP_CHR_AO_DBG0
#define AD_QI_VBUS_OVP_MASK                       0x1
#define AD_QI_VBUS_OVP_SHIFT                      5
#define AD_QI_VBUS_GT_POR_ADDR                    PMU_HP_CHR_AO_DBG0
#define AD_QI_VBUS_GT_POR_MASK                    0x1
#define AD_QI_VBUS_GT_POR_SHIFT                   6
#define DA_FOFF_FON_CMP_ADDR                      PMU_HP_CHR_AO_DBG0
#define DA_FOFF_FON_CMP_MASK                      0x1
#define DA_FOFF_FON_CMP_SHIFT                     7
#define DA_FON_CMP_EN_POR_DB_ADDR                 PMU_HP_CHR_AO_DBG0
#define DA_FON_CMP_EN_POR_DB_MASK                 0x1
#define DA_FON_CMP_EN_POR_DB_SHIFT                8
#define AD_FON_CMP_OUT_ADDR                       PMU_HP_CHR_AO_DBG0
#define AD_FON_CMP_OUT_MASK                       0x1
#define AD_FON_CMP_OUT_SHIFT                      9
#define AD_FON_CMP_EN_ADDR                        PMU_HP_CHR_AO_DBG0
#define AD_FON_CMP_EN_MASK                        0x1
#define AD_FON_CMP_EN_SHIFT                       10
#define RG_TSTEP_ICL_ADDR                         PMU_HP_CHR_AO_ICL_0
#define RG_TSTEP_ICL_MASK                         0x3
#define RG_TSTEP_ICL_SHIFT                        0
#define RG_ICL_ITH_ADDR                           PMU_HP_CHR_AO_ICL_0
#define RG_ICL_ITH_MASK                           0xF
#define RG_ICL_ITH_SHIFT                          2
#define RG_ICC_JW_ADDR                            PMU_HP_CHR_AO_ICC_0
#define RG_ICC_JW_MASK                            0x7
#define RG_ICC_JW_SHIFT                           5
#define RG_ICC_JC_ADDR                            PMU_HP_CHR_AO_ICC_0
#define RG_ICC_JC_MASK                            0x7
#define RG_ICC_JC_SHIFT                           8
#define RG_TSTEP_ICC_ADDR                         PMU_HP_CHR_AO_ICC_0
#define RG_TSTEP_ICC_MASK                         0x3
#define RG_TSTEP_ICC_SHIFT                        11
#define RG_SYSLDO_EN_ADDR                         PMU_HP_CHR_AO_SYSLDO
#define RG_SYSLDO_EN_MASK                         0x1
#define RG_SYSLDO_EN_SHIFT                        0
#define RG_T_ITERM_EXT_ADDR                       PMU_HP_CHR_AO_ITERM
#define RG_T_ITERM_EXT_MASK                       0x3
#define RG_T_ITERM_EXT_SHIFT                      0
#define RG_VCV_VTH_ADDR                           PMU_HP_CHR_AO_VCV
#define RG_VCV_VTH_MASK                           0x1F
#define RG_VCV_VTH_SHIFT                          0
#define RG_CHR_AO_RSV0_ADDR                       PMU_HP_CHR_AO_RSV
#define RG_CHR_AO_RSV0_MASK                       0xF
#define RG_CHR_AO_RSV0_SHIFT                      0
#define RG_CHR_AO_RSV1_ADDR                       PMU_HP_CHR_AO_RSV
#define RG_CHR_AO_RSV1_MASK                       0xF
#define RG_CHR_AO_RSV1_SHIFT                      4
#define RG_CHR_AO_RSV2_ADDR                       PMU_HP_CHR_AO_RSV
#define RG_CHR_AO_RSV2_MASK                       0xF
#define RG_CHR_AO_RSV2_SHIFT                      8
#define RG_CHR_AO_RSV3_ADDR                       PMU_HP_CHR_AO_RSV
#define RG_CHR_AO_RSV3_MASK                       0xF
#define RG_CHR_AO_RSV3_SHIFT                      12
#define RG_VC_ICC_RREF_T_PRECC_ADDR               PMU_HP_LCHR_DIG_CON14
#define RG_VC_ICC_RREF_T_PRECC_MASK               0x7
#define RG_VC_ICC_RREF_T_PRECC_SHIFT              0
#define RG_VC_ICC_RREF_PRECC_ADDR                 PMU_HP_LCHR_DIG_CON14
#define RG_VC_ICC_RREF_PRECC_MASK                 0xF
#define RG_VC_ICC_RREF_PRECC_SHIFT                4
#define RG_VC_ICC_RFB_PRECC_ADDR                  PMU_HP_LCHR_DIG_CON14
#define RG_VC_ICC_RFB_PRECC_MASK                  0xF
#define RG_VC_ICC_RFB_PRECC_SHIFT                 8
#define RG_VC_ICC_RREF_T_FASTCC_ADDR              PMU_HP_LCHR_DIG_CON15
#define RG_VC_ICC_RREF_T_FASTCC_MASK              0x7
#define RG_VC_ICC_RREF_T_FASTCC_SHIFT             0
#define RG_VC_ICC_RREF_FASTCC_ADDR                PMU_HP_LCHR_DIG_CON15
#define RG_VC_ICC_RREF_FASTCC_MASK                0xF
#define RG_VC_ICC_RREF_FASTCC_SHIFT               4
#define RG_VC_ICC_RFB_FASTCC_ADDR                 PMU_HP_LCHR_DIG_CON15
#define RG_VC_ICC_RFB_FASTCC_MASK                 0xF
#define RG_VC_ICC_RFB_FASTCC_SHIFT                8
#define RG_VC_ITERM_RREF_T_CHG_IRQ_ADDR           PMU_HP_LCHR_DIG_CON16
#define RG_VC_ITERM_RREF_T_CHG_IRQ_MASK           0x1
#define RG_VC_ITERM_RREF_T_CHG_IRQ_SHIFT          2
#define RG_VC_ITERM_RREF_CHG_IRQ_ADDR             PMU_HP_LCHR_DIG_CON16
#define RG_VC_ITERM_RREF_CHG_IRQ_MASK             0xF
#define RG_VC_ITERM_RREF_CHG_IRQ_SHIFT            4
#define RG_VC_ITERM_RFB_CHG_IRQ_ADDR              PMU_HP_LCHR_DIG_CON16
#define RG_VC_ITERM_RFB_CHG_IRQ_MASK              0x7
#define RG_VC_ITERM_RFB_CHG_IRQ_SHIFT             8
#define RG_VC_ITERM_RREF_T_CHG_EOC_ADDR           PMU_HP_LCHR_DIG_CON17
#define RG_VC_ITERM_RREF_T_CHG_EOC_MASK           0x1
#define RG_VC_ITERM_RREF_T_CHG_EOC_SHIFT          2
#define RG_VC_ITERM_RREF_CHG_EOC_ADDR             PMU_HP_LCHR_DIG_CON17
#define RG_VC_ITERM_RREF_CHG_EOC_MASK             0xF
#define RG_VC_ITERM_RREF_CHG_EOC_SHIFT            4
#define RG_VC_ITERM_RFB_CHG_EOC_ADDR              PMU_HP_LCHR_DIG_CON17
#define RG_VC_ITERM_RFB_CHG_EOC_MASK              0x7
#define RG_VC_ITERM_RFB_CHG_EOC_SHIFT             8
#define RG_FOFF_BATOC_ADDR                        PMU_HP_CORE_CORE_ANA_AO_CON0
#define RG_FOFF_BATOC_MASK                        0x1
#define RG_FOFF_BATOC_SHIFT                       0
#define RG_FOFF_FONCMP_ADDR                       PMU_HP_CORE_CORE_ANA_AO_CON0
#define RG_FOFF_FONCMP_MASK                       0x1
#define RG_FOFF_FONCMP_SHIFT                      1
#define RG_FOFF_PPFET_CTRL_ADDR                   PMU_HP_CORE_CORE_ANA_AO_CON0
#define RG_FOFF_PPFET_CTRL_MASK                   0x1
#define RG_FOFF_PPFET_CTRL_SHIFT                  2
#define RG_FORCE_PPFET_FASTOFF_ADDR               PMU_HP_CORE_CORE_ANA_AO_CON0
#define RG_FORCE_PPFET_FASTOFF_MASK               0x1
#define RG_FORCE_PPFET_FASTOFF_SHIFT              3
#define RG_FORCE_PPFET_FASTON_ADDR                PMU_HP_CORE_CORE_ANA_AO_CON0
#define RG_FORCE_PPFET_FASTON_MASK                0x1
#define RG_FORCE_PPFET_FASTON_SHIFT               4
#define RG_FASTON_TESTMODE_ADDR                   PMU_HP_CORE_CORE_ANA_AO_CON0
#define RG_FASTON_TESTMODE_MASK                   0x1
#define RG_FASTON_TESTMODE_SHIFT                  5
#define RG_PPFET_CTRL_LP_MODE_ADDR                PMU_HP_CORE_CORE_ANA_AO_CON0
#define RG_PPFET_CTRL_LP_MODE_MASK                0x1
#define RG_PPFET_CTRL_LP_MODE_SHIFT               6
#define RG_EFUSE_OC_MIN_TRIM_ADDR                 PMU_HP_CORE_CORE_AO_ELR_0
#define RG_EFUSE_OC_MIN_TRIM_MASK                 0xF
#define RG_EFUSE_OC_MIN_TRIM_SHIFT                0
#define RG_EFUSE_OC_PEAK_TRIM_ADDR                PMU_HP_CORE_CORE_AO_ELR_0
#define RG_EFUSE_OC_PEAK_TRIM_MASK                0xF
#define RG_EFUSE_OC_PEAK_TRIM_SHIFT               4
#define RG_EFUSE_OC_SLOPE_TRIM_ADDR               PMU_HP_CORE_CORE_AO_ELR_0
#define RG_EFUSE_OC_SLOPE_TRIM_MASK               0xF
#define RG_EFUSE_OC_SLOPE_TRIM_SHIFT              8
#define RG_EFUSE_FON_FALL_TRIM_ADDR               PMU_HP_CORE_CORE_AO_ELR_1
#define RG_EFUSE_FON_FALL_TRIM_MASK               0x3F
#define RG_EFUSE_FON_FALL_TRIM_SHIFT              0
#define RG_EFUSE_FON_RISE_TRIM_ADDR               PMU_HP_CORE_CORE_AO_ELR_1
#define RG_EFUSE_FON_RISE_TRIM_MASK               0x3F
#define RG_EFUSE_FON_RISE_TRIM_SHIFT              8
#define RG_EFUSE_PREG_OC_LIM_ADDR                 PMU_HP_CORE_CORE_AO_ELR_2
#define RG_EFUSE_PREG_OC_LIM_MASK                 0x1
#define RG_EFUSE_PREG_OC_LIM_SHIFT                0
#define RG_EFUSE_PREG_VTRIM_ADDR                  PMU_HP_CORE_CORE_AO_ELR_2
#define RG_EFUSE_PREG_VTRIM_MASK                  0x1F
#define RG_EFUSE_PREG_VTRIM_SHIFT                 1
#define RG_EFUSE_PREG_TCTRIM_ADDR                 PMU_HP_CORE_CORE_AO_ELR_2
#define RG_EFUSE_PREG_TCTRIM_MASK                 0xF
#define RG_EFUSE_PREG_TCTRIM_SHIFT                8
#define RG_EFUSE_PPFET_FON_RSV_TRIM_ADDR          PMU_HP_CORE_CORE_AO_ELR_3
#define RG_EFUSE_PPFET_FON_RSV_TRIM_MASK          0xFF
#define RG_EFUSE_PPFET_FON_RSV_TRIM_SHIFT         0
#define RG_MODE_SEL_ADDR                          PMU_HP_CORE_CORE_AO_CTRL_0
#define RG_MODE_SEL_MASK                          0x1
#define RG_MODE_SEL_SHIFT                         0
#define RG_BUS_SNS_LOGIC_SEL_ADDR                 PMU_HP_CORE_CORE_AO_CTRL_0
#define RG_BUS_SNS_LOGIC_SEL_MASK                 0x1
#define RG_BUS_SNS_LOGIC_SEL_SHIFT                4
#define AD_OC_STATUS_ADDR                         PMU_HP_CORE_CORE_AO_CTRL_0
#define AD_OC_STATUS_MASK                         0x1
#define AD_OC_STATUS_SHIFT                        5
#define RG_OCFB_EN_ADDR                           PMU_HP_CORE_CORE_AO_CTRL_0
#define RG_OCFB_EN_MASK                           0x1
#define RG_OCFB_EN_SHIFT                          8
#define RG_RSV_ADDR                               PMU_HP_CORE_CORE_AO_CTRL_1
#define RG_RSV_MASK                               0x3
#define RG_RSV_SHIFT                              0
#define DA_EOSC_CALI_ADDR                         PMU_HP_TOP_CLK_TRIM_L
#define DA_EOSC_CALI_MASK                         0x1F
#define DA_EOSC_CALI_SHIFT                        0
#define RG_OSC_128K_TRIM_EN_ADDR                  PMU_HP_TOP_CLK_TRIM_L
#define RG_OSC_128K_TRIM_EN_MASK                  0x1
#define RG_OSC_128K_TRIM_EN_SHIFT                 5
#define RG_OSC_128K_TRIM_RATE_ADDR                PMU_HP_TOP_CLK_TRIM_L
#define RG_OSC_128K_TRIM_RATE_MASK                0x3
#define RG_OSC_128K_TRIM_RATE_SHIFT               6
#define RG_OSC_128K_TRIM_ADDR                     PMU_HP_TOP_CLK_TRIM_H
#define RG_OSC_128K_TRIM_MASK                     0x1F
#define RG_OSC_128K_TRIM_SHIFT                    0
#define RG_UART_LOOP_TAIL_ADDR                    PMU_HP_VBUS_UART_CON0
#define RG_UART_LOOP_TAIL_MASK                    0xF
#define RG_UART_LOOP_TAIL_SHIFT                   0
#define RG_UART_LOOP_TUNE_ICL_ADDR                PMU_HP_VBUS_UART_CON0
#define RG_UART_LOOP_TUNE_ICL_MASK                0xF
#define RG_UART_LOOP_TUNE_ICL_SHIFT               4
#define RG_UART_LOOP_GM_BIAS_ICL_ADDR             PMU_HP_VBUS_UART_CON0
#define RG_UART_LOOP_GM_BIAS_ICL_MASK             0x3
#define RG_UART_LOOP_GM_BIAS_ICL_SHIFT            8
#define RG_UART_CP_DRVMODE_SEL_ADDR               PMU_HP_VBUS_UART_CON0
#define RG_UART_CP_DRVMODE_SEL_MASK               0x1
#define RG_UART_CP_DRVMODE_SEL_SHIFT              11
#define RG_UART_CP_CLK_C_ADDR                     PMU_HP_VBUS_UART_CON0
#define RG_UART_CP_CLK_C_MASK                     0x3
#define RG_UART_CP_CLK_C_SHIFT                    12
#define RG_UART_CP_CLK_R_ADDR                     PMU_HP_VBUS_UART_CON0
#define RG_UART_CP_CLK_R_MASK                     0x3
#define RG_UART_CP_CLK_R_SHIFT                    14
#define RG_UART_PSW_EN_ADDR                       PMU_HP_VBUS_UART_CON1
#define RG_UART_PSW_EN_MASK                       0x1
#define RG_UART_PSW_EN_SHIFT                      0
#define RG_UART_PSW_EN_LAT_RELOAD_ADDR            PMU_HP_VBUS_UART_CON1
#define RG_UART_PSW_EN_LAT_RELOAD_MASK            0x1
#define RG_UART_PSW_EN_LAT_RELOAD_SHIFT           1
#define RG_UART_REVFET_FOFF_ADDR                  PMU_HP_VBUS_UART_CON1
#define RG_UART_REVFET_FOFF_MASK                  0x1
#define RG_UART_REVFET_FOFF_SHIFT                 3
#define RG_UART_CL_EN_ADDR                        PMU_HP_VBUS_UART_CON1
#define RG_UART_CL_EN_MASK                        0x1
#define RG_UART_CL_EN_SHIFT                       4
#define RG_UART_LVSH_FORCEDIS_ADDR                PMU_HP_VBUS_UART_CON1
#define RG_UART_LVSH_FORCEDIS_MASK                0x1
#define RG_UART_LVSH_FORCEDIS_SHIFT               5
#define RG_UART_LVSH_G2GD_FORCE_ADDR              PMU_HP_VBUS_UART_CON1
#define RG_UART_LVSH_G2GD_FORCE_MASK              0x1
#define RG_UART_LVSH_G2GD_FORCE_SHIFT             6
#define RG_UART_LVSH_S2GD_FORCE_ADDR              PMU_HP_VBUS_UART_CON1
#define RG_UART_LVSH_S2GD_FORCE_MASK              0x1
#define RG_UART_LVSH_S2GD_FORCE_SHIFT             7
#define RG_UART_CSOP_ISEL_ADDR                    PMU_HP_VBUS_UART_CON1
#define RG_UART_CSOP_ISEL_MASK                    0x7
#define RG_UART_CSOP_ISEL_SHIFT                   8
#define RG_UART_RSV_ADDR                          PMU_HP_VBUS_UART_CON1
#define RG_UART_RSV_MASK                          0x7
#define RG_UART_RSV_SHIFT                         12
#define RG_UART_TEST_REG_EN_ADDR                  PMU_HP_VBUS_UART_CON2
#define RG_UART_TEST_REG_EN_MASK                  0x1
#define RG_UART_TEST_REG_EN_SHIFT                 0
#define RG_UART_TEST_REG_SEL_ADDR                 PMU_HP_VBUS_UART_CON2
#define RG_UART_TEST_REG_SEL_MASK                 0x1
#define RG_UART_TEST_REG_SEL_SHIFT                1
#define RG_UART_VBUS_REG_VSEL_ADDR                PMU_HP_VBUS_UART_CON2
#define RG_UART_VBUS_REG_VSEL_MASK                0x3
#define RG_UART_VBUS_REG_VSEL_SHIFT               4
#define RG_EFUSE_UART_ICL_RFB_TRIM_ADDR           PMU_HP_VBUS_UART_ER0
#define RG_EFUSE_UART_ICL_RFB_TRIM_MASK           0xF
#define RG_EFUSE_UART_ICL_RFB_TRIM_SHIFT          0
#define RG_EFUSE_UART_ICL_RREF_TRIM_ADDR          PMU_HP_VBUS_UART_ER0
#define RG_EFUSE_UART_ICL_RREF_TRIM_MASK          0xF
#define RG_EFUSE_UART_ICL_RREF_TRIM_SHIFT         4
#define RG_EFUSE_UART_IDAC_REVFET_TRIM_ADDR       PMU_HP_VBUS_UART_ER0
#define RG_EFUSE_UART_IDAC_REVFET_TRIM_MASK       0x3F
#define RG_EFUSE_UART_IDAC_REVFET_TRIM_SHIFT      8
#define RG_EFUSE_UART_PREG_VTRIM_ADDR             PMU_HP_VBUS_UART_ER1
#define RG_EFUSE_UART_PREG_VTRIM_MASK             0x3
#define RG_EFUSE_UART_PREG_VTRIM_SHIFT            0
#define RG_EFUSE_UART_PREG_TCTRIM_ADDR            PMU_HP_VBUS_UART_ER1
#define RG_EFUSE_UART_PREG_TCTRIM_MASK            0xF
#define RG_EFUSE_UART_PREG_TCTRIM_SHIFT           4
#define RG_PAT_30MS_LL_HGH_ADDR                   PMU_HP_VBUS_UART_DIG0
#define RG_PAT_30MS_LL_HGH_MASK                   0x3F
#define RG_PAT_30MS_LL_HGH_SHIFT                  0
#define RG_PAT_30MS_LL_LOW_ADDR                   PMU_HP_VBUS_UART_DIG0
#define RG_PAT_30MS_LL_LOW_MASK                   0x3F
#define RG_PAT_30MS_LL_LOW_SHIFT                  8
#define RG_PAT_30MS_HH_HGH_ADDR                   PMU_HP_VBUS_UART_DIG1
#define RG_PAT_30MS_HH_HGH_MASK                   0x3F
#define RG_PAT_30MS_HH_HGH_SHIFT                  0
#define RG_PAT_30MS_HH_LOW_ADDR                   PMU_HP_VBUS_UART_DIG1
#define RG_PAT_30MS_HH_LOW_MASK                   0x3F
#define RG_PAT_30MS_HH_LOW_SHIFT                  8
#define RG_RSTPAT_EN_ADDR                         PMU_HP_VBUS_UART_DIG2
#define RG_RSTPAT_EN_MASK                         0x1
#define RG_RSTPAT_EN_SHIFT                        0
#define RG_RSTPAT_FORCE_EN_ADDR                   PMU_HP_VBUS_UART_DIG2
#define RG_RSTPAT_FORCE_EN_MASK                   0x1
#define RG_RSTPAT_FORCE_EN_SHIFT                  8
#define DA_QI_RST_PAT_EN_ADDR                     PMU_HP_VBUS_UART_STS0
#define DA_QI_RST_PAT_EN_MASK                     0x1
#define DA_QI_RST_PAT_EN_SHIFT                    0
#define AD_QI_UART_PSW_EN_ADDR                    PMU_HP_VBUS_UART_STS0
#define AD_QI_UART_PSW_EN_MASK                    0x1
#define AD_QI_UART_PSW_EN_SHIFT                   1
#define AD_QI_VBUS_RESET_PAT_ADDR                 PMU_HP_VBUS_UART_STS0
#define AD_QI_VBUS_RESET_PAT_MASK                 0x1
#define AD_QI_VBUS_RESET_PAT_SHIFT                2
#define RO_RSTPAT_ST_ADDR                         PMU_HP_VBUS_UART_STS1
#define RO_RSTPAT_ST_MASK                         0x3FF
#define RO_RSTPAT_ST_SHIFT                        0
#define HW_RSTPAT_1M_CK_EN_ADDR                   PMU_HP_VBUS_UART_STS1
#define HW_RSTPAT_1M_CK_EN_MASK                   0x1
#define HW_RSTPAT_1M_CK_EN_SHIFT                  12
#define RG_RSTPAT_SW_RSTB_ADDR                    PMU_HP_VBUS_UART_STS1
#define RG_RSTPAT_SW_RSTB_MASK                    0x1
#define RG_RSTPAT_SW_RSTB_SHIFT                   15
#define RG_LDO_VA18_ACT_EN_ADDR                   PMU_HP_LDO_VA18_CON0
#define RG_LDO_VA18_ACT_EN_MASK                   0x1
#define RG_LDO_VA18_ACT_EN_SHIFT                  0
#define RG_LDO_VA18_SLP_EN_ADDR                   PMU_HP_LDO_VA18_CON0
#define RG_LDO_VA18_SLP_EN_MASK                   0x1
#define RG_LDO_VA18_SLP_EN_SHIFT                  1
#define RG_LDO_VA18_ACT_LP_ADDR                   PMU_HP_LDO_VA18_CON0
#define RG_LDO_VA18_ACT_LP_MASK                   0x1
#define RG_LDO_VA18_ACT_LP_SHIFT                  4
#define RG_LDO_VA18_SLP_LP_ADDR                   PMU_HP_LDO_VA18_CON0
#define RG_LDO_VA18_SLP_LP_MASK                   0x1
#define RG_LDO_VA18_SLP_LP_SHIFT                  5
#define RG_SMPS_CK_SW_EN_ADDR                     PMU_HP_LDO_VA18_CON0
#define RG_SMPS_CK_SW_EN_MASK                     0x1
#define RG_SMPS_CK_SW_EN_SHIFT                    8
#define RG_LDO_VA18_AUXADC_PWDB_EN_ADDR           PMU_HP_LDO_VA18_CON0
#define RG_LDO_VA18_AUXADC_PWDB_EN_MASK           0x1
#define RG_LDO_VA18_AUXADC_PWDB_EN_SHIFT          12
#define RG_LDO_VA18_STBTD_ADDR                    PMU_HP_LDO_VA18_CON1
#define RG_LDO_VA18_STBTD_MASK                    0x7
#define RG_LDO_VA18_STBTD_SHIFT                   0
#define RG_VA18_DUMMYLOAD_EN_ADDR                 PMU_HP_LDO_VA18_CON1
#define RG_VA18_DUMMYLOAD_EN_MASK                 0x1
#define RG_VA18_DUMMYLOAD_EN_SHIFT                4
#define DA_QI_VA18_MODE_ADDR                      PMU_HP_LDO_VA18_CON1
#define DA_QI_VA18_MODE_MASK                      0x1
#define DA_QI_VA18_MODE_SHIFT                     8
#define DA_QI_VA18_STB_ADDR                       PMU_HP_LDO_VA18_CON1
#define DA_QI_VA18_STB_MASK                       0x1
#define DA_QI_VA18_STB_SHIFT                      14
#define DA_QI_VA18_EN_ADDR                        PMU_HP_LDO_VA18_CON1
#define DA_QI_VA18_EN_MASK                        0x1
#define DA_QI_VA18_EN_SHIFT                       15
#define RG_LDO_VLDO31_ACT_EN_ADDR                 PMU_HP_LDO_VLDO31_CON0
#define RG_LDO_VLDO31_ACT_EN_MASK                 0x1
#define RG_LDO_VLDO31_ACT_EN_SHIFT                0
#define RG_LDO_VLDO31_SLP_EN_ADDR                 PMU_HP_LDO_VLDO31_CON0
#define RG_LDO_VLDO31_SLP_EN_MASK                 0x1
#define RG_LDO_VLDO31_SLP_EN_SHIFT                1
#define RG_LDO_VLDO31_ACT_LP_ADDR                 PMU_HP_LDO_VLDO31_CON0
#define RG_LDO_VLDO31_ACT_LP_MASK                 0x1
#define RG_LDO_VLDO31_ACT_LP_SHIFT                4
#define RG_LDO_VLDO31_SLP_LP_ADDR                 PMU_HP_LDO_VLDO31_CON0
#define RG_LDO_VLDO31_SLP_LP_MASK                 0x1
#define RG_LDO_VLDO31_SLP_LP_SHIFT                5
#define RG_LDO_VLDO31_STBTD_ADDR                  PMU_HP_LDO_VLDO31_CON1
#define RG_LDO_VLDO31_STBTD_MASK                  0x3
#define RG_LDO_VLDO31_STBTD_SHIFT                 0
#define RG_LDO_VLDO31_OCFB_EN_ADDR                PMU_HP_LDO_VLDO31_CON1
#define RG_LDO_VLDO31_OCFB_EN_MASK                0x1
#define RG_LDO_VLDO31_OCFB_EN_SHIFT               4
#define DA_QI_VLDO31_OCFB_EN_ADDR                 PMU_HP_LDO_VLDO31_CON1
#define DA_QI_VLDO31_OCFB_EN_MASK                 0x1
#define DA_QI_VLDO31_OCFB_EN_SHIFT                5
#define DA_QI_VLDO31_MODE_ADDR                    PMU_HP_LDO_VLDO31_CON1
#define DA_QI_VLDO31_MODE_MASK                    0x1
#define DA_QI_VLDO31_MODE_SHIFT                   8
#define RG_VBATLDO_VLDO31_SW_SEL_ADDR             PMU_HP_LDO_VLDO31_CON1
#define RG_VBATLDO_VLDO31_SW_SEL_MASK             0x1
#define RG_VBATLDO_VLDO31_SW_SEL_SHIFT            12
#define DA_QI_VLDO31_STB_ADDR                     PMU_HP_LDO_VLDO31_CON1
#define DA_QI_VLDO31_STB_MASK                     0x1
#define DA_QI_VLDO31_STB_SHIFT                    14
#define DA_QI_VLDO31_EN_ADDR                      PMU_HP_LDO_VLDO31_CON1
#define DA_QI_VLDO31_EN_MASK                      0x1
#define DA_QI_VLDO31_EN_SHIFT                     15
#define LDO_DEGTD_SEL_ADDR                        PMU_HP_LDO_OCFB0
#define LDO_DEGTD_SEL_MASK                        0x3
#define LDO_DEGTD_SEL_SHIFT                       14
#define RG_LDO_AO_RSV0_ADDR                       PMU_HP_LDO_AO_RSV_CON0
#define RG_LDO_AO_RSV0_MASK                       0xFFFF
#define RG_LDO_AO_RSV0_SHIFT                      0
#define RG_LDO_AO_RSV1_ADDR                       PMU_HP_LDO_AO_RSV_CON1
#define RG_LDO_AO_RSV1_MASK                       0xFFFF
#define RG_LDO_AO_RSV1_SHIFT                      0
#define RG_LDO_DCM_MODE_ADDR                      PMU_HP_LDO_TOP_CLK_DCM_CON0
#define RG_LDO_DCM_MODE_MASK                      0x1
#define RG_LDO_DCM_MODE_SHIFT                     0
#define RG_LDO_VA18_CK_SW_MODE_ADDR               PMU_HP_LDO_TOP_CLK_VA18_CON0
#define RG_LDO_VA18_CK_SW_MODE_MASK               0x1
#define RG_LDO_VA18_CK_SW_MODE_SHIFT              0
#define RG_LDO_VA18_CK_SW_EN_ADDR                 PMU_HP_LDO_TOP_CLK_VA18_CON0
#define RG_LDO_VA18_CK_SW_EN_MASK                 0x1
#define RG_LDO_VA18_CK_SW_EN_SHIFT                1
#define RG_LDO_VLDO31_CK_SW_MODE_ADDR             PMU_HP_LDO_TOP_CLK_VLDO31_CON0
#define RG_LDO_VLDO31_CK_SW_MODE_MASK             0x1
#define RG_LDO_VLDO31_CK_SW_MODE_SHIFT            0
#define RG_LDO_VLDO31_CK_SW_EN_ADDR               PMU_HP_LDO_TOP_CLK_VLDO31_CON0
#define RG_LDO_VLDO31_CK_SW_EN_MASK               0x1
#define RG_LDO_VLDO31_CK_SW_EN_SHIFT              1
#define RG_LDO_VSRAM_CK_SW_MODE_ADDR              PMU_HP_LDO_TOP_CLK_VSRAM_CON0
#define RG_LDO_VSRAM_CK_SW_MODE_MASK              0x1
#define RG_LDO_VSRAM_CK_SW_MODE_SHIFT             0
#define RG_LDO_VSRAM_CK_SW_EN_ADDR                PMU_HP_LDO_TOP_CLK_VSRAM_CON0
#define RG_LDO_VSRAM_CK_SW_EN_MASK                0x1
#define RG_LDO_VSRAM_CK_SW_EN_SHIFT               1
#define RG_LDO_VSRAM_ACT_EN_ADDR                  PMU_HP_LDO_VSRAM_CON0
#define RG_LDO_VSRAM_ACT_EN_MASK                  0x1
#define RG_LDO_VSRAM_ACT_EN_SHIFT                 0
#define RG_LDO_VSRAM_SLP_EN_ADDR                  PMU_HP_LDO_VSRAM_CON0
#define RG_LDO_VSRAM_SLP_EN_MASK                  0x1
#define RG_LDO_VSRAM_SLP_EN_SHIFT                 1
#define RG_LDO_VSRAM_ACT_LP_ADDR                  PMU_HP_LDO_VSRAM_CON0
#define RG_LDO_VSRAM_ACT_LP_MASK                  0x1
#define RG_LDO_VSRAM_ACT_LP_SHIFT                 4
#define RG_LDO_VSRAM_SLP_LP_ADDR                  PMU_HP_LDO_VSRAM_CON0
#define RG_LDO_VSRAM_SLP_LP_MASK                  0x1
#define RG_LDO_VSRAM_SLP_LP_SHIFT                 5
#define RG_LDO_VSRAM_STBTD_ADDR                   PMU_HP_LDO_VSRAM_CON1
#define RG_LDO_VSRAM_STBTD_MASK                   0x3
#define RG_LDO_VSRAM_STBTD_SHIFT                  0
#define RG_LDO_VSRAM_NDIS_SW_SEL_ADDR             PMU_HP_LDO_VSRAM_CON1
#define RG_LDO_VSRAM_NDIS_SW_SEL_MASK             0x1
#define RG_LDO_VSRAM_NDIS_SW_SEL_SHIFT            2
#define RG_LDO_VSRAM_NDIS_SW_EN_ADDR              PMU_HP_LDO_VSRAM_CON1
#define RG_LDO_VSRAM_NDIS_SW_EN_MASK              0x1
#define RG_LDO_VSRAM_NDIS_SW_EN_SHIFT             3
#define RG_LDO_VSRAM_OCFB_EN_ADDR                 PMU_HP_LDO_VSRAM_CON1
#define RG_LDO_VSRAM_OCFB_EN_MASK                 0x1
#define RG_LDO_VSRAM_OCFB_EN_SHIFT                4
#define DA_QI_VSRAM_OCFB_EN_ADDR                  PMU_HP_LDO_VSRAM_CON1
#define DA_QI_VSRAM_OCFB_EN_MASK                  0x1
#define DA_QI_VSRAM_OCFB_EN_SHIFT                 5
#define DA_QI_VSRAM_MODE_ADDR                     PMU_HP_LDO_VSRAM_CON1
#define DA_QI_VSRAM_MODE_MASK                     0x1
#define DA_QI_VSRAM_MODE_SHIFT                    8
#define DA_QI_VSRAM_STB_ADDR                      PMU_HP_LDO_VSRAM_CON1
#define DA_QI_VSRAM_STB_MASK                      0x1
#define DA_QI_VSRAM_STB_SHIFT                     14
#define DA_QI_VSRAM_EN_ADDR                       PMU_HP_LDO_VSRAM_CON1
#define DA_QI_VSRAM_EN_MASK                       0x1
#define DA_QI_VSRAM_EN_SHIFT                      15
#define RG_VSRAM_VOSEL_ADDR                       PMU_HP_LDO_SRAM_CON3
#define RG_VSRAM_VOSEL_MASK                       0x1F
#define RG_VSRAM_VOSEL_SHIFT                      0
#define RG_VSRAM_VOSEL_PSW_ON_ADDR                PMU_HP_LDO_SRAM_CON3
#define RG_VSRAM_VOSEL_PSW_ON_MASK                0x1F
#define RG_VSRAM_VOSEL_PSW_ON_SHIFT               8
#define RG_VSRAM_VOSEL_SW_MODE_ADDR               PMU_HP_LDO_SRAM_CON3
#define RG_VSRAM_VOSEL_SW_MODE_MASK               0x1
#define RG_VSRAM_VOSEL_SW_MODE_SHIFT              15
#define RG_VSRAM_VOSEL_SLP2_ADDR                  PMU_HP_LDO_SRAM_CON4
#define RG_VSRAM_VOSEL_SLP2_MASK                  0x1F
#define RG_VSRAM_VOSEL_SLP2_SHIFT                 0
#define RG_VSRAM_VOSEL_SLP1_ADDR                  PMU_HP_LDO_SRAM_CON4
#define RG_VSRAM_VOSEL_SLP1_MASK                  0x1F
#define RG_VSRAM_VOSEL_SLP1_SHIFT                 8
#define RG_VSRAM_SLP_CNT_ADDR                     PMU_HP_VSRAM_SPW_CON0
#define RG_VSRAM_SLP_CNT_MASK                     0x1F
#define RG_VSRAM_SLP_CNT_SHIFT                    0
#define RG_VSRAM_WKP_CNT_ADDR                     PMU_HP_VSRAM_SPW_CON0
#define RG_VSRAM_WKP_CNT_MASK                     0xF
#define RG_VSRAM_WKP_CNT_SHIFT                    8
#define RG_PSW_ON_STB_CNT_ADDR                    PMU_HP_VSRAM_SPW_CON0
#define RG_PSW_ON_STB_CNT_MASK                    0xF
#define RG_PSW_ON_STB_CNT_SHIFT                   12
#define RG_SLP_PSW_ON_EN_ADDR                     PMU_HP_VSRAM_SPW_CON1
#define RG_SLP_PSW_ON_EN_MASK                     0x1
#define RG_SLP_PSW_ON_EN_SHIFT                    0
#define RG_PSW_CTRL_CK_SW_MODE_ADDR               PMU_HP_VSRAM_SPW_CON1
#define RG_PSW_CTRL_CK_SW_MODE_MASK               0x1
#define RG_PSW_CTRL_CK_SW_MODE_SHIFT              8
#define RG_PSW_CTRL_CK_SW_EN_ADDR                 PMU_HP_VSRAM_SPW_CON1
#define RG_PSW_CTRL_CK_SW_EN_MASK                 0x1
#define RG_PSW_CTRL_CK_SW_EN_SHIFT                9
#define RG_PSW_VCORE_SRAM_ON_MODE_ADDR            PMU_HP_VSRAM_SPW_CON2
#define RG_PSW_VCORE_SRAM_ON_MODE_MASK            0x1
#define RG_PSW_VCORE_SRAM_ON_MODE_SHIFT           0
#define RG_PSW_VCORE_SRAM_EN_ADDR                 PMU_HP_VSRAM_SPW_CON2
#define RG_PSW_VCORE_SRAM_EN_MASK                 0x1
#define RG_PSW_VCORE_SRAM_EN_SHIFT                1
#define RG_VDIG18_RSV_ADDR                        PMU_HP_VDIG18_ANA_CON1
#define RG_VDIG18_RSV_MASK                        0x1
#define RG_VDIG18_RSV_SHIFT                       10
#define RG_VDIG18_OC_TRIM_EN_ADDR                 PMU_HP_VDIG18_ANA_CON1
#define RG_VDIG18_OC_TRIM_EN_MASK                 0x1
#define RG_VDIG18_OC_TRIM_EN_SHIFT                11
#define RG_VDIG18_IBIAS_SELECT_ADDR               PMU_HP_VDIG18_ANA_CON1
#define RG_VDIG18_IBIAS_SELECT_MASK               0x3
#define RG_VDIG18_IBIAS_SELECT_SHIFT              12
#define RG_VDIG18_NDIS_EN_ADDR                    PMU_HP_VDIG18_ANA_CON1
#define RG_VDIG18_NDIS_EN_MASK                    0x1
#define RG_VDIG18_NDIS_EN_SHIFT                   15
#define RG_VLDO31_VOSEL_ADDR                      PMU_HP_LDOTOP_ANA_CON0
#define RG_VLDO31_VOSEL_MASK                      0x7
#define RG_VLDO31_VOSEL_SHIFT                     8
#define RG_VLDO31_NDIS_EN_ADDR                    PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_NDIS_EN_MASK                    0x1
#define RG_VLDO31_NDIS_EN_SHIFT                   0
#define RG_VLDO31_RSV_ADDR                        PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_RSV_MASK                        0x3
#define RG_VLDO31_RSV_SHIFT                       1
#define RG_VLDO31_OC_DETECT_FORCE_EN_ADDR         PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_OC_DETECT_FORCE_EN_MASK         0x1
#define RG_VLDO31_OC_DETECT_FORCE_EN_SHIFT        3
#define RG_VLDO31_PG_DETECT_FORCE_ON_ADDR         PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_PG_DETECT_FORCE_ON_MASK         0x1
#define RG_VLDO31_PG_DETECT_FORCE_ON_SHIFT        4
#define RG_VLDO31_CLAMP_FORCE_EN_ADDR             PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_CLAMP_FORCE_EN_MASK             0x1
#define RG_VLDO31_CLAMP_FORCE_EN_SHIFT            5
#define RG_VLDO31_LEAKCOMPEN_EN_ADDR              PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_LEAKCOMPEN_EN_MASK              0x1
#define RG_VLDO31_LEAKCOMPEN_EN_SHIFT             6
#define RG_VLDO31_IBIAS_SELECT_ADDR               PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_IBIAS_SELECT_MASK               0x3
#define RG_VLDO31_IBIAS_SELECT_SHIFT              7
#define RG_VLDO31_IBIAS_PN_TM_ADDR                PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_IBIAS_PN_TM_MASK                0x1
#define RG_VLDO31_IBIAS_PN_TM_SHIFT               9
#define RG_VLDO31_I2BST_EN_ADDR                   PMU_HP_LDOTOP_ANA_CON1
#define RG_VLDO31_I2BST_EN_MASK                   0x1
#define RG_VLDO31_I2BST_EN_SHIFT                  10
#define RGS_VLDO31_NMOS_LEAK_GD_STATUS_ADDR       PMU_HP_LDOTOP_ANA_CON1
#define RGS_VLDO31_NMOS_LEAK_GD_STATUS_MASK       0x1
#define RGS_VLDO31_NMOS_LEAK_GD_STATUS_SHIFT      11
#define RGS_VLDO31_OC_DETECT_EN_STATUS_ADDR       PMU_HP_LDOTOP_ANA_CON1
#define RGS_VLDO31_OC_DETECT_EN_STATUS_MASK       0x1
#define RGS_VLDO31_OC_DETECT_EN_STATUS_SHIFT      12
#define RG_VA18_NDIS_EN_ADDR                      PMU_HP_LDOTOP_ANA_CON2
#define RG_VA18_NDIS_EN_MASK                      0x1
#define RG_VA18_NDIS_EN_SHIFT                     0
#define RG_VA18_RSV_ADDR                          PMU_HP_LDOTOP_ANA_CON2
#define RG_VA18_RSV_MASK                          0x3
#define RG_VA18_RSV_SHIFT                         1
#define RG_VA18_IBIAS_SELECT_ADDR                 PMU_HP_LDOTOP_ANA_CON2
#define RG_VA18_IBIAS_SELECT_MASK                 0x3
#define RG_VA18_IBIAS_SELECT_SHIFT                4
#define RGS_VA18_OC_STATUS_ADDR                   PMU_HP_LDOTOP_ANA_CON2
#define RGS_VA18_OC_STATUS_MASK                   0x1
#define RGS_VA18_OC_STATUS_SHIFT                  15
#define RG_VDIG18_VOTRIM_ADDR                     PMU_HP_VDIG18_ELR_0
#define RG_VDIG18_VOTRIM_MASK                     0xF
#define RG_VDIG18_VOTRIM_SHIFT                    0
#define RG_VDIG18_OCTRIM_ADDR                     PMU_HP_VDIG18_ELR_1
#define RG_VDIG18_OCTRIM_MASK                     0x3
#define RG_VDIG18_OCTRIM_SHIFT                    0
#define RG_VLDO31_VOTRIM_ADDR                     PMU_HP_LDOTOP_ELR_0
#define RG_VLDO31_VOTRIM_MASK                     0x1F
#define RG_VLDO31_VOTRIM_SHIFT                    0
#define RG_VA18_VOTRIM_ADDR                       PMU_HP_LDOTOP_ELR_1
#define RG_VA18_VOTRIM_MASK                       0xF
#define RG_VA18_VOTRIM_SHIFT                      0
#define RG_VSRAM_OC_DETECT_FORCE_EN_ADDR          PMU_HP_LDOTOP_ANA_CON5
#define RG_VSRAM_OC_DETECT_FORCE_EN_MASK          0x1
#define RG_VSRAM_OC_DETECT_FORCE_EN_SHIFT         3
#define RG_VSRAM_PG_DETECT_FORCE_ON_ADDR          PMU_HP_LDOTOP_ANA_CON5
#define RG_VSRAM_PG_DETECT_FORCE_ON_MASK          0x1
#define RG_VSRAM_PG_DETECT_FORCE_ON_SHIFT         4
#define RG_VSRAM_LEAKCOMPEN_EN_ADDR               PMU_HP_LDOTOP_ANA_CON5
#define RG_VSRAM_LEAKCOMPEN_EN_MASK               0x1
#define RG_VSRAM_LEAKCOMPEN_EN_SHIFT              6
#define RG_VSRAM_IBIAS_SELECT_ADDR                PMU_HP_LDOTOP_ANA_CON5
#define RG_VSRAM_IBIAS_SELECT_MASK                0x3
#define RG_VSRAM_IBIAS_SELECT_SHIFT               7
#define RG_VSRAM_IBIAS_PN_TM_ADDR                 PMU_HP_LDOTOP_ANA_CON5
#define RG_VSRAM_IBIAS_PN_TM_MASK                 0x1
#define RG_VSRAM_IBIAS_PN_TM_SHIFT                9
#define RG_VSRAM_I2BST_EN_ADDR                    PMU_HP_LDOTOP_ANA_CON5
#define RG_VSRAM_I2BST_EN_MASK                    0x1
#define RG_VSRAM_I2BST_EN_SHIFT                   10
#define RGS_VSRAM_NMOS_LEAK_GD_STATUS_ADDR        PMU_HP_LDOTOP_ANA_CON5
#define RGS_VSRAM_NMOS_LEAK_GD_STATUS_MASK        0x1
#define RGS_VSRAM_NMOS_LEAK_GD_STATUS_SHIFT       11
#define RGS_VSRAM_OC_DETECT_EN_STATUS_ADDR        PMU_HP_LDOTOP_ANA_CON5
#define RGS_VSRAM_OC_DETECT_EN_STATUS_MASK        0x1
#define RGS_VSRAM_OC_DETECT_EN_STATUS_SHIFT       12
#define RG_VSRAM_OC_TRIM_EN_ADDR                  PMU_HP_LDOTOP_ANA_CON5
#define RG_VSRAM_OC_TRIM_EN_MASK                  0x1
#define RG_VSRAM_OC_TRIM_EN_SHIFT                 13
#define RG_VSRAM_RSV_ADDR                         PMU_HP_LDOTOP_ANA_CON6
#define RG_VSRAM_RSV_MASK                         0x3F
#define RG_VSRAM_RSV_SHIFT                        0
#define RG_VSRAM_VOTRIM_ADDR                      PMU_HP_LDOTOP_ELR_3
#define RG_VSRAM_VOTRIM_MASK                      0x1F
#define RG_VSRAM_VOTRIM_SHIFT                     0
#define RG_BUCK_K_RST_DONE_ADDR                   PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_RST_DONE_MASK                   0x1
#define RG_BUCK_K_RST_DONE_SHIFT                  0
#define RG_BUCK_K_MAP_SEL_ADDR                    PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_MAP_SEL_MASK                    0x1
#define RG_BUCK_K_MAP_SEL_SHIFT                   1
#define RG_BUCK_K_ONCE_EN_ADDR                    PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_ONCE_EN_MASK                    0x1
#define RG_BUCK_K_ONCE_EN_SHIFT                   2
#define RG_BUCK_K_ONCE_ADDR                       PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_ONCE_MASK                       0x1
#define RG_BUCK_K_ONCE_SHIFT                      3
#define RG_BUCK_K_START_MANUAL_ADDR               PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_START_MANUAL_MASK               0x1
#define RG_BUCK_K_START_MANUAL_SHIFT              4
#define RG_BUCK_K_SRC_SEL_ADDR                    PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_SRC_SEL_MASK                    0x1
#define RG_BUCK_K_SRC_SEL_SHIFT                   5
#define RG_BUCK_K_AUTO_EN_ADDR                    PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_AUTO_EN_MASK                    0x1
#define RG_BUCK_K_AUTO_EN_SHIFT                   6
#define RG_BUCK_K_INV_ADDR                        PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_INV_MASK                        0x1
#define RG_BUCK_K_INV_SHIFT                       7
#define RG_BUCK_K_CK_EN_ADDR                      PMU_HP_BUCK_TOP_K_CON0
#define RG_BUCK_K_CK_EN_MASK                      0x1
#define RG_BUCK_K_CK_EN_SHIFT                     8
#define BUCK_K_RESULT_ADDR                        PMU_HP_BUCK_TOP_K_CON1
#define BUCK_K_RESULT_MASK                        0x1
#define BUCK_K_RESULT_SHIFT                       0
#define BUCK_K_DONE_ADDR                          PMU_HP_BUCK_TOP_K_CON1
#define BUCK_K_DONE_MASK                          0x1
#define BUCK_K_DONE_SHIFT                         1
#define BUCK_K_CONTROL_ADDR                       PMU_HP_BUCK_TOP_K_CON1
#define BUCK_K_CONTROL_MASK                       0x3F
#define BUCK_K_CONTROL_SHIFT                      2
#define DA_QI_SMPS_OSC_CAL_ADDR                   PMU_HP_BUCK_TOP_K_CON1
#define DA_QI_SMPS_OSC_CAL_MASK                   0x3F
#define DA_QI_SMPS_OSC_CAL_SHIFT                  8
#define RG_BUCK_K_BUCK_CK_CNT_ADDR                PMU_HP_BUCK_TOP_K_CON2
#define RG_BUCK_K_BUCK_CK_CNT_MASK                0x3FF
#define RG_BUCK_K_BUCK_CK_CNT_SHIFT               0
#define RG_BUCK_K_CONTROL_SMPS_ADDR               PMU_HP_BUCK_TOP_ELR0
#define RG_BUCK_K_CONTROL_SMPS_MASK               0x3F
#define RG_BUCK_K_CONTROL_SMPS_SHIFT              7
#define RG_BUCK_RSV0_ADDR                         PMU_HP_BUCK_RSV_CON0
#define RG_BUCK_RSV0_MASK                         0xFFFF
#define RG_BUCK_RSV0_SHIFT                        0
#define RG_BUCK_RSV1_ADDR                         PMU_HP_BUCK_RSV_CON1
#define RG_BUCK_RSV1_MASK                         0xFFFF
#define RG_BUCK_RSV1_SHIFT                        0
#define RG_BUCK_VCORE_ACT_EN_ADDR                 PMU_HP_BUCK_VCORE_CTRL0
#define RG_BUCK_VCORE_ACT_EN_MASK                 0x1
#define RG_BUCK_VCORE_ACT_EN_SHIFT                0
#define RG_BUCK_VCORE_SLP_EN_ADDR                 PMU_HP_BUCK_VCORE_CTRL0
#define RG_BUCK_VCORE_SLP_EN_MASK                 0x1
#define RG_BUCK_VCORE_SLP_EN_SHIFT                1
#define RG_BUCK_VCORE_ACT_LP_ADDR                 PMU_HP_BUCK_VCORE_CTRL0
#define RG_BUCK_VCORE_ACT_LP_MASK                 0x1
#define RG_BUCK_VCORE_ACT_LP_SHIFT                4
#define RG_BUCK_VCORE_SLP_LP_ADDR                 PMU_HP_BUCK_VCORE_CTRL0
#define RG_BUCK_VCORE_SLP_LP_MASK                 0x1
#define RG_BUCK_VCORE_SLP_LP_SHIFT                5
#define RG_BUCK_VCORE_DISQ_HW_MODE_ADDR           PMU_HP_BUCK_VCORE_CTRL1
#define RG_BUCK_VCORE_DISQ_HW_MODE_MASK           0x1
#define RG_BUCK_VCORE_DISQ_HW_MODE_SHIFT          0
#define RG_BUCK_VCORE_DISQ_EN_ADDR                PMU_HP_BUCK_VCORE_CTRL1
#define RG_BUCK_VCORE_DISQ_EN_MASK                0x1
#define RG_BUCK_VCORE_DISQ_EN_SHIFT               1
#define RG_BUCK_VCORE_STBTD_ADDR                  PMU_HP_BUCK_VCORE_CTRL1
#define RG_BUCK_VCORE_STBTD_MASK                  0x3
#define RG_BUCK_VCORE_STBTD_SHIFT                 8
#define RG_BUCK_VCORE_EXIT_SLP_CNT_ADDR           PMU_HP_BUCK_VCORE_CTRL2
#define RG_BUCK_VCORE_EXIT_SLP_CNT_MASK           0x1F
#define RG_BUCK_VCORE_EXIT_SLP_CNT_SHIFT          0
#define RG_BUCK_VCORE_GOTO_SLP_CNT_ADDR           PMU_HP_BUCK_VCORE_CTRL2
#define RG_BUCK_VCORE_GOTO_SLP_CNT_MASK           0x1F
#define RG_BUCK_VCORE_GOTO_SLP_CNT_SHIFT          8
#define RG_BUCK_VCORE_VSEL_SLEEP_ADDR             PMU_HP_BUCK_VCORE_CTRL3
#define RG_BUCK_VCORE_VSEL_SLEEP_MASK             0xFF
#define RG_BUCK_VCORE_VSEL_SLEEP_SHIFT            0
#define RG_BUCK_VCORE_IPEAK_VTUNE_SLEEP_ADDR      PMU_HP_BUCK_VCORE_CTRL3
#define RG_BUCK_VCORE_IPEAK_VTUNE_SLEEP_MASK      0x7
#define RG_BUCK_VCORE_IPEAK_VTUNE_SLEEP_SHIFT     8
#define RG_BUCK_VCORE_VSEL_ADDR                   PMU_HP_BUCK_VCORE_CTRL4
#define RG_BUCK_VCORE_VSEL_MASK                   0xFF
#define RG_BUCK_VCORE_VSEL_SHIFT                  0
#define RG_BUCK_VCORE_IPEAK_VTUNE_ADDR            PMU_HP_BUCK_VCORE_CTRL4
#define RG_BUCK_VCORE_IPEAK_VTUNE_MASK            0x7
#define RG_BUCK_VCORE_IPEAK_VTUNE_SHIFT           8
#define RG_BUCK_VIO18_ACT_EN_ADDR                 PMU_HP_BUCK_VIO18_CTRL0
#define RG_BUCK_VIO18_ACT_EN_MASK                 0x1
#define RG_BUCK_VIO18_ACT_EN_SHIFT                0
#define RG_BUCK_VIO18_SLP_EN_ADDR                 PMU_HP_BUCK_VIO18_CTRL0
#define RG_BUCK_VIO18_SLP_EN_MASK                 0x1
#define RG_BUCK_VIO18_SLP_EN_SHIFT                1
#define RG_BUCK_VIO18_ACT_LP_ADDR                 PMU_HP_BUCK_VIO18_CTRL0
#define RG_BUCK_VIO18_ACT_LP_MASK                 0x1
#define RG_BUCK_VIO18_ACT_LP_SHIFT                4
#define RG_BUCK_VIO18_SLP_LP_ADDR                 PMU_HP_BUCK_VIO18_CTRL0
#define RG_BUCK_VIO18_SLP_LP_MASK                 0x1
#define RG_BUCK_VIO18_SLP_LP_SHIFT                5
#define RG_BUCK_VIO18_DISQ_HW_MODE_ADDR           PMU_HP_BUCK_VIO18_CTRL1
#define RG_BUCK_VIO18_DISQ_HW_MODE_MASK           0x1
#define RG_BUCK_VIO18_DISQ_HW_MODE_SHIFT          0
#define RG_BUCK_VIO18_DISQ_EN_ADDR                PMU_HP_BUCK_VIO18_CTRL1
#define RG_BUCK_VIO18_DISQ_EN_MASK                0x1
#define RG_BUCK_VIO18_DISQ_EN_SHIFT               1
#define RG_BUCK_VIO18_STBTD_ADDR                  PMU_HP_BUCK_VIO18_CTRL1
#define RG_BUCK_VIO18_STBTD_MASK                  0x3
#define RG_BUCK_VIO18_STBTD_SHIFT                 8
#define RG_BUCK_VIO18_EXIT_SLP_CNT_ADDR           PMU_HP_BUCK_VIO18_CTRL2
#define RG_BUCK_VIO18_EXIT_SLP_CNT_MASK           0x1F
#define RG_BUCK_VIO18_EXIT_SLP_CNT_SHIFT          0
#define RG_BUCK_VIO18_GOTO_SLP_CNT_ADDR           PMU_HP_BUCK_VIO18_CTRL2
#define RG_BUCK_VIO18_GOTO_SLP_CNT_MASK           0x1F
#define RG_BUCK_VIO18_GOTO_SLP_CNT_SHIFT          8
#define RG_BUCK_VIO18_VSEL_SLEEP_ADDR             PMU_HP_BUCK_VIO18_CTRL3
#define RG_BUCK_VIO18_VSEL_SLEEP_MASK             0x7F
#define RG_BUCK_VIO18_VSEL_SLEEP_SHIFT            0
#define RG_BUCK_VIO18_IPEAK_VTUNE_SLEEP_ADDR      PMU_HP_BUCK_VIO18_CTRL3
#define RG_BUCK_VIO18_IPEAK_VTUNE_SLEEP_MASK      0x7
#define RG_BUCK_VIO18_IPEAK_VTUNE_SLEEP_SHIFT     8
#define RG_BUCK_VIO18_VSEL_ADDR                   PMU_HP_BUCK_VIO18_CTRL4
#define RG_BUCK_VIO18_VSEL_MASK                   0x7F
#define RG_BUCK_VIO18_VSEL_SHIFT                  0
#define RG_BUCK_VIO18_IPEAK_VTUNE_ADDR            PMU_HP_BUCK_VIO18_CTRL4
#define RG_BUCK_VIO18_IPEAK_VTUNE_MASK            0x7
#define RG_BUCK_VIO18_IPEAK_VTUNE_SHIFT           8
#define RG_BUCK_VRF_ACT_EN_ADDR                   PMU_HP_BUCK_VRF_CTRL0
#define RG_BUCK_VRF_ACT_EN_MASK                   0x1
#define RG_BUCK_VRF_ACT_EN_SHIFT                  0
#define RG_BUCK_VRF_SLP_EN_ADDR                   PMU_HP_BUCK_VRF_CTRL0
#define RG_BUCK_VRF_SLP_EN_MASK                   0x1
#define RG_BUCK_VRF_SLP_EN_SHIFT                  1
#define RG_BUCK_VRF_ACT_LP_ADDR                   PMU_HP_BUCK_VRF_CTRL0
#define RG_BUCK_VRF_ACT_LP_MASK                   0x1
#define RG_BUCK_VRF_ACT_LP_SHIFT                  4
#define RG_BUCK_VRF_SLP_LP_ADDR                   PMU_HP_BUCK_VRF_CTRL0
#define RG_BUCK_VRF_SLP_LP_MASK                   0x1
#define RG_BUCK_VRF_SLP_LP_SHIFT                  5
#define RG_BUCK_VRF_DISQ_HW_MODE_ADDR             PMU_HP_BUCK_VRF_CTRL1
#define RG_BUCK_VRF_DISQ_HW_MODE_MASK             0x1
#define RG_BUCK_VRF_DISQ_HW_MODE_SHIFT            0
#define RG_BUCK_VRF_DISQ_EN_ADDR                  PMU_HP_BUCK_VRF_CTRL1
#define RG_BUCK_VRF_DISQ_EN_MASK                  0x1
#define RG_BUCK_VRF_DISQ_EN_SHIFT                 1
#define RG_BUCK_VRF_STBTD_ADDR                    PMU_HP_BUCK_VRF_CTRL1
#define RG_BUCK_VRF_STBTD_MASK                    0x3
#define RG_BUCK_VRF_STBTD_SHIFT                   8
#define RG_BUCK_VRF_EXIT_SLP_CNT_ADDR             PMU_HP_BUCK_VRF_CTRL2
#define RG_BUCK_VRF_EXIT_SLP_CNT_MASK             0x1F
#define RG_BUCK_VRF_EXIT_SLP_CNT_SHIFT            0
#define RG_BUCK_VRF_GOTO_SLP_CNT_ADDR             PMU_HP_BUCK_VRF_CTRL2
#define RG_BUCK_VRF_GOTO_SLP_CNT_MASK             0x1F
#define RG_BUCK_VRF_GOTO_SLP_CNT_SHIFT            8
#define RG_BUCK_VRF_VSEL_SLEEP_ADDR               PMU_HP_BUCK_VRF_CTRL3
#define RG_BUCK_VRF_VSEL_SLEEP_MASK               0x7F
#define RG_BUCK_VRF_VSEL_SLEEP_SHIFT              0
#define RG_BUCK_VRF_IPEAK_VTUNE_SLEEP_ADDR        PMU_HP_BUCK_VRF_CTRL3
#define RG_BUCK_VRF_IPEAK_VTUNE_SLEEP_MASK        0x7
#define RG_BUCK_VRF_IPEAK_VTUNE_SLEEP_SHIFT       8
#define RG_BUCK_VRF_VSEL_ADDR                     PMU_HP_BUCK_VRF_CTRL4
#define RG_BUCK_VRF_VSEL_MASK                     0x7F
#define RG_BUCK_VRF_VSEL_SHIFT                    0
#define RG_BUCK_VRF_IPEAK_VTUNE_ADDR              PMU_HP_BUCK_VRF_CTRL4
#define RG_BUCK_VRF_IPEAK_VTUNE_MASK              0x7
#define RG_BUCK_VRF_IPEAK_VTUNE_SHIFT             8
#define RG_BUCK_VRF_VOUTSEL_ADDR                  PMU_HP_BUCK_VRF_CTRL4
#define RG_BUCK_VRF_VOUTSEL_MASK                  0x3
#define RG_BUCK_VRF_VOUTSEL_SHIFT                 12
#define RG_BUCK_VPA_ACT_EN_ADDR                   PMU_HP_BUCK_VPA_CTRL0
#define RG_BUCK_VPA_ACT_EN_MASK                   0x1
#define RG_BUCK_VPA_ACT_EN_SHIFT                  0
#define RG_BUCK_VPA_SLP_EN_ADDR                   PMU_HP_BUCK_VPA_CTRL0
#define RG_BUCK_VPA_SLP_EN_MASK                   0x1
#define RG_BUCK_VPA_SLP_EN_SHIFT                  1
#define RG_BUCK_VPA_ACT_LP_ADDR                   PMU_HP_BUCK_VPA_CTRL0
#define RG_BUCK_VPA_ACT_LP_MASK                   0x1
#define RG_BUCK_VPA_ACT_LP_SHIFT                  4
#define RG_BUCK_VPA_SLP_LP_ADDR                   PMU_HP_BUCK_VPA_CTRL0
#define RG_BUCK_VPA_SLP_LP_MASK                   0x1
#define RG_BUCK_VPA_SLP_LP_SHIFT                  5
#define RG_BUCK_VPA_DISQ_HW_MODE_ADDR             PMU_HP_BUCK_VPA_CTRL1
#define RG_BUCK_VPA_DISQ_HW_MODE_MASK             0x1
#define RG_BUCK_VPA_DISQ_HW_MODE_SHIFT            0
#define RG_BUCK_VPA_DISQ_EN_ADDR                  PMU_HP_BUCK_VPA_CTRL1
#define RG_BUCK_VPA_DISQ_EN_MASK                  0x1
#define RG_BUCK_VPA_DISQ_EN_SHIFT                 1
#define RG_BUCK_VPA_STBTD_ADDR                    PMU_HP_BUCK_VPA_CTRL1
#define RG_BUCK_VPA_STBTD_MASK                    0x3
#define RG_BUCK_VPA_STBTD_SHIFT                   8
#define RG_BUCK_VPA_EXIT_SLP_CNT_ADDR             PMU_HP_BUCK_VPA_CTRL2
#define RG_BUCK_VPA_EXIT_SLP_CNT_MASK             0x1F
#define RG_BUCK_VPA_EXIT_SLP_CNT_SHIFT            0
#define RG_BUCK_VPA_GOTO_SLP_CNT_ADDR             PMU_HP_BUCK_VPA_CTRL2
#define RG_BUCK_VPA_GOTO_SLP_CNT_MASK             0x1F
#define RG_BUCK_VPA_GOTO_SLP_CNT_SHIFT            8
#define RG_BUCK_VPA_VSEL_SLEEP_ADDR               PMU_HP_BUCK_VPA_CTRL3
#define RG_BUCK_VPA_VSEL_SLEEP_MASK               0x7F
#define RG_BUCK_VPA_VSEL_SLEEP_SHIFT              0
#define RG_BUCK_VPA_IPEAK_VTUNE_SLEEP_ADDR        PMU_HP_BUCK_VPA_CTRL3
#define RG_BUCK_VPA_IPEAK_VTUNE_SLEEP_MASK        0x7
#define RG_BUCK_VPA_IPEAK_VTUNE_SLEEP_SHIFT       8
#define RG_BUCK_VPA_VSEL_ADDR                     PMU_HP_BUCK_VPA_CTRL4
#define RG_BUCK_VPA_VSEL_MASK                     0x7F
#define RG_BUCK_VPA_VSEL_SHIFT                    0
#define RG_BUCK_VPA_IPEAK_VTUNE_ADDR              PMU_HP_BUCK_VPA_CTRL4
#define RG_BUCK_VPA_IPEAK_VTUNE_MASK              0x7
#define RG_BUCK_VPA_IPEAK_VTUNE_SHIFT             8
#define RG_BUCK_VPA_VOUTSEL_ADDR                  PMU_HP_BUCK_VPA_CTRL4
#define RG_BUCK_VPA_VOUTSEL_MASK                  0xF
#define RG_BUCK_VPA_VOUTSEL_SHIFT                 12
#define RG_BUCK_VPA_DVS_CNT_ADDR                  PMU_HP_BUCK_VPA_CTRL5
#define RG_BUCK_VPA_DVS_CNT_MASK                  0x7F
#define RG_BUCK_VPA_DVS_CNT_SHIFT                 0
#define RG_BUCK_VAUD18_ACT_EN_ADDR                PMU_HP_BUCK_VAUD18_CTRL0
#define RG_BUCK_VAUD18_ACT_EN_MASK                0x1
#define RG_BUCK_VAUD18_ACT_EN_SHIFT               0
#define RG_BUCK_VAUD18_DISQ_HW_MODE_ADDR          PMU_HP_BUCK_VAUD18_CTRL1
#define RG_BUCK_VAUD18_DISQ_HW_MODE_MASK          0x1
#define RG_BUCK_VAUD18_DISQ_HW_MODE_SHIFT         0
#define RG_BUCK_VAUD18_DISQ_EN_ADDR               PMU_HP_BUCK_VAUD18_CTRL1
#define RG_BUCK_VAUD18_DISQ_EN_MASK               0x1
#define RG_BUCK_VAUD18_DISQ_EN_SHIFT              1
#define RG_BUCK_VAUD18_STBTD_ADDR                 PMU_HP_BUCK_VAUD18_CTRL1
#define RG_BUCK_VAUD18_STBTD_MASK                 0x3
#define RG_BUCK_VAUD18_STBTD_SHIFT                8
#define RG_BUCK_VAUD18_VSEL_H_ADDR                PMU_HP_BUCK_VAUD18_CTRL2
#define RG_BUCK_VAUD18_VSEL_H_MASK                0x7F
#define RG_BUCK_VAUD18_VSEL_H_SHIFT               0
#define RG_BUCK_VAUD18_IPEAK_VTUNE_H_ADDR         PMU_HP_BUCK_VAUD18_CTRL2
#define RG_BUCK_VAUD18_IPEAK_VTUNE_H_MASK         0x7
#define RG_BUCK_VAUD18_IPEAK_VTUNE_H_SHIFT        8
#define RG_BUCK_VAUD18_VSEL_M_ADDR                PMU_HP_BUCK_VAUD18_CTRL3
#define RG_BUCK_VAUD18_VSEL_M_MASK                0x7F
#define RG_BUCK_VAUD18_VSEL_M_SHIFT               0
#define RG_BUCK_VAUD18_IPEAK_VTUNE_M_ADDR         PMU_HP_BUCK_VAUD18_CTRL3
#define RG_BUCK_VAUD18_IPEAK_VTUNE_M_MASK         0x7
#define RG_BUCK_VAUD18_IPEAK_VTUNE_M_SHIFT        8
#define RG_BUCK_VAUD18_VSEL_L_ADDR                PMU_HP_BUCK_VAUD18_CTRL4
#define RG_BUCK_VAUD18_VSEL_L_MASK                0x7F
#define RG_BUCK_VAUD18_VSEL_L_SHIFT               0
#define RG_BUCK_VAUD18_IPEAK_VTUNE_L_ADDR         PMU_HP_BUCK_VAUD18_CTRL4
#define RG_BUCK_VAUD18_IPEAK_VTUNE_L_MASK         0x7
#define RG_BUCK_VAUD18_IPEAK_VTUNE_L_SHIFT        8
#define RG_BUCK_VAUD18_IPEAK_VTUNE_DVS_ADDR       PMU_HP_BUCK_VAUD18_CTRL4
#define RG_BUCK_VAUD18_IPEAK_VTUNE_DVS_MASK       0x7
#define RG_BUCK_VAUD18_IPEAK_VTUNE_DVS_SHIFT      12
#define RG_AUDIO_MODE_ADDR                        PMU_HP_BUCK_VAUD18_CTRL5
#define RG_AUDIO_MODE_MASK                        0x3
#define RG_AUDIO_MODE_SHIFT                       0
#define RG_VAUD18_HW_MODE_ADDR                    PMU_HP_BUCK_VAUD18_CTRL5
#define RG_VAUD18_HW_MODE_MASK                    0x1
#define RG_VAUD18_HW_MODE_SHIFT                   2
#define RG_BUCK_VAUD18_NM2_SW_SEL_ADDR            PMU_HP_BUCK_VAUD18_CTRL5
#define RG_BUCK_VAUD18_NM2_SW_SEL_MASK            0x1
#define RG_BUCK_VAUD18_NM2_SW_SEL_SHIFT           4
#define RG_BUCK_VAUD18_NM2_SW_ADDR                PMU_HP_BUCK_VAUD18_CTRL5
#define RG_BUCK_VAUD18_NM2_SW_MASK                0x1
#define RG_BUCK_VAUD18_NM2_SW_SHIFT               5
#define RG_BUCK_VAUD18_SW_VSEL_ADDR               PMU_HP_BUCK_VAUD18_CTRL5
#define RG_BUCK_VAUD18_SW_VSEL_MASK               0x1
#define RG_BUCK_VAUD18_SW_VSEL_SHIFT              8
#define RG_BUCK_VCORE_DCM_SW_MODE_ADDR            PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VCORE_DCM_SW_MODE_MASK            0x1
#define RG_BUCK_VCORE_DCM_SW_MODE_SHIFT           0
#define RG_BUCK_VCORE_CK_SW_EN_ADDR               PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VCORE_CK_SW_EN_MASK               0x1
#define RG_BUCK_VCORE_CK_SW_EN_SHIFT              1
#define RG_BUCK_VIO18_DCM_SW_MODE_ADDR            PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VIO18_DCM_SW_MODE_MASK            0x1
#define RG_BUCK_VIO18_DCM_SW_MODE_SHIFT           2
#define RG_BUCK_VIO18_CK_SW_EN_ADDR               PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VIO18_CK_SW_EN_MASK               0x1
#define RG_BUCK_VIO18_CK_SW_EN_SHIFT              3
#define RG_BUCK_VRF_DCM_SW_MODE_ADDR              PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VRF_DCM_SW_MODE_MASK              0x1
#define RG_BUCK_VRF_DCM_SW_MODE_SHIFT             4
#define RG_BUCK_VRF_CK_SW_EN_ADDR                 PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VRF_CK_SW_EN_MASK                 0x1
#define RG_BUCK_VRF_CK_SW_EN_SHIFT                5
#define RG_BUCK_VPA_DCM_SW_MODE_ADDR              PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VPA_DCM_SW_MODE_MASK              0x1
#define RG_BUCK_VPA_DCM_SW_MODE_SHIFT             6
#define RG_BUCK_VPA_CK_SW_EN_ADDR                 PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VPA_CK_SW_EN_MASK                 0x1
#define RG_BUCK_VPA_CK_SW_EN_SHIFT                7
#define RG_BUCK_VAUD18_DCM_SW_MODE_ADDR           PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VAUD18_DCM_SW_MODE_MASK           0x1
#define RG_BUCK_VAUD18_DCM_SW_MODE_SHIFT          8
#define RG_BUCK_VAUD18_CK_SW_EN_ADDR              PMU_HP_BUCK_TOP_DCM
#define RG_BUCK_VAUD18_CK_SW_EN_MASK              0x1
#define RG_BUCK_VAUD18_CK_SW_EN_SHIFT             9
#define DA_VCORE_VSEL_ADDR                        PMU_HP_BUCK_VCORE_STATUS
#define DA_VCORE_VSEL_MASK                        0xFF
#define DA_VCORE_VSEL_SHIFT                       0
#define DA_VCORE_IPEAK_VTUNE_ADDR                 PMU_HP_BUCK_VCORE_STATUS
#define DA_VCORE_IPEAK_VTUNE_MASK                 0x7
#define DA_VCORE_IPEAK_VTUNE_SHIFT                8
#define DA_VCORE_LPM_EN_LV_ADDR                   PMU_HP_BUCK_VCORE_STATUS
#define DA_VCORE_LPM_EN_LV_MASK                   0x1
#define DA_VCORE_LPM_EN_LV_SHIFT                  11
#define DA_VCORE_VBUFF_PRE_ADDR                   PMU_HP_BUCK_VCORE_STATUS
#define DA_VCORE_VBUFF_PRE_MASK                   0x1
#define DA_VCORE_VBUFF_PRE_SHIFT                  12
#define DA_VCORE_DISQ_ADDR                        PMU_HP_BUCK_VCORE_STATUS
#define DA_VCORE_DISQ_MASK                        0x1
#define DA_VCORE_DISQ_SHIFT                       13
#define DA_VCORE_LPM_IPEAK_TUNE_ADDR              PMU_HP_BUCK_VCORE_STATUS
#define DA_VCORE_LPM_IPEAK_TUNE_MASK              0x1
#define DA_VCORE_LPM_IPEAK_TUNE_SHIFT             14
#define DA_VCORE_SSH_ADDR                         PMU_HP_BUCK_VCORE_STATUS
#define DA_VCORE_SSH_MASK                         0x1
#define DA_VCORE_SSH_SHIFT                        15
#define DA_VIO18_VSEL_ADDR                        PMU_HP_BUCK_VIO18_STATUS
#define DA_VIO18_VSEL_MASK                        0x7F
#define DA_VIO18_VSEL_SHIFT                       0
#define DA_VIO18_EN_ADDR                          PMU_HP_BUCK_VIO18_STATUS
#define DA_VIO18_EN_MASK                          0x1
#define DA_VIO18_EN_SHIFT                         7
#define DA_VIO18_IPEAK_VTUNE_ADDR                 PMU_HP_BUCK_VIO18_STATUS
#define DA_VIO18_IPEAK_VTUNE_MASK                 0x7
#define DA_VIO18_IPEAK_VTUNE_SHIFT                8
#define DA_VIO18_LPM_EN_LV_ADDR                   PMU_HP_BUCK_VIO18_STATUS
#define DA_VIO18_LPM_EN_LV_MASK                   0x1
#define DA_VIO18_LPM_EN_LV_SHIFT                  11
#define DA_VIO18_VBUFF_PRE_ADDR                   PMU_HP_BUCK_VIO18_STATUS
#define DA_VIO18_VBUFF_PRE_MASK                   0x1
#define DA_VIO18_VBUFF_PRE_SHIFT                  12
#define DA_VIO18_DISQ_ADDR                        PMU_HP_BUCK_VIO18_STATUS
#define DA_VIO18_DISQ_MASK                        0x1
#define DA_VIO18_DISQ_SHIFT                       13
#define DA_VIO18_LPM_IPEAK_TUNE_ADDR              PMU_HP_BUCK_VIO18_STATUS
#define DA_VIO18_LPM_IPEAK_TUNE_MASK              0x1
#define DA_VIO18_LPM_IPEAK_TUNE_SHIFT             14
#define DA_VIO18_SSH_ADDR                         PMU_HP_BUCK_VIO18_STATUS
#define DA_VIO18_SSH_MASK                         0x1
#define DA_VIO18_SSH_SHIFT                        15
#define DA_VRF_VSEL_ADDR                          PMU_HP_BUCK_VRF_STATUS
#define DA_VRF_VSEL_MASK                          0x7F
#define DA_VRF_VSEL_SHIFT                         0
#define DA_VRF_EN_ADDR                            PMU_HP_BUCK_VRF_STATUS
#define DA_VRF_EN_MASK                            0x1
#define DA_VRF_EN_SHIFT                           7
#define DA_VRF_IPEAK_VTUNE_ADDR                   PMU_HP_BUCK_VRF_STATUS
#define DA_VRF_IPEAK_VTUNE_MASK                   0x7
#define DA_VRF_IPEAK_VTUNE_SHIFT                  8
#define DA_VRF_LPM_EN_LV_ADDR                     PMU_HP_BUCK_VRF_STATUS
#define DA_VRF_LPM_EN_LV_MASK                     0x1
#define DA_VRF_LPM_EN_LV_SHIFT                    11
#define DA_VRF_VBUFF_PRE_ADDR                     PMU_HP_BUCK_VRF_STATUS
#define DA_VRF_VBUFF_PRE_MASK                     0x1
#define DA_VRF_VBUFF_PRE_SHIFT                    12
#define DA_VRF_DISQ_ADDR                          PMU_HP_BUCK_VRF_STATUS
#define DA_VRF_DISQ_MASK                          0x1
#define DA_VRF_DISQ_SHIFT                         13
#define DA_VRF_LPM_IPEAK_TUNE_ADDR                PMU_HP_BUCK_VRF_STATUS
#define DA_VRF_LPM_IPEAK_TUNE_MASK                0x1
#define DA_VRF_LPM_IPEAK_TUNE_SHIFT               14
#define DA_VRF_SSH_ADDR                           PMU_HP_BUCK_VRF_STATUS
#define DA_VRF_SSH_MASK                           0x1
#define DA_VRF_SSH_SHIFT                          15
#define DA_VPA_VOUTSEL_ADDR                       PMU_HP_BUCK_VPA_STATUS
#define DA_VPA_VOUTSEL_MASK                       0xF
#define DA_VPA_VOUTSEL_SHIFT                      0
#define DA_VPA_EN_ADDR                            PMU_HP_BUCK_VPA_STATUS
#define DA_VPA_EN_MASK                            0x1
#define DA_VPA_EN_SHIFT                           7
#define DA_VPA_IPEAK_VTUNE_ADDR                   PMU_HP_BUCK_VPA_STATUS
#define DA_VPA_IPEAK_VTUNE_MASK                   0x7
#define DA_VPA_IPEAK_VTUNE_SHIFT                  8
#define DA_VPA_LPM_EN_LV_ADDR                     PMU_HP_BUCK_VPA_STATUS
#define DA_VPA_LPM_EN_LV_MASK                     0x1
#define DA_VPA_LPM_EN_LV_SHIFT                    11
#define DA_VPA_VBUFF_PRE_ADDR                     PMU_HP_BUCK_VPA_STATUS
#define DA_VPA_VBUFF_PRE_MASK                     0x1
#define DA_VPA_VBUFF_PRE_SHIFT                    12
#define DA_VPA_DISQ_ADDR                          PMU_HP_BUCK_VPA_STATUS
#define DA_VPA_DISQ_MASK                          0x1
#define DA_VPA_DISQ_SHIFT                         13
#define DA_VPA_LPM_IPEAK_TUNE_ADDR                PMU_HP_BUCK_VPA_STATUS
#define DA_VPA_LPM_IPEAK_TUNE_MASK                0x1
#define DA_VPA_LPM_IPEAK_TUNE_SHIFT               14
#define DA_VPA_SSH_ADDR                           PMU_HP_BUCK_VPA_STATUS
#define DA_VPA_SSH_MASK                           0x1
#define DA_VPA_SSH_SHIFT                          15
#define DA_VAUD18_VSEL_ADDR                       PMU_HP_BUCK_VAUD18_STATUS0
#define DA_VAUD18_VSEL_MASK                       0x7F
#define DA_VAUD18_VSEL_SHIFT                      0
#define DA_VAUD18_EN_ADDR                         PMU_HP_BUCK_VAUD18_STATUS0
#define DA_VAUD18_EN_MASK                         0x1
#define DA_VAUD18_EN_SHIFT                        7
#define DA_VAUD18_IPEAK_VTUNE_ADDR                PMU_HP_BUCK_VAUD18_STATUS0
#define DA_VAUD18_IPEAK_VTUNE_MASK                0x7
#define DA_VAUD18_IPEAK_VTUNE_SHIFT               8
#define DA_VAUD18_LPM_EN_LV_ADDR                  PMU_HP_BUCK_VAUD18_STATUS0
#define DA_VAUD18_LPM_EN_LV_MASK                  0x1
#define DA_VAUD18_LPM_EN_LV_SHIFT                 11
#define DA_VAUD18_VBUFF_PRE_ADDR                  PMU_HP_BUCK_VAUD18_STATUS0
#define DA_VAUD18_VBUFF_PRE_MASK                  0x1
#define DA_VAUD18_VBUFF_PRE_SHIFT                 12
#define DA_VAUD18_DISQ_ADDR                       PMU_HP_BUCK_VAUD18_STATUS0
#define DA_VAUD18_DISQ_MASK                       0x1
#define DA_VAUD18_DISQ_SHIFT                      13
#define DA_VAUD18_LPM_IPEAK_TUNE_ADDR             PMU_HP_BUCK_VAUD18_STATUS0
#define DA_VAUD18_LPM_IPEAK_TUNE_MASK             0x1
#define DA_VAUD18_LPM_IPEAK_TUNE_SHIFT            14
#define DA_VAUD18_SSH_ADDR                        PMU_HP_BUCK_VAUD18_STATUS0
#define DA_VAUD18_SSH_MASK                        0x1
#define DA_VAUD18_SSH_SHIFT                       15
#define DA_VAUD18_NM2_ADDR                        PMU_HP_BUCK_VAUD18_STATUS1
#define DA_VAUD18_NM2_MASK                        0x1
#define DA_VAUD18_NM2_SHIFT                       0
#define DA_VAUD18_DVFS_READY_ADDR                 PMU_HP_BUCK_VAUD18_STATUS1
#define DA_VAUD18_DVFS_READY_MASK                 0x1
#define DA_VAUD18_DVFS_READY_SHIFT                1
#define DA_VCORE_EN_ADDR                          PMU_HP_BUCK_VAUD18_STATUS1
#define DA_VCORE_EN_MASK                          0x1
#define DA_VCORE_EN_SHIFT                         8
#define RG_SMPS_BUFGD_ADDR                        PMU_HP_SMPS_ANA_CON0
#define RG_SMPS_BUFGD_MASK                        0x1
#define RG_SMPS_BUFGD_SHIFT                       0
#define RG_AUTOK_RST_ADDR                         PMU_HP_SMPS_ANA_CON0
#define RG_AUTOK_RST_MASK                         0x1
#define RG_AUTOK_RST_SHIFT                        1
#define RG_SMPS_RSV_ADDR                          PMU_HP_SMPS_ELR_0
#define RG_SMPS_RSV_MASK                          0xFF
#define RG_SMPS_RSV_SHIFT                         0
#define RG_VCORE_TRIMH_ADDR                       PMU_HP_SMPS_ELR_0
#define RG_VCORE_TRIMH_MASK                       0x1F
#define RG_VCORE_TRIMH_SHIFT                      8
#define RG_VPA_TRIMH_ADDR                         PMU_HP_SMPS_ELR_1
#define RG_VPA_TRIMH_MASK                         0x1F
#define RG_VPA_TRIMH_SHIFT                        0
#define RG_VIO18_TRIMH_ADDR                       PMU_HP_SMPS_ELR_1
#define RG_VIO18_TRIMH_MASK                       0x1F
#define RG_VIO18_TRIMH_SHIFT                      8
#define RG_VRF_TRIMH_ADDR                         PMU_HP_SMPS_ELR_2
#define RG_VRF_TRIMH_MASK                         0x1F
#define RG_VRF_TRIMH_SHIFT                        0
#define RG_VAUD18_TRIMH_ADDR                      PMU_HP_SMPS_ELR_2
#define RG_VAUD18_TRIMH_MASK                      0x1F
#define RG_VAUD18_TRIMH_SHIFT                     8
#define RG_VCORE_PG_EN_ADDR                       PMU_HP_VCORE_ANA_CTRL0
#define RG_VCORE_PG_EN_MASK                       0x3
#define RG_VCORE_PG_EN_SHIFT                      0
#define RG_VCORE_ZX_SEL_ADDR                      PMU_HP_VCORE_ANA_CTRL0
#define RG_VCORE_ZX_SEL_MASK                      0x1
#define RG_VCORE_ZX_SEL_SHIFT                     4
#define RG_VCORE_SS_EN_ADDR                       PMU_HP_VCORE_ANA_CTRL0
#define RG_VCORE_SS_EN_MASK                       0x1
#define RG_VCORE_SS_EN_SHIFT                      5
#define RG_VCORE_ZX_LOWIQ_EN_ADDR                 PMU_HP_VCORE_ANA_CTRL0
#define RG_VCORE_ZX_LOWIQ_EN_MASK                 0x1
#define RG_VCORE_ZX_LOWIQ_EN_SHIFT                8
#define RG_VCORE_COT_EN_ADDR                      PMU_HP_VCORE_ANA_CTRL0
#define RG_VCORE_COT_EN_MASK                      0x1
#define RG_VCORE_COT_EN_SHIFT                     9
#define RG_VCORE_DYNAMIC_IPEAK_ADDR               PMU_HP_VCORE_ANA_CTRL1
#define RG_VCORE_DYNAMIC_IPEAK_MASK               0xFF
#define RG_VCORE_DYNAMIC_IPEAK_SHIFT              0
#define RG_VCORE_VREF_SEL_ADDR                    PMU_HP_VCORE_ANA_CTRL1
#define RG_VCORE_VREF_SEL_MASK                    0x1
#define RG_VCORE_VREF_SEL_SHIFT                   8
#define RG_VCORE_ZXTRIM_EN_ADDR                   PMU_HP_VCORE_ANA_CTRL1
#define RG_VCORE_ZXTRIM_EN_MASK                   0x1
#define RG_VCORE_ZXTRIM_EN_SHIFT                  9
#define RG_VCORE_ISENTEST_TRIGGER_ADDR            PMU_HP_VCORE_ANA_CTRL1
#define RG_VCORE_ISENTEST_TRIGGER_MASK            0x1
#define RG_VCORE_ISENTEST_TRIGGER_SHIFT           12
#define RG_VCORE_ISENTEST_EN_ADDR                 PMU_HP_VCORE_ANA_CTRL1
#define RG_VCORE_ISENTEST_EN_MASK                 0x1
#define RG_VCORE_ISENTEST_EN_SHIFT                13
#define RG_VCORE_RVD_ADDR                         PMU_HP_VCORE_ANA_RSV0
#define RG_VCORE_RVD_MASK                         0xFF
#define RG_VCORE_RVD_SHIFT                        0
#define RG_VCORE_RVD2_ADDR                        PMU_HP_VCORE_ANA_RSV0
#define RG_VCORE_RVD2_MASK                        0xFF
#define RG_VCORE_RVD2_SHIFT                       8
#define RGS_VCORE_ISEN_OUT_ADDR                   PMU_HP_VCORE_ANA_STATUS
#define RGS_VCORE_ISEN_OUT_MASK                   0x1
#define RGS_VCORE_ISEN_OUT_SHIFT                  0
#define RGS_VCORE_ZX_OUT_ADDR                     PMU_HP_VCORE_ANA_STATUS
#define RGS_VCORE_ZX_OUT_MASK                     0x1
#define RGS_VCORE_ZX_OUT_SHIFT                    4
#define RGS_VCORE_ZX_OUT2_ADDR                    PMU_HP_VCORE_ANA_STATUS
#define RGS_VCORE_ZX_OUT2_MASK                    0x1
#define RGS_VCORE_ZX_OUT2_SHIFT                   5
#define RGS_VCORE_PG_OUT_ADDR                     PMU_HP_VCORE_ANA_STATUS
#define RGS_VCORE_PG_OUT_MASK                     0x1
#define RGS_VCORE_PG_OUT_SHIFT                    8
#define RG_VCORE_ZXOS_TRIM_LV_ADDR                PMU_HP_VCORE_ANA_TRIM
#define RG_VCORE_ZXOS_TRIM_LV_MASK                0x3F
#define RG_VCORE_ZXOS_TRIM_LV_SHIFT               0
#define RG_VCORE_IPEAK_TRIM_ADDR                  PMU_HP_VCORE_ANA_TRIM
#define RG_VCORE_IPEAK_TRIM_MASK                  0xF
#define RG_VCORE_IPEAK_TRIM_SHIFT                 8
#define RG_VCORE_RC_R_TRIM_ADDR                   PMU_HP_VCORE_ANA_TRIM
#define RG_VCORE_RC_R_TRIM_MASK                   0x3
#define RG_VCORE_RC_R_TRIM_SHIFT                  12
#define RG_VIO18_PG_EN_ADDR                       PMU_HP_VIO18_ANA_CTRL0
#define RG_VIO18_PG_EN_MASK                       0x3
#define RG_VIO18_PG_EN_SHIFT                      0
#define RG_VIO18_ZX_SEL_ADDR                      PMU_HP_VIO18_ANA_CTRL0
#define RG_VIO18_ZX_SEL_MASK                      0x1
#define RG_VIO18_ZX_SEL_SHIFT                     4
#define RG_VIO18_SS_EN_ADDR                       PMU_HP_VIO18_ANA_CTRL0
#define RG_VIO18_SS_EN_MASK                       0x1
#define RG_VIO18_SS_EN_SHIFT                      5
#define RG_VIO18_ZX_LOWIQ_EN_ADDR                 PMU_HP_VIO18_ANA_CTRL0
#define RG_VIO18_ZX_LOWIQ_EN_MASK                 0x1
#define RG_VIO18_ZX_LOWIQ_EN_SHIFT                8
#define RG_VIO18_COT_EN_ADDR                      PMU_HP_VIO18_ANA_CTRL0
#define RG_VIO18_COT_EN_MASK                      0x1
#define RG_VIO18_COT_EN_SHIFT                     9
#define RG_VIO18_DYNAMIC_IPEAK_ADDR               PMU_HP_VIO18_ANA_CTRL1
#define RG_VIO18_DYNAMIC_IPEAK_MASK               0xFF
#define RG_VIO18_DYNAMIC_IPEAK_SHIFT              0
#define RG_VIO18_VREF_SEL_ADDR                    PMU_HP_VIO18_ANA_CTRL1
#define RG_VIO18_VREF_SEL_MASK                    0x1
#define RG_VIO18_VREF_SEL_SHIFT                   8
#define RG_VIO18_ZXTRIM_EN_ADDR                   PMU_HP_VIO18_ANA_CTRL1
#define RG_VIO18_ZXTRIM_EN_MASK                   0x1
#define RG_VIO18_ZXTRIM_EN_SHIFT                  9
#define RG_VIO18_ISENTEST_TRIGGER_ADDR            PMU_HP_VIO18_ANA_CTRL1
#define RG_VIO18_ISENTEST_TRIGGER_MASK            0x1
#define RG_VIO18_ISENTEST_TRIGGER_SHIFT           14
#define RG_VIO18_ISENTEST_EN_ADDR                 PMU_HP_VIO18_ANA_CTRL1
#define RG_VIO18_ISENTEST_EN_MASK                 0x1
#define RG_VIO18_ISENTEST_EN_SHIFT                15
#define RG_VIO18_RVD_ADDR                         PMU_HP_VIO18_ANA_RSV0
#define RG_VIO18_RVD_MASK                         0xFF
#define RG_VIO18_RVD_SHIFT                        0
#define RG_VIO18_RVD2_ADDR                        PMU_HP_VIO18_ANA_RSV0
#define RG_VIO18_RVD2_MASK                        0xFF
#define RG_VIO18_RVD2_SHIFT                       8
#define RGS_VIO18_ISEN_OUT_ADDR                   PMU_HP_VIO18_ANA_STATUS
#define RGS_VIO18_ISEN_OUT_MASK                   0x1
#define RGS_VIO18_ISEN_OUT_SHIFT                  0
#define RGS_VIO18_ZX_OUT_ADDR                     PMU_HP_VIO18_ANA_STATUS
#define RGS_VIO18_ZX_OUT_MASK                     0x1
#define RGS_VIO18_ZX_OUT_SHIFT                    4
#define RGS_VIO18_ZX_OUT2_ADDR                    PMU_HP_VIO18_ANA_STATUS
#define RGS_VIO18_ZX_OUT2_MASK                    0x1
#define RGS_VIO18_ZX_OUT2_SHIFT                   5
#define RGS_VIO18_PG_OUT_ADDR                     PMU_HP_VIO18_ANA_STATUS
#define RGS_VIO18_PG_OUT_MASK                     0x1
#define RGS_VIO18_PG_OUT_SHIFT                    8
#define RG_VIO18_ZXOS_TRIM_LV_ADDR                PMU_HP_VIO18_ANA_TRIM
#define RG_VIO18_ZXOS_TRIM_LV_MASK                0x3F
#define RG_VIO18_ZXOS_TRIM_LV_SHIFT               0
#define RG_VIO18_IPEAK_TRIM_ADDR                  PMU_HP_VIO18_ANA_TRIM
#define RG_VIO18_IPEAK_TRIM_MASK                  0xF
#define RG_VIO18_IPEAK_TRIM_SHIFT                 8
#define RG_VIO18_RC_R_TRIM_ADDR                   PMU_HP_VIO18_ANA_TRIM
#define RG_VIO18_RC_R_TRIM_MASK                   0x3
#define RG_VIO18_RC_R_TRIM_SHIFT                  12
#define RG_VRF_PG_EN_ADDR                         PMU_HP_VRF_ANA_CTRL0
#define RG_VRF_PG_EN_MASK                         0x3
#define RG_VRF_PG_EN_SHIFT                        0
#define RG_VRF_ZX_SEL_ADDR                        PMU_HP_VRF_ANA_CTRL0
#define RG_VRF_ZX_SEL_MASK                        0x1
#define RG_VRF_ZX_SEL_SHIFT                       4
#define RG_VRF_SS_EN_ADDR                         PMU_HP_VRF_ANA_CTRL0
#define RG_VRF_SS_EN_MASK                         0x1
#define RG_VRF_SS_EN_SHIFT                        5
#define RG_VRF_ZX_LOWIQ_EN_ADDR                   PMU_HP_VRF_ANA_CTRL0
#define RG_VRF_ZX_LOWIQ_EN_MASK                   0x1
#define RG_VRF_ZX_LOWIQ_EN_SHIFT                  8
#define RG_VRF_COT_EN_ADDR                        PMU_HP_VRF_ANA_CTRL0
#define RG_VRF_COT_EN_MASK                        0x1
#define RG_VRF_COT_EN_SHIFT                       9
#define RG_VRF_VREF_SEL_ADDR                      PMU_HP_VRF_ANA_CTRL1
#define RG_VRF_VREF_SEL_MASK                      0x1
#define RG_VRF_VREF_SEL_SHIFT                     8
#define RG_VRF_ZXTRIM_EN_ADDR                     PMU_HP_VRF_ANA_CTRL1
#define RG_VRF_ZXTRIM_EN_MASK                     0x1
#define RG_VRF_ZXTRIM_EN_SHIFT                    9
#define RG_VRF_ISENTEST_TRIGGER_ADDR              PMU_HP_VRF_ANA_CTRL1
#define RG_VRF_ISENTEST_TRIGGER_MASK              0x1
#define RG_VRF_ISENTEST_TRIGGER_SHIFT             14
#define RG_VRF_ISENTEST_EN_ADDR                   PMU_HP_VRF_ANA_CTRL1
#define RG_VRF_ISENTEST_EN_MASK                   0x1
#define RG_VRF_ISENTEST_EN_SHIFT                  15
#define RG_VRF_RVD_ADDR                           PMU_HP_VRF_ANA_RSV0
#define RG_VRF_RVD_MASK                           0xFF
#define RG_VRF_RVD_SHIFT                          0
#define RG_VRF_RVD2_ADDR                          PMU_HP_VRF_ANA_RSV0
#define RG_VRF_RVD2_MASK                          0xFF
#define RG_VRF_RVD2_SHIFT                         8
#define RGS_VRF_ISEN_OUT_ADDR                     PMU_HP_VRF_ANA_STATUS
#define RGS_VRF_ISEN_OUT_MASK                     0x1
#define RGS_VRF_ISEN_OUT_SHIFT                    0
#define RGS_VRF_ZX_OUT_ADDR                       PMU_HP_VRF_ANA_STATUS
#define RGS_VRF_ZX_OUT_MASK                       0x1
#define RGS_VRF_ZX_OUT_SHIFT                      4
#define RGS_VRF_ZX_OUT2_ADDR                      PMU_HP_VRF_ANA_STATUS
#define RGS_VRF_ZX_OUT2_MASK                      0x1
#define RGS_VRF_ZX_OUT2_SHIFT                     5
#define RGS_VRF_PG_OUT_ADDR                       PMU_HP_VRF_ANA_STATUS
#define RGS_VRF_PG_OUT_MASK                       0x1
#define RGS_VRF_PG_OUT_SHIFT                      8
#define RG_VRF_ZXOS_TRIM_LV_ADDR                  PMU_HP_VRF_ANA_TRIM
#define RG_VRF_ZXOS_TRIM_LV_MASK                  0x3F
#define RG_VRF_ZXOS_TRIM_LV_SHIFT                 0
#define RG_VRF_IPEAK_TRIM_ADDR                    PMU_HP_VRF_ANA_TRIM
#define RG_VRF_IPEAK_TRIM_MASK                    0xF
#define RG_VRF_IPEAK_TRIM_SHIFT                   8
#define RG_VPA_PG_EN_ADDR                         PMU_HP_VPA_ANA_CTRL0
#define RG_VPA_PG_EN_MASK                         0x3
#define RG_VPA_PG_EN_SHIFT                        0
#define RG_VPA_ZX_SEL_ADDR                        PMU_HP_VPA_ANA_CTRL0
#define RG_VPA_ZX_SEL_MASK                        0x1
#define RG_VPA_ZX_SEL_SHIFT                       4
#define RG_VPA_SS_EN_ADDR                         PMU_HP_VPA_ANA_CTRL0
#define RG_VPA_SS_EN_MASK                         0x1
#define RG_VPA_SS_EN_SHIFT                        5
#define RG_VPA_ZX_LOWIQ_EN_ADDR                   PMU_HP_VPA_ANA_CTRL0
#define RG_VPA_ZX_LOWIQ_EN_MASK                   0x1
#define RG_VPA_ZX_LOWIQ_EN_SHIFT                  8
#define RG_VPA_COT_EN_ADDR                        PMU_HP_VPA_ANA_CTRL0
#define RG_VPA_COT_EN_MASK                        0x1
#define RG_VPA_COT_EN_SHIFT                       9
#define RG_VPA_VREF_SEL_ADDR                      PMU_HP_VPA_ANA_CTRL1
#define RG_VPA_VREF_SEL_MASK                      0x1
#define RG_VPA_VREF_SEL_SHIFT                     8
#define RG_VPA_ZXTRIM_EN_ADDR                     PMU_HP_VPA_ANA_CTRL1
#define RG_VPA_ZXTRIM_EN_MASK                     0x1
#define RG_VPA_ZXTRIM_EN_SHIFT                    9
#define RG_VPA_ISENTEST_TRIGGER_ADDR              PMU_HP_VPA_ANA_CTRL1
#define RG_VPA_ISENTEST_TRIGGER_MASK              0x1
#define RG_VPA_ISENTEST_TRIGGER_SHIFT             14
#define RG_VPA_ISENTEST_EN_ADDR                   PMU_HP_VPA_ANA_CTRL1
#define RG_VPA_ISENTEST_EN_MASK                   0x1
#define RG_VPA_ISENTEST_EN_SHIFT                  15
#define RG_VPA_RVD_ADDR                           PMU_HP_VPA_ANA_RSV0
#define RG_VPA_RVD_MASK                           0xFF
#define RG_VPA_RVD_SHIFT                          0
#define RG_VPA_RVD2_ADDR                          PMU_HP_VPA_ANA_RSV0
#define RG_VPA_RVD2_MASK                          0xFF
#define RG_VPA_RVD2_SHIFT                         8
#define RGS_VPA_ISEN_OUT_ADDR                     PMU_HP_VPA_ANA_STATUS
#define RGS_VPA_ISEN_OUT_MASK                     0x1
#define RGS_VPA_ISEN_OUT_SHIFT                    0
#define RGS_VPA_ZX_OUT_ADDR                       PMU_HP_VPA_ANA_STATUS
#define RGS_VPA_ZX_OUT_MASK                       0x1
#define RGS_VPA_ZX_OUT_SHIFT                      4
#define RGS_VPA_ZX_OUT2_ADDR                      PMU_HP_VPA_ANA_STATUS
#define RGS_VPA_ZX_OUT2_MASK                      0x1
#define RGS_VPA_ZX_OUT2_SHIFT                     4
#define RGS_VPA_PG_OUT_ADDR                       PMU_HP_VPA_ANA_STATUS
#define RGS_VPA_PG_OUT_MASK                       0x1
#define RGS_VPA_PG_OUT_SHIFT                      8
#define RG_VPA_ZXOS_TRIM_LV_ADDR                  PMU_HP_VPA_ANA_TRIM
#define RG_VPA_ZXOS_TRIM_LV_MASK                  0x3F
#define RG_VPA_ZXOS_TRIM_LV_SHIFT                 0
#define RG_VPA_IPEAK_TRIM_ADDR                    PMU_HP_VPA_ANA_TRIM
#define RG_VPA_IPEAK_TRIM_MASK                    0xF
#define RG_VPA_IPEAK_TRIM_SHIFT                   8
#define RG_VPA_RC_R_TRIM_ADDR                     PMU_HP_VPA_ANA_TRIM
#define RG_VPA_RC_R_TRIM_MASK                     0x3
#define RG_VPA_RC_R_TRIM_SHIFT                    12
#define RG_VAUD18_PG_EN_ADDR                      PMU_HP_VAUD18_ANA_CTRL0
#define RG_VAUD18_PG_EN_MASK                      0x3
#define RG_VAUD18_PG_EN_SHIFT                     0
#define RG_VAUD18_ZX_SEL_ADDR                     PMU_HP_VAUD18_ANA_CTRL0
#define RG_VAUD18_ZX_SEL_MASK                     0x1
#define RG_VAUD18_ZX_SEL_SHIFT                    4
#define RG_VAUD18_SS_EN_ADDR                      PMU_HP_VAUD18_ANA_CTRL0
#define RG_VAUD18_SS_EN_MASK                      0x1
#define RG_VAUD18_SS_EN_SHIFT                     5
#define RG_VAUD18_ZX_LOWIQ_EN_ADDR                PMU_HP_VAUD18_ANA_CTRL0
#define RG_VAUD18_ZX_LOWIQ_EN_MASK                0x1
#define RG_VAUD18_ZX_LOWIQ_EN_SHIFT               8
#define RG_VAUD18_COT_EN_ADDR                     PMU_HP_VAUD18_ANA_CTRL0
#define RG_VAUD18_COT_EN_MASK                     0x1
#define RG_VAUD18_COT_EN_SHIFT                    9
#define RG_VAUD18_DYNAMIC_IPEAK_ADDR              PMU_HP_VAUD18_ANA_CTRL1
#define RG_VAUD18_DYNAMIC_IPEAK_MASK              0xFF
#define RG_VAUD18_DYNAMIC_IPEAK_SHIFT             0
#define RG_VAUD18_VREF_SEL_ADDR                   PMU_HP_VAUD18_ANA_CTRL1
#define RG_VAUD18_VREF_SEL_MASK                   0x1
#define RG_VAUD18_VREF_SEL_SHIFT                  8
#define RG_VAUD18_ZXTRIM_EN_ADDR                  PMU_HP_VAUD18_ANA_CTRL1
#define RG_VAUD18_ZXTRIM_EN_MASK                  0x1
#define RG_VAUD18_ZXTRIM_EN_SHIFT                 9
#define RG_VAUD18_IPEAK_UP2_ADDR                  PMU_HP_VAUD18_ANA_CTRL1
#define RG_VAUD18_IPEAK_UP2_MASK                  0x7
#define RG_VAUD18_IPEAK_UP2_SHIFT                 10
#define RG_VAUD18_ISENTEST_TRIGGER_ADDR           PMU_HP_VAUD18_ANA_CTRL1
#define RG_VAUD18_ISENTEST_TRIGGER_MASK           0x1
#define RG_VAUD18_ISENTEST_TRIGGER_SHIFT          14
#define RG_VAUD18_ISENTEST_EN_ADDR                PMU_HP_VAUD18_ANA_CTRL1
#define RG_VAUD18_ISENTEST_EN_MASK                0x1
#define RG_VAUD18_ISENTEST_EN_SHIFT               15
#define RG_VAUD18_RVD_ADDR                        PMU_HP_VAUD18_ANA_RSV0
#define RG_VAUD18_RVD_MASK                        0xFF
#define RG_VAUD18_RVD_SHIFT                       0
#define RG_VAUD18_RVD2_ADDR                       PMU_HP_VAUD18_ANA_RSV0
#define RG_VAUD18_RVD2_MASK                       0xFF
#define RG_VAUD18_RVD2_SHIFT                      8
#define RGS_VAUD18_ISEN_OUT_ADDR                  PMU_HP_VAUD18_ANA_STATUS
#define RGS_VAUD18_ISEN_OUT_MASK                  0x1
#define RGS_VAUD18_ISEN_OUT_SHIFT                 0
#define RGS_VAUD18_ZX_OUT_ADDR                    PMU_HP_VAUD18_ANA_STATUS
#define RGS_VAUD18_ZX_OUT_MASK                    0x1
#define RGS_VAUD18_ZX_OUT_SHIFT                   4
#define RGS_VAUD18_ZX_OUT2_ADDR                   PMU_HP_VAUD18_ANA_STATUS
#define RGS_VAUD18_ZX_OUT2_MASK                   0x1
#define RGS_VAUD18_ZX_OUT2_SHIFT                  4
#define RGS_VAUD18_PG_OUT_ADDR                    PMU_HP_VAUD18_ANA_STATUS
#define RGS_VAUD18_PG_OUT_MASK                    0x1
#define RGS_VAUD18_PG_OUT_SHIFT                   8
#define RG_VAUD18_ZXOS_TRIM_LV_ADDR               PMU_HP_VAUD18_ANA_TRIM
#define RG_VAUD18_ZXOS_TRIM_LV_MASK               0x3F
#define RG_VAUD18_ZXOS_TRIM_LV_SHIFT              0
#define RG_VAUD18_IPEAK_TRIM_ADDR                 PMU_HP_VAUD18_ANA_TRIM
#define RG_VAUD18_IPEAK_TRIM_MASK                 0xF
#define RG_VAUD18_IPEAK_TRIM_SHIFT                8
#define RG_VAUD18_RC_R_TRIM_ADDR                  PMU_HP_VAUD18_ANA_TRIM
#define RG_VAUD18_RC_R_TRIM_MASK                  0x7
#define RG_VAUD18_RC_R_TRIM_SHIFT                 12
#define AUXADC_ADC_OUT_CH0_ADDR                   PMU_HP_AUXADC_AD_ADC0
#define AUXADC_ADC_OUT_CH0_MASK                   0x7FFF
#define AUXADC_ADC_OUT_CH0_SHIFT                  0
#define AUXADC_ADC_RDY_CH0_ADDR                   PMU_HP_AUXADC_AD_ADC0
#define AUXADC_ADC_RDY_CH0_MASK                   0x1
#define AUXADC_ADC_RDY_CH0_SHIFT                  15
#define AUXADC_ADC_OUT_CH1_ADDR                   PMU_HP_AUXADC_AD_ADC1
#define AUXADC_ADC_OUT_CH1_MASK                   0xFFF
#define AUXADC_ADC_OUT_CH1_SHIFT                  0
#define AUXADC_ADC_RDY_CH1_ADDR                   PMU_HP_AUXADC_AD_ADC1
#define AUXADC_ADC_RDY_CH1_MASK                   0x1
#define AUXADC_ADC_RDY_CH1_SHIFT                  15
#define AUXADC_ADC_OUT_CH2_ADDR                   PMU_HP_AUXADC_AD_ADC2
#define AUXADC_ADC_OUT_CH2_MASK                   0xFFF
#define AUXADC_ADC_OUT_CH2_SHIFT                  0
#define AUXADC_ADC_RDY_CH2_ADDR                   PMU_HP_AUXADC_AD_ADC2
#define AUXADC_ADC_RDY_CH2_MASK                   0x1
#define AUXADC_ADC_RDY_CH2_SHIFT                  15
#define AUXADC_ADC_OUT_CH3_ADDR                   PMU_HP_AUXADC_AD_ADC3
#define AUXADC_ADC_OUT_CH3_MASK                   0xFFF
#define AUXADC_ADC_OUT_CH3_SHIFT                  0
#define AUXADC_ADC_RDY_CH3_ADDR                   PMU_HP_AUXADC_AD_ADC3
#define AUXADC_ADC_RDY_CH3_MASK                   0x1
#define AUXADC_ADC_RDY_CH3_SHIFT                  15
#define AUXADC_ADC_OUT_CH4_ADDR                   PMU_HP_AUXADC_AD_ADC4
#define AUXADC_ADC_OUT_CH4_MASK                   0xFFF
#define AUXADC_ADC_OUT_CH4_SHIFT                  0
#define AUXADC_ADC_RDY_CH4_ADDR                   PMU_HP_AUXADC_AD_ADC4
#define AUXADC_ADC_RDY_CH4_MASK                   0x1
#define AUXADC_ADC_RDY_CH4_SHIFT                  15
#define AUXADC_ADC_OUT_PWRON_PCHR_ADDR            PMU_HP_AUXADC_AD_ADC20
#define AUXADC_ADC_OUT_PWRON_PCHR_MASK            0x7FFF
#define AUXADC_ADC_OUT_PWRON_PCHR_SHIFT           0
#define AUXADC_ADC_RDY_PWRON_PCHR_ADDR            PMU_HP_AUXADC_AD_ADC20
#define AUXADC_ADC_RDY_PWRON_PCHR_MASK            0x1
#define AUXADC_ADC_RDY_PWRON_PCHR_SHIFT           15
#define AUXADC_ADC_OUT_WAKEUP_PCHR_ADDR           PMU_HP_AUXADC_AD_ADC22
#define AUXADC_ADC_OUT_WAKEUP_PCHR_MASK           0x7FFF
#define AUXADC_ADC_OUT_WAKEUP_PCHR_SHIFT          0
#define AUXADC_ADC_RDY_WAKEUP_PCHR_ADDR           PMU_HP_AUXADC_AD_ADC22
#define AUXADC_ADC_RDY_WAKEUP_PCHR_MASK           0x1
#define AUXADC_ADC_RDY_WAKEUP_PCHR_SHIFT          15
#define AUXADC_ADC_OUT_RAW_ADDR                   PMU_HP_AUXADC_AD_ADC33
#define AUXADC_ADC_OUT_RAW_MASK                   0x7FFF
#define AUXADC_ADC_OUT_RAW_SHIFT                  0
#define AUXADC_ADC_OUT_JEITA_ADDR                 PMU_HP_AUXADC_AD_ADC35
#define AUXADC_ADC_OUT_JEITA_MASK                 0xFFF
#define AUXADC_ADC_OUT_JEITA_SHIFT                0
#define AUXADC_ADC_RDY_JEITA_ADDR                 PMU_HP_AUXADC_AD_ADC35
#define AUXADC_ADC_RDY_JEITA_MASK                 0x1
#define AUXADC_ADC_RDY_JEITA_SHIFT                15
#define AUXADC_ADC_OUT_VBATSNS_DET_ADDR           PMU_HP_AUXADC_AD_ADC37
#define AUXADC_ADC_OUT_VBATSNS_DET_MASK           0xFFF
#define AUXADC_ADC_OUT_VBATSNS_DET_SHIFT          0
#define AUXADC_ADC_RDY_VBATSNS_DET_ADDR           PMU_HP_AUXADC_AD_ADC37
#define AUXADC_ADC_RDY_VBATSNS_DET_MASK           0x1
#define AUXADC_ADC_RDY_VBATSNS_DET_SHIFT          15
#define AUXADC_ADC_BUSY_IN_ADDR                   PMU_HP_AUXADC_AD_STA0
#define AUXADC_ADC_BUSY_IN_MASK                   0x1F
#define AUXADC_ADC_BUSY_IN_SHIFT                  0
#define AUXADC_ADC_BUSY_IN_WAKEUP_ADDR            PMU_HP_AUXADC_AD_STA0
#define AUXADC_ADC_BUSY_IN_WAKEUP_MASK            0x1
#define AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT           15
#define AUXADC_ADC_BUSY_IN_VBATSNS_DET_ADDR       PMU_HP_AUXADC_AD_STA1
#define AUXADC_ADC_BUSY_IN_VBATSNS_DET_MASK       0x1
#define AUXADC_ADC_BUSY_IN_VBATSNS_DET_SHIFT      2
#define AUXADC_ADC_BUSY_IN_PWRON_ADDR             PMU_HP_AUXADC_AD_STA1
#define AUXADC_ADC_BUSY_IN_PWRON_MASK             0x1
#define AUXADC_ADC_BUSY_IN_PWRON_SHIFT            3
#define AUXADC_ADC_BUSY_IN_JEITA_ADDR             PMU_HP_AUXADC_AD_STA1
#define AUXADC_ADC_BUSY_IN_JEITA_MASK             0x1
#define AUXADC_ADC_BUSY_IN_JEITA_SHIFT            5
#define AUXADC_RQST_CH0_ADDR                      PMU_HP_AUXADC_AD_RQST0
#define AUXADC_RQST_CH0_MASK                      0x1
#define AUXADC_RQST_CH0_SHIFT                     0
#define AUXADC_RQST_CH1_ADDR                      PMU_HP_AUXADC_AD_RQST0
#define AUXADC_RQST_CH1_MASK                      0x1
#define AUXADC_RQST_CH1_SHIFT                     1
#define AUXADC_RQST_CH2_ADDR                      PMU_HP_AUXADC_AD_RQST0
#define AUXADC_RQST_CH2_MASK                      0x1
#define AUXADC_RQST_CH2_SHIFT                     2
#define AUXADC_RQST_CH3_ADDR                      PMU_HP_AUXADC_AD_RQST0
#define AUXADC_RQST_CH3_MASK                      0x1
#define AUXADC_RQST_CH3_SHIFT                     3
#define AUXADC_RQST_CH4_ADDR                      PMU_HP_AUXADC_AD_RQST0
#define AUXADC_RQST_CH4_MASK                      0x1
#define AUXADC_RQST_CH4_SHIFT                     4
#define AUXADC_CK_ON_EXTD_ADDR                    PMU_HP_AUXADC_AD_CON0
#define AUXADC_CK_ON_EXTD_MASK                    0x3F
#define AUXADC_CK_ON_EXTD_SHIFT                   0
#define AUXADC_SRCLKEN_SRC_SEL_ADDR               PMU_HP_AUXADC_AD_CON0
#define AUXADC_SRCLKEN_SRC_SEL_MASK               0x3
#define AUXADC_SRCLKEN_SRC_SEL_SHIFT              6
#define AUXADC_ADC_PWDB_ADDR                      PMU_HP_AUXADC_AD_CON0
#define AUXADC_ADC_PWDB_MASK                      0x1
#define AUXADC_ADC_PWDB_SHIFT                     8
#define AUXADC_ADC_PWDB_SWCTRL_ADDR               PMU_HP_AUXADC_AD_CON0
#define AUXADC_ADC_PWDB_SWCTRL_MASK               0x1
#define AUXADC_ADC_PWDB_SWCTRL_SHIFT              9
#define AUXADC_ADC_RDY_WAKEUP_CLR_ADDR            PMU_HP_AUXADC_AD_CON0
#define AUXADC_ADC_RDY_WAKEUP_CLR_MASK            0x1
#define AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT           11
#define AUXADC_CK_AON_ADDR                        PMU_HP_AUXADC_AD_CON0
#define AUXADC_CK_AON_MASK                        0x1
#define AUXADC_CK_AON_SHIFT                       15
#define AUXADC_AVG_NUM_SMALL_ADDR                 PMU_HP_AUXADC_AD_CON1
#define AUXADC_AVG_NUM_SMALL_MASK                 0x7
#define AUXADC_AVG_NUM_SMALL_SHIFT                0
#define AUXADC_AVG_NUM_LARGE_ADDR                 PMU_HP_AUXADC_AD_CON1
#define AUXADC_AVG_NUM_LARGE_MASK                 0x7
#define AUXADC_AVG_NUM_LARGE_SHIFT                3
#define AUXADC_SPL_NUM_ADDR                       PMU_HP_AUXADC_AD_CON1
#define AUXADC_SPL_NUM_MASK                       0x3FF
#define AUXADC_SPL_NUM_SHIFT                      6
#define AUXADC_AVG_NUM_SEL_ADDR                   PMU_HP_AUXADC_AD_CON2
#define AUXADC_AVG_NUM_SEL_MASK                   0x1F
#define AUXADC_AVG_NUM_SEL_SHIFT                  0
#define AUXADC_AVG_NUM_SEL_RECHG_ADDR             PMU_HP_AUXADC_AD_CON2
#define AUXADC_AVG_NUM_SEL_RECHG_MASK             0x1
#define AUXADC_AVG_NUM_SEL_RECHG_SHIFT            14
#define AUXADC_AVG_NUM_SEL_WAKEUP_ADDR            PMU_HP_AUXADC_AD_CON2
#define AUXADC_AVG_NUM_SEL_WAKEUP_MASK            0x1
#define AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT           15
#define AUXADC_SPL_NUM_LARGE_ADDR                 PMU_HP_AUXADC_AD_CON3
#define AUXADC_SPL_NUM_LARGE_MASK                 0x3FF
#define AUXADC_SPL_NUM_LARGE_SHIFT                0
#define AUXADC_SPL_NUM_SLEEP_ADDR                 PMU_HP_AUXADC_AD_CON4
#define AUXADC_SPL_NUM_SLEEP_MASK                 0x3FF
#define AUXADC_SPL_NUM_SLEEP_SHIFT                0
#define AUXADC_SPL_NUM_SLEEP_SEL_ADDR             PMU_HP_AUXADC_AD_CON4
#define AUXADC_SPL_NUM_SLEEP_SEL_MASK             0x1
#define AUXADC_SPL_NUM_SLEEP_SEL_SHIFT            15
#define AUXADC_SPL_NUM_SEL_ADDR                   PMU_HP_AUXADC_AD_CON5
#define AUXADC_SPL_NUM_SEL_MASK                   0x1F
#define AUXADC_SPL_NUM_SEL_SHIFT                  0
#define AUXADC_SPL_NUM_SEL_RECHG_ADDR             PMU_HP_AUXADC_AD_CON5
#define AUXADC_SPL_NUM_SEL_RECHG_MASK             0x1
#define AUXADC_SPL_NUM_SEL_RECHG_SHIFT            14
#define AUXADC_SPL_NUM_SEL_WAKEUP_ADDR            PMU_HP_AUXADC_AD_CON5
#define AUXADC_SPL_NUM_SEL_WAKEUP_MASK            0x1
#define AUXADC_SPL_NUM_SEL_WAKEUP_SHIFT           15
#define AUXADC_ADC_2S_COMP_ENB_ADDR               PMU_HP_AUXADC_AD_CON7
#define AUXADC_ADC_2S_COMP_ENB_MASK               0x1
#define AUXADC_ADC_2S_COMP_ENB_SHIFT              14
#define AUXADC_ADC_TRIM_COMP_ADDR                 PMU_HP_AUXADC_AD_CON7
#define AUXADC_ADC_TRIM_COMP_MASK                 0x1
#define AUXADC_ADC_TRIM_COMP_SHIFT                15
#define AUXADC_DATA_REUSE_SEL_ADDR                PMU_HP_AUXADC_AD_CON10
#define AUXADC_DATA_REUSE_SEL_MASK                0x3
#define AUXADC_DATA_REUSE_SEL_SHIFT               1
#define AUXADC_TEST_MODE_ADDR                     PMU_HP_AUXADC_AD_CON10
#define AUXADC_TEST_MODE_MASK                     0x1
#define AUXADC_TEST_MODE_SHIFT                    3
#define AUXADC_BIT_SEL_ADDR                       PMU_HP_AUXADC_AD_CON10
#define AUXADC_BIT_SEL_MASK                       0x1
#define AUXADC_BIT_SEL_SHIFT                      4
#define AUXADC_START_SW_ADDR                      PMU_HP_AUXADC_AD_CON10
#define AUXADC_START_SW_MASK                      0x1
#define AUXADC_START_SW_SHIFT                     5
#define AUXADC_START_SWCTRL_ADDR                  PMU_HP_AUXADC_AD_CON10
#define AUXADC_START_SWCTRL_MASK                  0x1
#define AUXADC_START_SWCTRL_SHIFT                 6
#define AUXADC_TS_VBE_SEL_ADDR                    PMU_HP_AUXADC_AD_CON10
#define AUXADC_TS_VBE_SEL_MASK                    0x1
#define AUXADC_TS_VBE_SEL_SHIFT                   7
#define AUXADC_TS_VBE_SEL_SWCTRL_ADDR             PMU_HP_AUXADC_AD_CON10
#define AUXADC_TS_VBE_SEL_SWCTRL_MASK             0x1
#define AUXADC_TS_VBE_SEL_SWCTRL_SHIFT            8
#define AUXADC_VBUF_EN_ADDR                       PMU_HP_AUXADC_AD_CON10
#define AUXADC_VBUF_EN_MASK                       0x1
#define AUXADC_VBUF_EN_SHIFT                      9
#define AUXADC_VBUF_EN_SWCTRL_ADDR                PMU_HP_AUXADC_AD_CON10
#define AUXADC_VBUF_EN_SWCTRL_MASK                0x1
#define AUXADC_VBUF_EN_SWCTRL_SHIFT               10
#define AUXADC_OUT_SEL_ADDR                       PMU_HP_AUXADC_AD_CON10
#define AUXADC_OUT_SEL_MASK                       0x1
#define AUXADC_OUT_SEL_SHIFT                      11
#define AUXADC_DA_DAC_ADDR                        PMU_HP_AUXADC_AD_CON11
#define AUXADC_DA_DAC_MASK                        0xFFF
#define AUXADC_DA_DAC_SHIFT                       0
#define AUXADC_DA_DAC_SWCTRL_ADDR                 PMU_HP_AUXADC_AD_CON11
#define AUXADC_DA_DAC_SWCTRL_MASK                 0x1
#define AUXADC_DA_DAC_SWCTRL_SHIFT                12
#define AD_AUXADC_COMP_ADDR                       PMU_HP_AUXADC_AD_CON11
#define AD_AUXADC_COMP_MASK                       0x1
#define AD_AUXADC_COMP_SHIFT                      15
#define RG_AUXADC_CALI_ADDR                       PMU_HP_AUXADC_AD_CON12
#define RG_AUXADC_CALI_MASK                       0xF
#define RG_AUXADC_CALI_SHIFT                      0
#define RG_AUX_RSV_ADDR                           PMU_HP_AUXADC_AD_CON12
#define RG_AUX_RSV_MASK                           0xF
#define RG_AUX_RSV_SHIFT                          4
#define RG_VBUF_BYP_ADDR                          PMU_HP_AUXADC_AD_CON12
#define RG_VBUF_BYP_MASK                          0x1
#define RG_VBUF_BYP_SHIFT                         8
#define RG_VBUF_CALEN_ADDR                        PMU_HP_AUXADC_AD_CON12
#define RG_VBUF_CALEN_MASK                        0x1
#define RG_VBUF_CALEN_SHIFT                       9
#define RG_VBUF_EXTEN_ADDR                        PMU_HP_AUXADC_AD_CON12
#define RG_VBUF_EXTEN_MASK                        0x1
#define RG_VBUF_EXTEN_SHIFT                       10
#define RG_TS_VBE_SEL_ADDR                        PMU_HP_AUXADC_AD_CON12
#define RG_TS_VBE_SEL_MASK                        0x7
#define RG_TS_VBE_SEL_SHIFT                       11
#define AUXADC_START_SHADE_NUM_ADDR               PMU_HP_AUXADC_AD_CON16
#define AUXADC_START_SHADE_NUM_MASK               0x3FF
#define AUXADC_START_SHADE_NUM_SHIFT              0
#define AUXADC_START_SHADE_EN_ADDR                PMU_HP_AUXADC_AD_CON16
#define AUXADC_START_SHADE_EN_MASK                0x1
#define AUXADC_START_SHADE_EN_SHIFT               14
#define AUXADC_START_SHADE_SEL_ADDR               PMU_HP_AUXADC_AD_CON16
#define AUXADC_START_SHADE_SEL_MASK               0x1
#define AUXADC_START_SHADE_SEL_SHIFT              15
#define AUXADC_ADC_RDY_PWRON_CLR_ADDR             PMU_HP_AUXADC_AD_CON17
#define AUXADC_ADC_RDY_PWRON_CLR_MASK             0x1
#define AUXADC_ADC_RDY_PWRON_CLR_SHIFT            15
#define EFUSE_GAIN_CH0_TRIM_ADDR                  PMU_HP_AUXADC_AD_EFUSE0
#define EFUSE_GAIN_CH0_TRIM_MASK                  0xFFF
#define EFUSE_GAIN_CH0_TRIM_SHIFT                 0
#define EFUSE_OFFSET_CH0_TRIM_ADDR                PMU_HP_AUXADC_AD_EFUSE1
#define EFUSE_OFFSET_CH0_TRIM_MASK                0x7FF
#define EFUSE_OFFSET_CH0_TRIM_SHIFT               0
#define EFUSE_GAIN_CH1_TRIM_ADDR                  PMU_HP_AUXADC_AD_EFUSE2
#define EFUSE_GAIN_CH1_TRIM_MASK                  0xFFF
#define EFUSE_GAIN_CH1_TRIM_SHIFT                 0
#define EFUSE_OFFSET_CH1_TRIM_ADDR                PMU_HP_AUXADC_AD_EFUSE3
#define EFUSE_OFFSET_CH1_TRIM_MASK                0x7FF
#define EFUSE_OFFSET_CH1_TRIM_SHIFT               0
#define EFUSE_GAIN_CH2_TRIM_ADDR                  PMU_HP_AUXADC_AD_EFUSE4
#define EFUSE_GAIN_CH2_TRIM_MASK                  0xFFF
#define EFUSE_GAIN_CH2_TRIM_SHIFT                 0
#define EFUSE_OFFSET_CH2_TRIM_ADDR                PMU_HP_AUXADC_AD_EFUSE5
#define EFUSE_OFFSET_CH2_TRIM_MASK                0x7FF
#define EFUSE_OFFSET_CH2_TRIM_SHIFT               0
#define EFUSE_GAIN_CH3_TRIM_ADDR                  PMU_HP_AUXADC_AD_EFUSE6
#define EFUSE_GAIN_CH3_TRIM_MASK                  0xFFF
#define EFUSE_GAIN_CH3_TRIM_SHIFT                 0
#define EFUSE_OFFSET_CH3_TRIM_ADDR                PMU_HP_AUXADC_AD_EFUSE7
#define EFUSE_OFFSET_CH3_TRIM_MASK                0x7FF
#define EFUSE_OFFSET_CH3_TRIM_SHIFT               0
#define EFUSE_GAIN_CH4_TRIM_ADDR                  PMU_HP_AUXADC_AD_EFUSE8
#define EFUSE_GAIN_CH4_TRIM_MASK                  0xFFF
#define EFUSE_GAIN_CH4_TRIM_SHIFT                 0
#define EFUSE_OFFSET_CH4_TRIM_ADDR                PMU_HP_AUXADC_AD_EFUSE9
#define EFUSE_OFFSET_CH4_TRIM_MASK                0x7FF
#define EFUSE_OFFSET_CH4_TRIM_SHIFT               0
#define AUXADC_JEITA_IRQ_EN_ADDR                  PMU_HP_AUXADC_AD_JEITA_0
#define AUXADC_JEITA_IRQ_EN_MASK                  0x1
#define AUXADC_JEITA_IRQ_EN_SHIFT                 0
#define AUXADC_JEITA_EN_ADDR                      PMU_HP_AUXADC_AD_JEITA_0
#define AUXADC_JEITA_EN_MASK                      0x1
#define AUXADC_JEITA_EN_SHIFT                     1
#define AUXADC_JEITA_HWEN_ADDR                    PMU_HP_AUXADC_AD_JEITA_0
#define AUXADC_JEITA_HWEN_MASK                    0x1
#define AUXADC_JEITA_HWEN_SHIFT                   2
#define AUXADC_JEITA_DET_PRD_SEL_ADDR             PMU_HP_AUXADC_AD_JEITA_0
#define AUXADC_JEITA_DET_PRD_SEL_MASK             0x3
#define AUXADC_JEITA_DET_PRD_SEL_SHIFT            3
#define AUXADC_JEITA_DEBT_SEL_ADDR                PMU_HP_AUXADC_AD_JEITA_0
#define AUXADC_JEITA_DEBT_SEL_MASK                0x3
#define AUXADC_JEITA_DEBT_SEL_SHIFT               5
#define AUXADC_JEITA_VOLT_HOT_ADDR                PMU_HP_AUXADC_AD_JEITA_1
#define AUXADC_JEITA_VOLT_HOT_MASK                0xFFF
#define AUXADC_JEITA_VOLT_HOT_SHIFT               0
#define AUXADC_JEITA_HOT_IRQ_ADDR                 PMU_HP_AUXADC_AD_JEITA_1
#define AUXADC_JEITA_HOT_IRQ_MASK                 0x1
#define AUXADC_JEITA_HOT_IRQ_SHIFT                15
#define AUXADC_JEITA_VOLT_WARM_ADDR               PMU_HP_AUXADC_AD_JEITA_2
#define AUXADC_JEITA_VOLT_WARM_MASK               0xFFF
#define AUXADC_JEITA_VOLT_WARM_SHIFT              0
#define AUXADC_JEITA_WARM_IRQ_ADDR                PMU_HP_AUXADC_AD_JEITA_2
#define AUXADC_JEITA_WARM_IRQ_MASK                0x1
#define AUXADC_JEITA_WARM_IRQ_SHIFT               15
#define AUXADC_JEITA_VOLT_COOL_ADDR               PMU_HP_AUXADC_AD_JEITA_3
#define AUXADC_JEITA_VOLT_COOL_MASK               0xFFF
#define AUXADC_JEITA_VOLT_COOL_SHIFT              0
#define AUXADC_JEITA_COOL_IRQ_ADDR                PMU_HP_AUXADC_AD_JEITA_3
#define AUXADC_JEITA_COOL_IRQ_MASK                0x1
#define AUXADC_JEITA_COOL_IRQ_SHIFT               15
#define AUXADC_JEITA_VOLT_COLD_ADDR               PMU_HP_AUXADC_AD_JEITA_4
#define AUXADC_JEITA_VOLT_COLD_MASK               0xFFF
#define AUXADC_JEITA_VOLT_COLD_SHIFT              0
#define AUXADC_JEITA_COLD_IRQ_ADDR                PMU_HP_AUXADC_AD_JEITA_4
#define AUXADC_JEITA_COLD_IRQ_MASK                0x1
#define AUXADC_JEITA_COLD_IRQ_SHIFT               15
#define AUXADC_JEITA_DEBOUNCE_COUNT_HOT_ADDR      PMU_HP_AUXADC_AD_JEITA_5
#define AUXADC_JEITA_DEBOUNCE_COUNT_HOT_MASK      0x1F
#define AUXADC_JEITA_DEBOUNCE_COUNT_HOT_SHIFT     0
#define AUXADC_JEITA_DEBOUNCE_COUNT_WARM_ADDR     PMU_HP_AUXADC_AD_JEITA_6
#define AUXADC_JEITA_DEBOUNCE_COUNT_WARM_MASK     0x1F
#define AUXADC_JEITA_DEBOUNCE_COUNT_WARM_SHIFT    0
#define AUXADC_JEITA_DEBOUNCE_COUNT_COOL_ADDR     PMU_HP_AUXADC_AD_JEITA_7
#define AUXADC_JEITA_DEBOUNCE_COUNT_COOL_MASK     0x1F
#define AUXADC_JEITA_DEBOUNCE_COUNT_COOL_SHIFT    0
#define AUXADC_JEITA_DEBOUNCE_COUNT_COLD_ADDR     PMU_HP_AUXADC_AD_JEITA_8
#define AUXADC_JEITA_DEBOUNCE_COUNT_COLD_MASK     0x1F
#define AUXADC_JEITA_DEBOUNCE_COUNT_COLD_SHIFT    0
#define AUXADC_JEITA_EN_DD_ADDR                   PMU_HP_AUXADC_AD_JEITA_9
#define AUXADC_JEITA_EN_DD_MASK                   0x1
#define AUXADC_JEITA_EN_DD_SHIFT                  0
#define AUXADC_VBAT_DET_DEBT_SEL_RECHG_ADDR       PMU_HP_AUXADC_AD_VBAT0
#define AUXADC_VBAT_DET_DEBT_SEL_RECHG_MASK       0x3
#define AUXADC_VBAT_DET_DEBT_SEL_RECHG_SHIFT      0
#define AUXADC_VBAT_DET_DEBT_SEL_OVCHG_ADDR       PMU_HP_AUXADC_AD_VBAT0
#define AUXADC_VBAT_DET_DEBT_SEL_OVCHG_MASK       0x3
#define AUXADC_VBAT_DET_DEBT_SEL_OVCHG_SHIFT      2
#define AUXADC_VBAT_DET_PRD_SEL_ADDR              PMU_HP_AUXADC_AD_VBAT1
#define AUXADC_VBAT_DET_PRD_SEL_MASK              0x3
#define AUXADC_VBAT_DET_PRD_SEL_SHIFT             0
#define AUXADC_VBAT_DET_VOLT_RECHG_ADDR           PMU_HP_AUXADC_AD_VBAT2
#define AUXADC_VBAT_DET_VOLT_RECHG_MASK           0xFFF
#define AUXADC_VBAT_DET_VOLT_RECHG_SHIFT          0
#define AUXADC_VBAT_IRQ_EN_ADDR                   PMU_HP_AUXADC_AD_VBAT2
#define AUXADC_VBAT_IRQ_EN_MASK                   0x1
#define AUXADC_VBAT_IRQ_EN_SHIFT                  12
#define AUXADC_VBAT_EN_ADC_RECHG_ADDR             PMU_HP_AUXADC_AD_VBAT2
#define AUXADC_VBAT_EN_ADC_RECHG_MASK             0x1
#define AUXADC_VBAT_EN_ADC_RECHG_SHIFT            13
#define AUXADC_VBAT_EN_MODE_SEL_ADDR              PMU_HP_AUXADC_AD_VBAT2
#define AUXADC_VBAT_EN_MODE_SEL_MASK              0x1
#define AUXADC_VBAT_EN_MODE_SEL_SHIFT             14
#define AUXADC_VBAT_RECHG_IRQ_B_ADDR              PMU_HP_AUXADC_AD_VBAT2
#define AUXADC_VBAT_RECHG_IRQ_B_MASK              0x1
#define AUXADC_VBAT_RECHG_IRQ_B_SHIFT             15
#define AUXADC_VBAT_DET_VOLT_OVCHG_ADDR           PMU_HP_AUXADC_AD_VBAT3
#define AUXADC_VBAT_DET_VOLT_OVCHG_MASK           0xFFF
#define AUXADC_VBAT_DET_VOLT_OVCHG_SHIFT          0
#define AUXADC_VBAT_VTH_MODE_SEL_RECHG_ADDR       PMU_HP_AUXADC_AD_VBAT4
#define AUXADC_VBAT_VTH_MODE_SEL_RECHG_MASK       0x1
#define AUXADC_VBAT_VTH_MODE_SEL_RECHG_SHIFT      0
#define AUXADC_VBAT_VTH_MODE_SEL_OVCHG_ADDR       PMU_HP_AUXADC_AD_VBAT4
#define AUXADC_VBAT_VTH_MODE_SEL_OVCHG_MASK       0x1
#define AUXADC_VBAT_VTH_MODE_SEL_OVCHG_SHIFT      1
#define AUXADC_VBAT_DEBOUNCE_CNT_LOW_RECHG_ADDR   PMU_HP_AUXADC_AD_VBAT5
#define AUXADC_VBAT_DEBOUNCE_CNT_LOW_RECHG_MASK   0x3F
#define AUXADC_VBAT_DEBOUNCE_CNT_LOW_RECHG_SHIFT  0
#define AUXADC_VBAT_DEBOUNCE_CNT_HIGH_RECHG_ADDR  PMU_HP_AUXADC_AD_VBAT5
#define AUXADC_VBAT_DEBOUNCE_CNT_HIGH_RECHG_MASK  0x3F
#define AUXADC_VBAT_DEBOUNCE_CNT_HIGH_RECHG_SHIFT 6
#define AUXADC_VBAT_RECHG_ADDR                    PMU_HP_AUXADC_AD_VBAT5
#define AUXADC_VBAT_RECHG_MASK                    0x1
#define AUXADC_VBAT_RECHG_SHIFT                   15
#define AUXADC_VBAT_DEBOUNCE_CNT_LOW_OVCHG_ADDR   PMU_HP_AUXADC_AD_VBAT6
#define AUXADC_VBAT_DEBOUNCE_CNT_LOW_OVCHG_MASK   0x3F
#define AUXADC_VBAT_DEBOUNCE_CNT_LOW_OVCHG_SHIFT  0
#define AUXADC_VBAT_DEBOUNCE_CNT_HIGH_OVCHG_ADDR  PMU_HP_AUXADC_AD_VBAT6
#define AUXADC_VBAT_DEBOUNCE_CNT_HIGH_OVCHG_MASK  0x3F
#define AUXADC_VBAT_DEBOUNCE_CNT_HIGH_OVCHG_SHIFT 6
#define AUXADC_VBAT_OVCHG_ADDR                    PMU_HP_AUXADC_AD_VBAT6
#define AUXADC_VBAT_OVCHG_MASK                    0x1
#define AUXADC_VBAT_OVCHG_SHIFT                   15
#define AUXADC_VBAT_EN_ADC_RECHG_DD_ADDR          PMU_HP_AUXADC_AD_VBAT7
#define AUXADC_VBAT_EN_ADC_RECHG_DD_MASK          0x1
#define AUXADC_VBAT_EN_ADC_RECHG_DD_SHIFT         0
#define AUXADC_VBAT_DET_VOLT_RECHG_DD_ADDR        PMU_HP_AUXADC_AD_VBAT8
#define AUXADC_VBAT_DET_VOLT_RECHG_DD_MASK        0xFFF
#define AUXADC_VBAT_DET_VOLT_RECHG_DD_SHIFT       0
#define AUXADC_VBAT_DET_VOLT_OVCHG_DD_ADDR        PMU_HP_AUXADC_AD_VBAT9
#define AUXADC_VBAT_DET_VOLT_OVCHG_DD_MASK        0xFFF
#define AUXADC_VBAT_DET_VOLT_OVCHG_DD_SHIFT       0
#define ADCIN_VSEN_MUX_EN_ADDR                    PMU_HP_AUXADC_AD_CHR_CON
#define ADCIN_VSEN_MUX_EN_MASK                    0x1
#define ADCIN_VSEN_MUX_EN_SHIFT                   0
#define BATON_TDET_EN_ADDR                        PMU_HP_AUXADC_AD_CHR_CON
#define BATON_TDET_EN_MASK                        0x1
#define BATON_TDET_EN_SHIFT                       1
#define ADCIN_VSEN_EXT_BATON_EN_ADDR              PMU_HP_AUXADC_AD_CHR_CON
#define ADCIN_VSEN_EXT_BATON_EN_MASK              0x1
#define ADCIN_VSEN_EXT_BATON_EN_SHIFT             2
#define ADCIN_VBAT_EN_ADDR                        PMU_HP_AUXADC_AD_CHR_CON
#define ADCIN_VBAT_EN_MASK                        0x1
#define ADCIN_VBAT_EN_SHIFT                       3
#define ADCIN_VSEN_EN_ADDR                        PMU_HP_AUXADC_AD_CHR_CON
#define ADCIN_VSEN_EN_MASK                        0x1
#define ADCIN_VSEN_EN_SHIFT                       4
#define ADCIN_CHR_EN_ADDR                         PMU_HP_AUXADC_AD_CHR_CON
#define ADCIN_CHR_EN_MASK                         0x1
#define ADCIN_CHR_EN_SHIFT                        5
#define VBUF_EN_ADDR                              PMU_HP_AUXADC_AD_CHR_CON
#define VBUF_EN_MASK                              0x1
#define VBUF_EN_SHIFT                             6
#define DA_ADCIN_VSEN_MUX_EN_ADDR                 PMU_HP_AUXADC_AD_ANA
#define DA_ADCIN_VSEN_MUX_EN_MASK                 0x1
#define DA_ADCIN_VSEN_MUX_EN_SHIFT                0
#define DA_BATON_TDET_EN_ADDR                     PMU_HP_AUXADC_AD_ANA
#define DA_BATON_TDET_EN_MASK                     0x1
#define DA_BATON_TDET_EN_SHIFT                    1
#define DA_ADCIN_VSEN_EXT_BATON_EN_ADDR           PMU_HP_AUXADC_AD_ANA
#define DA_ADCIN_VSEN_EXT_BATON_EN_MASK           0x1
#define DA_ADCIN_VSEN_EXT_BATON_EN_SHIFT          2
#define DA_ADCIN_VBAT_EN_ADDR                     PMU_HP_AUXADC_AD_ANA
#define DA_ADCIN_VBAT_EN_MASK                     0x1
#define DA_ADCIN_VBAT_EN_SHIFT                    3
#define DA_ADCIN_VSEN_EN_ADDR                     PMU_HP_AUXADC_AD_ANA
#define DA_ADCIN_VSEN_EN_MASK                     0x1
#define DA_ADCIN_VSEN_EN_SHIFT                    4
#define DA_ADCIN_CHR_EN_ADDR                      PMU_HP_AUXADC_AD_ANA
#define DA_ADCIN_CHR_EN_MASK                      0x1
#define DA_ADCIN_CHR_EN_SHIFT                     5
#define DA_VBUF_EN_ADDR                           PMU_HP_AUXADC_AD_ANA
#define DA_VBUF_EN_MASK                           0x1
#define DA_VBUF_EN_SHIFT                          6
#define AUXADC_RSV_ADDR                           PMU_HP_AUXADC_RSV
#define AUXADC_RSV_MASK                           0xFFFF
#define AUXADC_RSV_SHIFT                          0
#define RG_CRST_ADDR                              PMU_HP_PPCCTL0
#define RG_CRST_MASK                              0x1
#define RG_CRST_SHIFT                             8
#define RG_WRST_ADDR                              PMU_HP_PPCCTL0
#define RG_WRST_MASK                              0x1
#define RG_WRST_SHIFT                             9
#define RG_PSEQ_RSV0_ADDR                         PMU_HP_PPCRSV0
#define RG_PSEQ_RSV0_MASK                         0xFF
#define RG_PSEQ_RSV0_SHIFT                        0
#define PSEQ_OSC_EN_ADDR                          PMU_HP_STRUP_TEST
#define PSEQ_OSC_EN_MASK                          0x1
#define PSEQ_OSC_EN_SHIFT                         0
#define RG_STRUP_OSC_EN_ADDR                      PMU_HP_STRUP_TEST
#define RG_STRUP_OSC_EN_MASK                      0x1
#define RG_STRUP_OSC_EN_SHIFT                     2
#define RG_STRUP_OSC_EN_SEL_ADDR                  PMU_HP_STRUP_TEST
#define RG_STRUP_OSC_EN_SEL_MASK                  0x1
#define RG_STRUP_OSC_EN_SEL_SHIFT                 3
#define RG_BIASGEN_ADDR                           PMU_HP_STRUP_TEST
#define RG_BIASGEN_MASK                           0x1
#define RG_BIASGEN_SHIFT                          10
#define RG_BIASGEN_SEL_ADDR                       PMU_HP_STRUP_TEST
#define RG_BIASGEN_SEL_MASK                       0x1
#define RG_BIASGEN_SEL_SHIFT                      11
#define RG_THR_DET_DIS_ADDR                       PMU_HP_STRUP_TEST
#define RG_THR_DET_DIS_MASK                       0x1
#define RG_THR_DET_DIS_SHIFT                      12
#define RG_THR_TEST_ADDR                          PMU_HP_STRUP_TEST
#define RG_THR_TEST_MASK                          0x3
#define RG_THR_TEST_SHIFT                         13
#define RG_STRUP_VSRAM_PG_H2L_EN_ADDR             PMU_HP_STRUP_PG_CON
#define RG_STRUP_VSRAM_PG_H2L_EN_MASK             0x1
#define RG_STRUP_VSRAM_PG_H2L_EN_SHIFT            0
#define RG_STRUP_VLDO31_PG_H2L_EN_ADDR            PMU_HP_STRUP_PG_CON
#define RG_STRUP_VLDO31_PG_H2L_EN_MASK            0x1
#define RG_STRUP_VLDO31_PG_H2L_EN_SHIFT           1
#define RG_STRUP_VA18_PG_H2L_EN_ADDR              PMU_HP_STRUP_PG_CON
#define RG_STRUP_VA18_PG_H2L_EN_MASK              0x1
#define RG_STRUP_VA18_PG_H2L_EN_SHIFT             2
#define RG_STRUP_VPA_PG_H2L_EN_ADDR               PMU_HP_STRUP_PG_CON
#define RG_STRUP_VPA_PG_H2L_EN_MASK               0x1
#define RG_STRUP_VPA_PG_H2L_EN_SHIFT              3
#define RG_STRUP_VRF_PG_H2L_EN_ADDR               PMU_HP_STRUP_PG_CON
#define RG_STRUP_VRF_PG_H2L_EN_MASK               0x1
#define RG_STRUP_VRF_PG_H2L_EN_SHIFT              4
#define RG_STRUP_VAUD18_PG_H2L_EN_ADDR            PMU_HP_STRUP_PG_CON
#define RG_STRUP_VAUD18_PG_H2L_EN_MASK            0x1
#define RG_STRUP_VAUD18_PG_H2L_EN_SHIFT           5
#define RG_STRUP_VIO18_PG_H2L_EN_ADDR             PMU_HP_STRUP_PG_CON
#define RG_STRUP_VIO18_PG_H2L_EN_MASK             0x1
#define RG_STRUP_VIO18_PG_H2L_EN_SHIFT            6
#define RG_STRUP_VCORE_PG_H2L_EN_ADDR             PMU_HP_STRUP_PG_CON
#define RG_STRUP_VCORE_PG_H2L_EN_MASK             0x1
#define RG_STRUP_VCORE_PG_H2L_EN_SHIFT            7
#define RG_ISINK_TRIM_EN_ADDR                     PMU_HP_ISINK_ANA_CON0
#define RG_ISINK_TRIM_EN_MASK                     0x1
#define RG_ISINK_TRIM_EN_SHIFT                    0
#define RG_ISINK_TRIM_SEL_ADDR                    PMU_HP_ISINK_ANA_CON0
#define RG_ISINK_TRIM_SEL_MASK                    0x3
#define RG_ISINK_TRIM_SEL_SHIFT                   1
#define RG_ISINK_RSV_ADDR                         PMU_HP_ISINK_ANA_CON0
#define RG_ISINK_RSV_MASK                         0xF
#define RG_ISINK_RSV_SHIFT                        3
#define RG_ISINK0_CHOP_EN_ADDR                    PMU_HP_ISINK_ANA_CON0
#define RG_ISINK0_CHOP_EN_MASK                    0x1
#define RG_ISINK0_CHOP_EN_SHIFT                   7
#define RG_ISINK1_CHOP_EN_ADDR                    PMU_HP_ISINK_ANA_CON0
#define RG_ISINK1_CHOP_EN_MASK                    0x1
#define RG_ISINK1_CHOP_EN_SHIFT                   8
#define RG_ISINK_CH0_STEP_ADDR                    PMU_HP_ISINK_ANA_CON1
#define RG_ISINK_CH0_STEP_MASK                    0x7
#define RG_ISINK_CH0_STEP_SHIFT                   0
#define RG_ISINK0_DOUBLE_ADDR                     PMU_HP_ISINK_ANA_CON1
#define RG_ISINK0_DOUBLE_MASK                     0x1
#define RG_ISINK0_DOUBLE_SHIFT                    3
#define RG_ISINK_CH1_STEP_ADDR                    PMU_HP_ISINK_ANA_CON1
#define RG_ISINK_CH1_STEP_MASK                    0x7
#define RG_ISINK_CH1_STEP_SHIFT                   4
#define RG_ISINK1_DOUBLE_ADDR                     PMU_HP_ISINK_ANA_CON1
#define RG_ISINK1_DOUBLE_MASK                     0x1
#define RG_ISINK1_DOUBLE_SHIFT                    7
#define RG_ISINK_TRIM_BIAS_ADDR                   PMU_HP_ISINK_ELR_0
#define RG_ISINK_TRIM_BIAS_MASK                   0x7
#define RG_ISINK_TRIM_BIAS_SHIFT                  0
#define AD_NI_ISINK0_STATUS_ADDR                  PMU_HP_ISINK_ANA1
#define AD_NI_ISINK0_STATUS_MASK                  0x1
#define AD_NI_ISINK0_STATUS_SHIFT                 0
#define AD_NI_ISINK1_STATUS_ADDR                  PMU_HP_ISINK_ANA1
#define AD_NI_ISINK1_STATUS_MASK                  0x1
#define AD_NI_ISINK1_STATUS_SHIFT                 1
#define DA_NI_ISINK0_EN_ADDR                      PMU_HP_ISINK_ANA1
#define DA_NI_ISINK0_EN_MASK                      0x1
#define DA_NI_ISINK0_EN_SHIFT                     2
#define DA_NI_ISINK1_EN_ADDR                      PMU_HP_ISINK_ANA1
#define DA_NI_ISINK1_EN_MASK                      0x1
#define DA_NI_ISINK1_EN_SHIFT                     3
#define DA_NI_ISINK0_BIAS_EN_ADDR                 PMU_HP_ISINK_ANA1
#define DA_NI_ISINK0_BIAS_EN_MASK                 0x1
#define DA_NI_ISINK0_BIAS_EN_SHIFT                4
#define DA_NI_ISINK1_BIAS_EN_ADDR                 PMU_HP_ISINK_ANA1
#define DA_NI_ISINK1_BIAS_EN_MASK                 0x1
#define DA_NI_ISINK1_BIAS_EN_SHIFT                5
#define DA_NI_ISINK0_CHOP_CLK_ADDR                PMU_HP_ISINK_ANA1
#define DA_NI_ISINK0_CHOP_CLK_MASK                0x1
#define DA_NI_ISINK0_CHOP_CLK_SHIFT               6
#define DA_NI_ISINK1_CHOP_CLK_ADDR                PMU_HP_ISINK_ANA1
#define DA_NI_ISINK1_CHOP_CLK_MASK                0x1
#define DA_NI_ISINK1_CHOP_CLK_SHIFT               7
#define RG_LED0_EN_SW_MODE_ADDR                   PMU_HP_LED_DBG_CTRL
#define RG_LED0_EN_SW_MODE_MASK                   0x1
#define RG_LED0_EN_SW_MODE_SHIFT                  0
#define RG_LED0_EN_SW_ADDR                        PMU_HP_LED_DBG_CTRL
#define RG_LED0_EN_SW_MASK                        0x1
#define RG_LED0_EN_SW_SHIFT                       1
#define RG_LED0_BIAS_SW_MODE_ADDR                 PMU_HP_LED_DBG_CTRL
#define RG_LED0_BIAS_SW_MODE_MASK                 0x1
#define RG_LED0_BIAS_SW_MODE_SHIFT                2
#define RG_LED0_BIAS_SW_ADDR                      PMU_HP_LED_DBG_CTRL
#define RG_LED0_BIAS_SW_MASK                      0x1
#define RG_LED0_BIAS_SW_SHIFT                     3
#define RG_LED0_CHOP_SW_MODE_ADDR                 PMU_HP_LED_DBG_CTRL
#define RG_LED0_CHOP_SW_MODE_MASK                 0x3
#define RG_LED0_CHOP_SW_MODE_SHIFT                4
#define RG_LED0_CHOP_SW_ADDR                      PMU_HP_LED_DBG_CTRL
#define RG_LED0_CHOP_SW_MASK                      0x1
#define RG_LED0_CHOP_SW_SHIFT                     6
#define RG_LED1_EN_SW_MODE_ADDR                   PMU_HP_LED_DBG_CTRL
#define RG_LED1_EN_SW_MODE_MASK                   0x1
#define RG_LED1_EN_SW_MODE_SHIFT                  8
#define RG_LED1_EN_SW_ADDR                        PMU_HP_LED_DBG_CTRL
#define RG_LED1_EN_SW_MASK                        0x1
#define RG_LED1_EN_SW_SHIFT                       9
#define RG_LED1_BIAS_SW_MODE_ADDR                 PMU_HP_LED_DBG_CTRL
#define RG_LED1_BIAS_SW_MODE_MASK                 0x1
#define RG_LED1_BIAS_SW_MODE_SHIFT                10
#define RG_LED1_BIAS_SW_ADDR                      PMU_HP_LED_DBG_CTRL
#define RG_LED1_BIAS_SW_MASK                      0x1
#define RG_LED1_BIAS_SW_SHIFT                     11
#define RG_LED1_CHOP_SW_MODE_ADDR                 PMU_HP_LED_DBG_CTRL
#define RG_LED1_CHOP_SW_MODE_MASK                 0x3
#define RG_LED1_CHOP_SW_MODE_SHIFT                12
#define RG_LED1_CHOP_SW_ADDR                      PMU_HP_LED_DBG_CTRL
#define RG_LED1_CHOP_SW_MASK                      0x1
#define RG_LED1_CHOP_SW_SHIFT                     14
#define RG_LED0_EN_ADDR                           PMU_HP_LED_EN_CTRL
#define RG_LED0_EN_MASK                           0x1
#define RG_LED0_EN_SHIFT                          0
#define RG_LED1_EN_ADDR                           PMU_HP_LED_EN_CTRL
#define RG_LED1_EN_MASK                           0x1
#define RG_LED1_EN_SHIFT                          1
#define RG_LED0_CHOP_EN_ADDR                      PMU_HP_LED_EN_CTRL
#define RG_LED0_CHOP_EN_MASK                      0x1
#define RG_LED0_CHOP_EN_SHIFT                     2
#define RG_LED1_CHOP_EN_ADDR                      PMU_HP_LED_EN_CTRL
#define RG_LED1_CHOP_EN_MASK                      0x1
#define RG_LED1_CHOP_EN_SHIFT                     3
#define RG_CLK_LED_LP_EN_ADDR                     PMU_HP_LED_EN_CTRL
#define RG_CLK_LED_LP_EN_MASK                     0x1
#define RG_CLK_LED_LP_EN_SHIFT                    4
#define LED0_EN_SYS_SW_ADDR                       PMU_HP_LED_EN_CTRL
#define LED0_EN_SYS_SW_MASK                       0x1
#define LED0_EN_SYS_SW_SHIFT                      8
#define LED1_EN_SYS_SW_ADDR                       PMU_HP_LED_EN_CTRL
#define LED1_EN_SYS_SW_MASK                       0x1
#define LED1_EN_SYS_SW_SHIFT                      9
#define RG_LED0_T1T2_REPEAT_ADDR                  PMU_HP_LED0_CON0
#define RG_LED0_T1T2_REPEAT_MASK                  0xF
#define RG_LED0_T1T2_REPEAT_SHIFT                 0
#define RG_LED0_REPEAT_ADDR                       PMU_HP_LED0_CON0
#define RG_LED0_REPEAT_MASK                       0x1
#define RG_LED0_REPEAT_SHIFT                      4
#define RG_LED0_UNIT_ADDR                         PMU_HP_LED0_UNIT_CTRL
#define RG_LED0_UNIT_MASK                         0xFF
#define RG_LED0_UNIT_SHIFT                        0
#define RG_LED0_XN_ADDR                           PMU_HP_LED0_UNIT_CTRL
#define RG_LED0_XN_MASK                           0x3
#define RG_LED0_XN_SHIFT                          8
#define RG_LED0_T1_ADDR                           PMU_HP_LED0_PERIOD0
#define RG_LED0_T1_MASK                           0xFF
#define RG_LED0_T1_SHIFT                          0
#define RG_LED0_T0_ADDR                           PMU_HP_LED0_PERIOD0
#define RG_LED0_T0_MASK                           0xFF
#define RG_LED0_T0_SHIFT                          8
#define RG_LED0_T3_ADDR                           PMU_HP_LED0_PERIOD1
#define RG_LED0_T3_MASK                           0xFF
#define RG_LED0_T3_SHIFT                          0
#define RG_LED0_T2_ADDR                           PMU_HP_LED0_PERIOD1
#define RG_LED0_T2_MASK                           0xFF
#define RG_LED0_T2_SHIFT                          8
#define RG_LED0_PWM_LOAD_EN_ADDR                  PMU_HP_LED0_PWM0
#define RG_LED0_PWM_LOAD_EN_MASK                  0x1
#define RG_LED0_PWM_LOAD_EN_SHIFT                 0
#define RG_LED0_PWM_DURATION_ADDR                 PMU_HP_LED0_PWM1
#define RG_LED0_PWM_DURATION_MASK                 0xFF
#define RG_LED0_PWM_DURATION_SHIFT                0
#define RG_LED0_PWM_PERIOD_ADDR                   PMU_HP_LED0_PWM1
#define RG_LED0_PWM_PERIOD_MASK                   0xFF
#define RG_LED0_PWM_PERIOD_SHIFT                  8
#define RG_LED0_PWM_ONSTEP_ADDR                   PMU_HP_LED0_PWM2
#define RG_LED0_PWM_ONSTEP_MASK                   0xFF
#define RG_LED0_PWM_ONSTEP_SHIFT                  0
#define RG_LED0_PWM_OFFSTEP_ADDR                  PMU_HP_LED0_PWM2
#define RG_LED0_PWM_OFFSTEP_MASK                  0xFF
#define RG_LED0_PWM_OFFSTEP_SHIFT                 8
#define RG_LED1_T1T2_REPEAT_ADDR                  PMU_HP_LED1_CON0
#define RG_LED1_T1T2_REPEAT_MASK                  0xF
#define RG_LED1_T1T2_REPEAT_SHIFT                 0
#define RG_LED1_REPEAT_ADDR                       PMU_HP_LED1_CON0
#define RG_LED1_REPEAT_MASK                       0x1
#define RG_LED1_REPEAT_SHIFT                      4
#define RG_LED1_UNIT_ADDR                         PMU_HP_LED1_UNIT_CTRL
#define RG_LED1_UNIT_MASK                         0xFF
#define RG_LED1_UNIT_SHIFT                        0
#define RG_LED1_XN_ADDR                           PMU_HP_LED1_UNIT_CTRL
#define RG_LED1_XN_MASK                           0x3
#define RG_LED1_XN_SHIFT                          8
#define RG_LED1_T1_ADDR                           PMU_HP_LED1_PERIOD0
#define RG_LED1_T1_MASK                           0xFF
#define RG_LED1_T1_SHIFT                          0
#define RG_LED1_T0_ADDR                           PMU_HP_LED1_PERIOD0
#define RG_LED1_T0_MASK                           0xFF
#define RG_LED1_T0_SHIFT                          8
#define RG_LED1_T3_ADDR                           PMU_HP_LED1_PERIOD1
#define RG_LED1_T3_MASK                           0xFF
#define RG_LED1_T3_SHIFT                          0
#define RG_LED1_T2_ADDR                           PMU_HP_LED1_PERIOD1
#define RG_LED1_T2_MASK                           0xFF
#define RG_LED1_T2_SHIFT                          8
#define RG_LED1_PWM_LOAD_EN_ADDR                  PMU_HP_LED1_PWM0
#define RG_LED1_PWM_LOAD_EN_MASK                  0x1
#define RG_LED1_PWM_LOAD_EN_SHIFT                 0
#define RG_LED1_PWM_DURATION_ADDR                 PMU_HP_LED1_PWM1
#define RG_LED1_PWM_DURATION_MASK                 0xFF
#define RG_LED1_PWM_DURATION_SHIFT                0
#define RG_LED1_PWM_PERIOD_ADDR                   PMU_HP_LED1_PWM1
#define RG_LED1_PWM_PERIOD_MASK                   0xFF
#define RG_LED1_PWM_PERIOD_SHIFT                  8
#define RG_LED1_PWM_ONSTEP_ADDR                   PMU_HP_LED1_PWM2
#define RG_LED1_PWM_ONSTEP_MASK                   0xFF
#define RG_LED1_PWM_ONSTEP_SHIFT                  0
#define RG_LED1_PWM_OFFSTEP_ADDR                  PMU_HP_LED1_PWM2
#define RG_LED1_PWM_OFFSTEP_MASK                  0xFF
#define RG_LED1_PWM_OFFSTEP_SHIFT                 8
#define RG_OTP_PA_ADDR                            PMU_HP_OTP_CON0
#define RG_OTP_PA_MASK                            0xFF
#define RG_OTP_PA_SHIFT                           0
#define RG_OTP_PDIN_ADDR                          PMU_HP_OTP_CON1
#define RG_OTP_PDIN_MASK                          0xFF
#define RG_OTP_PDIN_SHIFT                         0
#define RG_OTP_PTM_ADDR                           PMU_HP_OTP_CON2
#define RG_OTP_PTM_MASK                           0x3
#define RG_OTP_PTM_SHIFT                          0
#define RG_OTP_PWE_ADDR                           PMU_HP_OTP_CON3
#define RG_OTP_PWE_MASK                           0x1
#define RG_OTP_PWE_SHIFT                          0
#define RG_OTP_PPROG_ADDR                         PMU_HP_OTP_CON4
#define RG_OTP_PPROG_MASK                         0x1
#define RG_OTP_PPROG_SHIFT                        0
#define RG_OTP_PWE_SRC_ADDR                       PMU_HP_OTP_CON5
#define RG_OTP_PWE_SRC_MASK                       0x1
#define RG_OTP_PWE_SRC_SHIFT                      0
#define RG_OTP_PROG_PKEY_ADDR                     PMU_HP_OTP_CON6
#define RG_OTP_PROG_PKEY_MASK                     0xFFFF
#define RG_OTP_PROG_PKEY_SHIFT                    0
#define RG_OTP_RD_PKEY_ADDR                       PMU_HP_OTP_CON7
#define RG_OTP_RD_PKEY_MASK                       0xFFFF
#define RG_OTP_RD_PKEY_SHIFT                      0
#define RG_OTP_RD_TRIG_ADDR                       PMU_HP_OTP_CON8
#define RG_OTP_RD_TRIG_MASK                       0x1
#define RG_OTP_RD_TRIG_SHIFT                      0
#define RG_RD_RDY_BYPASS_ADDR                     PMU_HP_OTP_CON9
#define RG_RD_RDY_BYPASS_MASK                     0x1
#define RG_RD_RDY_BYPASS_SHIFT                    0
#define RG_SKIP_OTP_OUT_ADDR                      PMU_HP_OTP_CON10
#define RG_SKIP_OTP_OUT_MASK                      0x1
#define RG_SKIP_OTP_OUT_SHIFT                     0
#define RG_OTP_RD_SW_ADDR                         PMU_HP_OTP_CON11
#define RG_OTP_RD_SW_MASK                         0x1
#define RG_OTP_RD_SW_SHIFT                        0
#define RG_OTP_DOUT_SW_ADDR                       PMU_HP_OTP_CON12
#define RG_OTP_DOUT_SW_MASK                       0xFFFF
#define RG_OTP_DOUT_SW_SHIFT                      0
#define RG_OTP_RD_BUSY_ADDR                       PMU_HP_OTP_CON13
#define RG_OTP_RD_BUSY_MASK                       0x1
#define RG_OTP_RD_BUSY_SHIFT                      0
#define RG_OTP_RD_ACK_ADDR                        PMU_HP_OTP_CON13
#define RG_OTP_RD_ACK_MASK                        0x1
#define RG_OTP_RD_ACK_SHIFT                       2
#define OTP_READ_RDY_DLY_ADDR                     PMU_HP_OTP_CON13
#define OTP_READ_RDY_DLY_MASK                     0x1
#define OTP_READ_RDY_DLY_SHIFT                    3
#define RG_OTP_PA_SW_ADDR                         PMU_HP_OTP_CON14
#define RG_OTP_PA_SW_MASK                         0x7F
#define RG_OTP_PA_SW_SHIFT                        0
#define RG_MBIAS0_HPM_ADDR                        PMU_HP_MICBIAS0_CON
#define RG_MBIAS0_HPM_MASK                        0x1
#define RG_MBIAS0_HPM_SHIFT                       0
#define RG_AUDACCDETMICBIAS0_PULLLOW_ADDR         PMU_HP_MICBIAS0_CON
#define RG_AUDACCDETMICBIAS0_PULLLOW_MASK         0x1
#define RG_AUDACCDETMICBIAS0_PULLLOW_SHIFT        1
#define RG_AUDMICBIAS0_2VVREF_ADDR                PMU_HP_MICBIAS0_CON
#define RG_AUDMICBIAS0_2VVREF_MASK                0x7
#define RG_AUDMICBIAS0_2VVREF_SHIFT               2
#define RG_AUDPWDBMICBIAS0_2VEN_ADDR              PMU_HP_MICBIAS0_CON
#define RG_AUDPWDBMICBIAS0_2VEN_MASK              0x1
#define RG_AUDPWDBMICBIAS0_2VEN_SHIFT             5
#define RG_AUDMICBIAS0_2VLOWPEN_ADDR              PMU_HP_MICBIAS0_CON
#define RG_AUDMICBIAS0_2VLOWPEN_MASK              0x1
#define RG_AUDMICBIAS0_2VLOWPEN_SHIFT             6
#define RG_AUDMICBIAS0_2VBYPASSEN_ADDR            PMU_HP_MICBIAS0_CON
#define RG_AUDMICBIAS0_2VBYPASSEN_MASK            0x1
#define RG_AUDMICBIAS0_2VBYPASSEN_SHIFT           7
#define RG_AUDMICBIAS0_3VVREF_ADDR                PMU_HP_MICBIAS0_CON
#define RG_AUDMICBIAS0_3VVREF_MASK                0x7
#define RG_AUDMICBIAS0_3VVREF_SHIFT               8
#define RG_AUDPWDBMICBIAS0_3VEN_ADDR              PMU_HP_MICBIAS0_CON
#define RG_AUDPWDBMICBIAS0_3VEN_MASK              0x1
#define RG_AUDPWDBMICBIAS0_3VEN_SHIFT             11
#define RG_AUDMICBIAS0_3VLOWPEN_ADDR              PMU_HP_MICBIAS0_CON
#define RG_AUDMICBIAS0_3VLOWPEN_MASK              0x1
#define RG_AUDMICBIAS0_3VLOWPEN_SHIFT             12
#define RG_AUDMICBIAS0_3VBYPASSEN_ADDR            PMU_HP_MICBIAS0_CON
#define RG_AUDMICBIAS0_3VBYPASSEN_MASK            0x1
#define RG_AUDMICBIAS0_3VBYPASSEN_SHIFT           13
#define RG_AUDPWDBMICBIAS0_ADDR                   PMU_HP_MICBIAS0_CON
#define RG_AUDPWDBMICBIAS0_MASK                   0x3
#define RG_AUDPWDBMICBIAS0_SHIFT                  14
#define RG_MBIAS1_HPM_ADDR                        PMU_HP_MICBIAS1_CON
#define RG_MBIAS1_HPM_MASK                        0x1
#define RG_MBIAS1_HPM_SHIFT                       0
#define RG_AUDACCDETMICBIAS1_PULLLOW_ADDR         PMU_HP_MICBIAS1_CON
#define RG_AUDACCDETMICBIAS1_PULLLOW_MASK         0x1
#define RG_AUDACCDETMICBIAS1_PULLLOW_SHIFT        1
#define RG_AUDMICBIAS1_2VVREF_ADDR                PMU_HP_MICBIAS1_CON
#define RG_AUDMICBIAS1_2VVREF_MASK                0x7
#define RG_AUDMICBIAS1_2VVREF_SHIFT               2
#define RG_AUDPWDBMICBIAS1_2VEN_ADDR              PMU_HP_MICBIAS1_CON
#define RG_AUDPWDBMICBIAS1_2VEN_MASK              0x1
#define RG_AUDPWDBMICBIAS1_2VEN_SHIFT             5
#define RG_AUDMICBIAS1_2VLOWPEN_ADDR              PMU_HP_MICBIAS1_CON
#define RG_AUDMICBIAS1_2VLOWPEN_MASK              0x1
#define RG_AUDMICBIAS1_2VLOWPEN_SHIFT             6
#define RG_AUDMICBIAS1_2VBYPASSEN_ADDR            PMU_HP_MICBIAS1_CON
#define RG_AUDMICBIAS1_2VBYPASSEN_MASK            0x1
#define RG_AUDMICBIAS1_2VBYPASSEN_SHIFT           7
#define RG_AUDMICBIAS1_3VVREF_ADDR                PMU_HP_MICBIAS1_CON
#define RG_AUDMICBIAS1_3VVREF_MASK                0x7
#define RG_AUDMICBIAS1_3VVREF_SHIFT               8
#define RG_AUDPWDBMICBIAS1_3VEN_ADDR              PMU_HP_MICBIAS1_CON
#define RG_AUDPWDBMICBIAS1_3VEN_MASK              0x1
#define RG_AUDPWDBMICBIAS1_3VEN_SHIFT             11
#define RG_AUDMICBIAS1_3VLOWPEN_ADDR              PMU_HP_MICBIAS1_CON
#define RG_AUDMICBIAS1_3VLOWPEN_MASK              0x1
#define RG_AUDMICBIAS1_3VLOWPEN_SHIFT             12
#define RG_AUDMICBIAS1_3VBYPASSEN_ADDR            PMU_HP_MICBIAS1_CON
#define RG_AUDMICBIAS1_3VBYPASSEN_MASK            0x1
#define RG_AUDMICBIAS1_3VBYPASSEN_SHIFT           13
#define RG_AUDPWDBMICBIAS1_ADDR                   PMU_HP_MICBIAS1_CON
#define RG_AUDPWDBMICBIAS1_MASK                   0x3
#define RG_AUDPWDBMICBIAS1_SHIFT                  14
#define RG_MBIAS2_HPM_ADDR                        PMU_HP_MICBIAS2_CON
#define RG_MBIAS2_HPM_MASK                        0x1
#define RG_MBIAS2_HPM_SHIFT                       0
#define RG_AUDACCDETMICBIAS2_PULLLOW_ADDR         PMU_HP_MICBIAS2_CON
#define RG_AUDACCDETMICBIAS2_PULLLOW_MASK         0x1
#define RG_AUDACCDETMICBIAS2_PULLLOW_SHIFT        1
#define RG_AUDMICBIAS2_2VVREF_ADDR                PMU_HP_MICBIAS2_CON
#define RG_AUDMICBIAS2_2VVREF_MASK                0x7
#define RG_AUDMICBIAS2_2VVREF_SHIFT               2
#define RG_AUDPWDBMICBIAS2_2VEN_ADDR              PMU_HP_MICBIAS2_CON
#define RG_AUDPWDBMICBIAS2_2VEN_MASK              0x1
#define RG_AUDPWDBMICBIAS2_2VEN_SHIFT             5
#define RG_AUDMICBIAS2_2VLOWPEN_ADDR              PMU_HP_MICBIAS2_CON
#define RG_AUDMICBIAS2_2VLOWPEN_MASK              0x1
#define RG_AUDMICBIAS2_2VLOWPEN_SHIFT             6
#define RG_AUDMICBIAS2_2VBYPASSEN_ADDR            PMU_HP_MICBIAS2_CON
#define RG_AUDMICBIAS2_2VBYPASSEN_MASK            0x1
#define RG_AUDMICBIAS2_2VBYPASSEN_SHIFT           7
#define RG_AUDMICBIAS2_3VVREF_ADDR                PMU_HP_MICBIAS2_CON
#define RG_AUDMICBIAS2_3VVREF_MASK                0x7
#define RG_AUDMICBIAS2_3VVREF_SHIFT               8
#define RG_AUDPWDBMICBIAS2_3VEN_ADDR              PMU_HP_MICBIAS2_CON
#define RG_AUDPWDBMICBIAS2_3VEN_MASK              0x1
#define RG_AUDPWDBMICBIAS2_3VEN_SHIFT             11
#define RG_AUDMICBIAS2_3VLOWPEN_ADDR              PMU_HP_MICBIAS2_CON
#define RG_AUDMICBIAS2_3VLOWPEN_MASK              0x1
#define RG_AUDMICBIAS2_3VLOWPEN_SHIFT             12
#define RG_AUDMICBIAS2_3VBYPASSEN_ADDR            PMU_HP_MICBIAS2_CON
#define RG_AUDMICBIAS2_3VBYPASSEN_MASK            0x1
#define RG_AUDMICBIAS2_3VBYPASSEN_SHIFT           13
#define RG_AUDPWDBMICBIAS2_ADDR                   PMU_HP_MICBIAS2_CON
#define RG_AUDPWDBMICBIAS2_MASK                   0x3
#define RG_AUDPWDBMICBIAS2_SHIFT                  14
#define RG_MBIAS_VIO18_ADDR                       PMU_HP_MICBIAS_MISC
#define RG_MBIAS_VIO18_MASK                       0x1
#define RG_MBIAS_VIO18_SHIFT                      0
#define RG_AUDMICBIAS_REV_ADDR                    PMU_HP_MICBIAS_MISC
#define RG_AUDMICBIAS_REV_MASK                    0xF
#define RG_AUDMICBIAS_REV_SHIFT                   4
#define RG_AUDPWDBMICBIAS0_2_ADDR                 PMU_HP_MICBIAS_MISC
#define RG_AUDPWDBMICBIAS0_2_MASK                 0x3
#define RG_AUDPWDBMICBIAS0_2_SHIFT                8
#define RG_AUDPWDBMICBIAS0_1_ADDR                 PMU_HP_MICBIAS_MISC
#define RG_AUDPWDBMICBIAS0_1_MASK                 0x3
#define RG_AUDPWDBMICBIAS0_1_SHIFT                10
#define RG_EFUSE_W_MODE_ADDR                      PMU_HP_TOPTST0
#define RG_EFUSE_W_MODE_MASK                      0x1
#define RG_EFUSE_W_MODE_SHIFT                     0
#define RG_ATST_SMPS_CLK_EN_ADDR                  PMU_HP_TOPTST0
#define RG_ATST_SMPS_CLK_EN_MASK                  0x1
#define RG_ATST_SMPS_CLK_EN_SHIFT                 4
#define RG_ATST_MON_OUT_EN_ADDR                   PMU_HP_TOPTST0
#define RG_ATST_MON_OUT_EN_MASK                   0x1
#define RG_ATST_MON_OUT_EN_SHIFT                  5
#define RG_ATST_PMU_CLK32K_EN_ADDR                PMU_HP_TOPTST0
#define RG_ATST_PMU_CLK32K_EN_MASK                0x1
#define RG_ATST_PMU_CLK32K_EN_SHIFT               8
#define RG_UVLO_VTH_SEL_SW_MODE_ADDR              PMU_HP_TOPTST1
#define RG_UVLO_VTH_SEL_SW_MODE_MASK              0x1
#define RG_UVLO_VTH_SEL_SW_MODE_SHIFT             0
#define RG_UVLO_VTH_SEL_SW_ADDR                   PMU_HP_TOPTST1
#define RG_UVLO_VTH_SEL_SW_MASK                   0x1
#define RG_UVLO_VTH_SEL_SW_SHIFT                  1
#define RG_TESTMODE_TPO_TIMER_CHK_ADDR            PMU_HP_TOPTST1
#define RG_TESTMODE_TPO_TIMER_CHK_MASK            0x1
#define RG_TESTMODE_TPO_TIMER_CHK_SHIFT           4
#define RG_INTR_TEST_SEL_ADDR                     PMU_HP_INTRTST0
#define RG_INTR_TEST_SEL_MASK                     0x1F
#define RG_INTR_TEST_SEL_SHIFT                    0
#define RG_INTR_TEST_EN_ADDR                      PMU_HP_INTRTST0
#define RG_INTR_TEST_EN_MASK                      0x1
#define RG_INTR_TEST_EN_SHIFT                     8
#define RG_INTR_TEST_EVENT_ADDR                   PMU_HP_INTRTST0
#define RG_INTR_TEST_EVENT_MASK                   0x1
#define RG_INTR_TEST_EVENT_SHIFT                  12
#define RG_CP_CLK_R_ADDR                          PMU_HP_CORE_CORE_ANA_CON0
#define RG_CP_CLK_R_MASK                          0x3
#define RG_CP_CLK_R_SHIFT                         0
#define RG_CP_CLK_C_ADDR                          PMU_HP_CORE_CORE_ANA_CON0
#define RG_CP_CLK_C_MASK                          0x3
#define RG_CP_CLK_C_SHIFT                         2
#define RG_CP_DRVMODE_SEL_ADDR                    PMU_HP_CORE_CORE_ANA_CON0
#define RG_CP_DRVMODE_SEL_MASK                    0x1
#define RG_CP_DRVMODE_SEL_SHIFT                   4
#define RG_LOOP_GM_EN_ADDR                        PMU_HP_CORE_CORE_ANA_CON0
#define RG_LOOP_GM_EN_MASK                        0x7F
#define RG_LOOP_GM_EN_SHIFT                       8
#define RG_LOOP_TUNE_ICL_ADDR                     PMU_HP_CORE_CORE_ANA_CON1
#define RG_LOOP_TUNE_ICL_MASK                     0xFF
#define RG_LOOP_TUNE_ICL_SHIFT                    0
#define RG_LOOP_TUNE_SYSCV_ADDR                   PMU_HP_CORE_CORE_ANA_CON1
#define RG_LOOP_TUNE_SYSCV_MASK                   0xFF
#define RG_LOOP_TUNE_SYSCV_SHIFT                  8
#define RG_LOOP_TUNE_BUSDPM_ADDR                  PMU_HP_CORE_CORE_ANA_CON2
#define RG_LOOP_TUNE_BUSDPM_MASK                  0xFF
#define RG_LOOP_TUNE_BUSDPM_SHIFT                 0
#define RG_LOOP_TUNE_ICC_ADDR                     PMU_HP_CORE_CORE_ANA_CON2
#define RG_LOOP_TUNE_ICC_MASK                     0xFF
#define RG_LOOP_TUNE_ICC_SHIFT                    8
#define RG_LOOP_TUNE_BATCV_ADDR                   PMU_HP_CORE_CORE_ANA_CON3
#define RG_LOOP_TUNE_BATCV_MASK                   0xFF
#define RG_LOOP_TUNE_BATCV_SHIFT                  0
#define RG_LOOP_TUNE_SYSDPM_ADDR                  PMU_HP_CORE_CORE_ANA_CON3
#define RG_LOOP_TUNE_SYSDPM_MASK                  0xFF
#define RG_LOOP_TUNE_SYSDPM_SHIFT                 8
#define RG_LOOP_TUNE_ICCTHR_ADDR                  PMU_HP_CORE_CORE_ANA_CON4
#define RG_LOOP_TUNE_ICCTHR_MASK                  0xFF
#define RG_LOOP_TUNE_ICCTHR_SHIFT                 0
#define RG_LOOP_GM_BIAS_ICL_ADDR                  PMU_HP_CORE_CORE_ANA_CON4
#define RG_LOOP_GM_BIAS_ICL_MASK                  0xF
#define RG_LOOP_GM_BIAS_ICL_SHIFT                 8
#define RG_LOOP_GM_BIAS_SYSCV_ADDR                PMU_HP_CORE_CORE_ANA_CON4
#define RG_LOOP_GM_BIAS_SYSCV_MASK                0xF
#define RG_LOOP_GM_BIAS_SYSCV_SHIFT               12
#define RG_LOOP_GM_BIAS_BUSDPM_ADDR               PMU_HP_CORE_CORE_ANA_CON5
#define RG_LOOP_GM_BIAS_BUSDPM_MASK               0xF
#define RG_LOOP_GM_BIAS_BUSDPM_SHIFT              0
#define RG_LOOP_GM_BIAS_ICC_ADDR                  PMU_HP_CORE_CORE_ANA_CON5
#define RG_LOOP_GM_BIAS_ICC_MASK                  0xF
#define RG_LOOP_GM_BIAS_ICC_SHIFT                 4
#define RG_LOOP_GM_BIAS_BATCV_ADDR                PMU_HP_CORE_CORE_ANA_CON5
#define RG_LOOP_GM_BIAS_BATCV_MASK                0xF
#define RG_LOOP_GM_BIAS_BATCV_SHIFT               8
#define RG_LOOP_GM_BIAS_SYSDPM_ADDR               PMU_HP_CORE_CORE_ANA_CON5
#define RG_LOOP_GM_BIAS_SYSDPM_MASK               0xF
#define RG_LOOP_GM_BIAS_SYSDPM_SHIFT              12
#define RG_LOOP_GM_BIAS_ICCTHR_ADDR               PMU_HP_CORE_CORE_ANA_CON6
#define RG_LOOP_GM_BIAS_ICCTHR_MASK               0xF
#define RG_LOOP_GM_BIAS_ICCTHR_SHIFT              0
#define RG_LOOP_TAIL_SYSLDO_ADDR                  PMU_HP_CORE_CORE_ANA_CON6
#define RG_LOOP_TAIL_SYSLDO_MASK                  0xF
#define RG_LOOP_TAIL_SYSLDO_SHIFT                 4
#define RG_MULTI_CAP_SYSLDO_ADDR                  PMU_HP_CORE_CORE_ANA_CON6
#define RG_MULTI_CAP_SYSLDO_MASK                  0xF
#define RG_MULTI_CAP_SYSLDO_SHIFT                 11
#define RG_LOOP_TAIL_CHRLDO_ADDR                  PMU_HP_CORE_CORE_ANA_CON7
#define RG_LOOP_TAIL_CHRLDO_MASK                  0xF
#define RG_LOOP_TAIL_CHRLDO_SHIFT                 0
#define RG_MULTI_CAP_CHRLDO_ADDR                  PMU_HP_CORE_CORE_ANA_CON7
#define RG_MULTI_CAP_CHRLDO_MASK                  0x7
#define RG_MULTI_CAP_CHRLDO_SHIFT                 7
#define RG_ICCTHR_STATUS_SEL_ADDR                 PMU_HP_CORE_CORE_ANA_CON8
#define RG_ICCTHR_STATUS_SEL_MASK                 0x1
#define RG_ICCTHR_STATUS_SEL_SHIFT                0
#define RG_BATCV_STATUS_SEL_ADDR                  PMU_HP_CORE_CORE_ANA_CON8
#define RG_BATCV_STATUS_SEL_MASK                  0x1
#define RG_BATCV_STATUS_SEL_SHIFT                 1
#define RG_SYSDPM_STATUS_SEL_ADDR                 PMU_HP_CORE_CORE_ANA_CON8
#define RG_SYSDPM_STATUS_SEL_MASK                 0x1
#define RG_SYSDPM_STATUS_SEL_SHIFT                2
#define RG_SYSCV_STATUS_SEL_ADDR                  PMU_HP_CORE_CORE_ANA_CON8
#define RG_SYSCV_STATUS_SEL_MASK                  0x1
#define RG_SYSCV_STATUS_SEL_SHIFT                 3
#define RG_BUSDPM_STATUS_SEL_ADDR                 PMU_HP_CORE_CORE_ANA_CON8
#define RG_BUSDPM_STATUS_SEL_MASK                 0x1
#define RG_BUSDPM_STATUS_SEL_SHIFT                4
#define RG_BUSDPM_DELTA_VTH_ADDR                  PMU_HP_CORE_CORE_ANA_CON8
#define RG_BUSDPM_DELTA_VTH_MASK                  0x3
#define RG_BUSDPM_DELTA_VTH_SHIFT                 5
#define RG_LOOP_SYSLDO_SB_DIS_ADDR                PMU_HP_CORE_CORE_ANA_CON9
#define RG_LOOP_SYSLDO_SB_DIS_MASK                0xFF
#define RG_LOOP_SYSLDO_SB_DIS_SHIFT               0
#define RG_LOOP_CHRLDO_SB_DIS_ADDR                PMU_HP_CORE_CORE_ANA_CON9
#define RG_LOOP_CHRLDO_SB_DIS_MASK                0xFF
#define RG_LOOP_CHRLDO_SB_DIS_SHIFT               8
#define RG_PRECC_ITH_ADDR                         PMU_HP_CORE_CORE_ANA_CON10
#define RG_PRECC_ITH_MASK                         0x3
#define RG_PRECC_ITH_SHIFT                        0
#define RG_SYSDPM_VTH_ADDR                        PMU_HP_CORE_CORE_ANA_CON10
#define RG_SYSDPM_VTH_MASK                        0xF
#define RG_SYSDPM_VTH_SHIFT                       2
#define RG_ICCTHR_SEL_ADDR                        PMU_HP_CORE_CORE_ANA_CON10
#define RG_ICCTHR_SEL_MASK                        0x7
#define RG_ICCTHR_SEL_SHIFT                       6
#define RG_FOFF_SYSRCOMP_ADDR                     PMU_HP_CORE_CORE_ANA_CON10
#define RG_FOFF_SYSRCOMP_MASK                     0x1
#define RG_FOFF_SYSRCOMP_SHIFT                    10
#define RG_FOFF_CHRLDO_MCAP_ADDR                  PMU_HP_CORE_CORE_ANA_CON10
#define RG_FOFF_CHRLDO_MCAP_MASK                  0x1
#define RG_FOFF_CHRLDO_MCAP_SHIFT                 13
#define RG_ITERM_ITH_ADDR                         PMU_HP_CORE_CORE_ANA_CON10
#define RG_ITERM_ITH_MASK                         0x3
#define RG_ITERM_ITH_SHIFT                        14
#define RG_ICL_OC_ADDR                            PMU_HP_CORE_CORE_ANA_CON11
#define RG_ICL_OC_MASK                            0x3F
#define RG_ICL_OC_SHIFT                           0
#define RG_FOFF_TIMER_ADDR                        PMU_HP_CORE_CORE_ANA_CON11
#define RG_FOFF_TIMER_MASK                        0x1
#define RG_FOFF_TIMER_SHIFT                       6
#define RG_CLAMP_FOFF_ADDR                        PMU_HP_CORE_CORE_ANA_CON11
#define RG_CLAMP_FOFF_MASK                        0x1
#define RG_CLAMP_FOFF_SHIFT                       7
#define RG_REVFET_FOFF_ADDR                       PMU_HP_CORE_CORE_ANA_CON11
#define RG_REVFET_FOFF_MASK                       0x1
#define RG_REVFET_FOFF_SHIFT                      8
#define RG_RSET_DET_CLK_SEL_ADDR                  PMU_HP_CORE_CORE_ANA_CON11
#define RG_RSET_DET_CLK_SEL_MASK                  0x1
#define RG_RSET_DET_CLK_SEL_SHIFT                 9
#define RG_F_NON_AUTO_RSET_DET_ADDR               PMU_HP_CORE_CORE_ANA_CON11
#define RG_F_NON_AUTO_RSET_DET_MASK               0x1
#define RG_F_NON_AUTO_RSET_DET_SHIFT              10
#define RG_RSET_REF_SEL_ADDR                      PMU_HP_CORE_CORE_ANA_CON11
#define RG_RSET_REF_SEL_MASK                      0xF
#define RG_RSET_REF_SEL_SHIFT                     11
#define RG_PPFET_FON_TESTMODE_RSV_ADDR            PMU_HP_CORE_CORE_ANA_CON12
#define RG_PPFET_FON_TESTMODE_RSV_MASK            0x3
#define RG_PPFET_FON_TESTMODE_RSV_SHIFT           0
#define RG_LCHR_ATESTMODE_ADDR                    PMU_HP_CORE_CORE_ANA_CON12
#define RG_LCHR_ATESTMODE_MASK                    0xF
#define RG_LCHR_ATESTMODE_SHIFT                   9
#define RG_PRECC_DET_ADDR                         PMU_HP_CORE_CORE_ANA_CON12
#define RG_PRECC_DET_MASK                         0x7
#define RG_PRECC_DET_SHIFT                        13
#define RG_F_ITERM_EN_ADDR                        PMU_HP_CORE_CORE_ANA_CON13
#define RG_F_ITERM_EN_MASK                        0x1
#define RG_F_ITERM_EN_SHIFT                       0
#define RG_F_NO_GATING_ITERM_ADDR                 PMU_HP_CORE_CORE_ANA_CON13
#define RG_F_NO_GATING_ITERM_MASK                 0x1
#define RG_F_NO_GATING_ITERM_SHIFT                1
#define RG_F_PRECC_EN_ADDR                        PMU_HP_CORE_CORE_ANA_CON13
#define RG_F_PRECC_EN_MASK                        0x1
#define RG_F_PRECC_EN_SHIFT                       2
#define RG_TRIM_LMT_ADDR                          PMU_HP_CORE_CORE_ANA_CON13
#define RG_TRIM_LMT_MASK                          0xF
#define RG_TRIM_LMT_SHIFT                         4
#define RG_EFUSE_ICL_TRIM_0_ADDR                  PMU_HP_CORE_CORE_ELR_0
#define RG_EFUSE_ICL_TRIM_0_MASK                  0x3F
#define RG_EFUSE_ICL_TRIM_0_SHIFT                 0
#define RG_EFUSE_ICL_TRIM_1_ADDR                  PMU_HP_CORE_CORE_ELR_0
#define RG_EFUSE_ICL_TRIM_1_MASK                  0x3F
#define RG_EFUSE_ICL_TRIM_1_SHIFT                 6
#define RG_ICL_TRIM_SEL_ADDR                      PMU_HP_CORE_CORE_ELR_0
#define RG_ICL_TRIM_SEL_MASK                      0x1
#define RG_ICL_TRIM_SEL_SHIFT                     12
#define RG_EFUSE_ICL_TUNE_TRIM_ADDR               PMU_HP_CORE_CORE_ELR_0
#define RG_EFUSE_ICL_TUNE_TRIM_MASK               0x3
#define RG_EFUSE_ICL_TUNE_TRIM_SHIFT              14
#define RG_EFUSE_BATCV_TRIM_ADDR                  PMU_HP_CORE_CORE_ELR_1
#define RG_EFUSE_BATCV_TRIM_MASK                  0xFF
#define RG_EFUSE_BATCV_TRIM_SHIFT                 0
#define RG_EFUSE_FOFF_SYS_OVP_TRIM_ADDR           PMU_HP_CORE_CORE_ELR_1
#define RG_EFUSE_FOFF_SYS_OVP_TRIM_MASK           0x1
#define RG_EFUSE_FOFF_SYS_OVP_TRIM_SHIFT          8
#define RG_EFUSE_FOFF_BAT_OVP_TRIM_ADDR           PMU_HP_CORE_CORE_ELR_1
#define RG_EFUSE_FOFF_BAT_OVP_TRIM_MASK           0x1
#define RG_EFUSE_FOFF_BAT_OVP_TRIM_SHIFT          9
#define RG_EFUSE_SYSLDO_RSV_TRIM_ADDR             PMU_HP_CORE_CORE_ELR_2
#define RG_EFUSE_SYSLDO_RSV_TRIM_MASK             0xFF
#define RG_EFUSE_SYSLDO_RSV_TRIM_SHIFT            0
#define RG_EFUSE_CHRLDO_RSV_TRIM_ADDR             PMU_HP_CORE_CORE_ELR_2
#define RG_EFUSE_CHRLDO_RSV_TRIM_MASK             0xFF
#define RG_EFUSE_CHRLDO_RSV_TRIM_SHIFT            8
#define RG_EFUSE_ICC_IDAC_TRIM_ADDR               PMU_HP_CORE_CORE_ELR_3
#define RG_EFUSE_ICC_IDAC_TRIM_MASK               0x3F
#define RG_EFUSE_ICC_IDAC_TRIM_SHIFT              0
#define RG_EFUSE_ICC_TRIM_EN_ADDR                 PMU_HP_CORE_CORE_ELR_3
#define RG_EFUSE_ICC_TRIM_EN_MASK                 0x1
#define RG_EFUSE_ICC_TRIM_EN_SHIFT                8
#define RG_EFUSE_IDAC_REVFET_TRIM_ADDR            PMU_HP_CORE_CORE_ELR_4
#define RG_EFUSE_IDAC_REVFET_TRIM_MASK            0xFF
#define RG_EFUSE_IDAC_REVFET_TRIM_SHIFT           0
#define RG_EFUSE_ITERM_IDAC_TRIM_ADDR             PMU_HP_CORE_CORE_ELR_4
#define RG_EFUSE_ITERM_IDAC_TRIM_MASK             0x3F
#define RG_EFUSE_ITERM_IDAC_TRIM_SHIFT            8
#define RG_EFUSE_ITERM_TRIM_EN_ADDR               PMU_HP_CORE_CORE_ELR_5
#define RG_EFUSE_ITERM_TRIM_EN_MASK               0x1
#define RG_EFUSE_ITERM_TRIM_EN_SHIFT              0
#define RG_EFUSE_BATOC_IDAC_TRIM_ADDR             PMU_HP_CORE_CORE_ELR_5
#define RG_EFUSE_BATOC_IDAC_TRIM_MASK             0x3F
#define RG_EFUSE_BATOC_IDAC_TRIM_SHIFT            1
#define RG_EFUSE_BATOC_TRIM_EN_ADDR               PMU_HP_CORE_CORE_ELR_5
#define RG_EFUSE_BATOC_TRIM_EN_MASK               0x1
#define RG_EFUSE_BATOC_TRIM_EN_SHIFT              9
#define RG_EFUSE_RSET_REF_SEL_TRIM_ADDR           PMU_HP_CORE_CORE_ELR_5
#define RG_EFUSE_RSET_REF_SEL_TRIM_MASK           0x3F
#define RG_EFUSE_RSET_REF_SEL_TRIM_SHIFT          10
#define RG_EFUSE_ICC_GAIN_TRIM1_ADDR              PMU_HP_CORE_CORE_ELR_6
#define RG_EFUSE_ICC_GAIN_TRIM1_MASK              0xFF
#define RG_EFUSE_ICC_GAIN_TRIM1_SHIFT             0
#define RG_EFUSE_ICC_GAIN_TRIM2_ADDR              PMU_HP_CORE_CORE_ELR_6
#define RG_EFUSE_ICC_GAIN_TRIM2_MASK              0xFF
#define RG_EFUSE_ICC_GAIN_TRIM2_SHIFT             8
#define RG_EFUSE_ICC_GAIN_TRIM3_ADDR              PMU_HP_CORE_CORE_ELR_7
#define RG_EFUSE_ICC_GAIN_TRIM3_MASK              0xFF
#define RG_EFUSE_ICC_GAIN_TRIM3_SHIFT             0
#define RG_EFUSE_ICC_GAIN_SEL_ADDR                PMU_HP_CORE_CORE_ELR_7
#define RG_EFUSE_ICC_GAIN_SEL_MASK                0x3
#define RG_EFUSE_ICC_GAIN_SEL_SHIFT               8
#define RG_EFUSE_ITERM_GAIN_TRIM_ADDR             PMU_HP_CORE_CORE_ELR_8
#define RG_EFUSE_ITERM_GAIN_TRIM_MASK             0xFF
#define RG_EFUSE_ITERM_GAIN_TRIM_SHIFT            0
#define RG_CHGIN_DEB_T_LAT_RELOAD_SW_ADDR         PMU_HP_CORE_CORE_ANA_CON14
#define RG_CHGIN_DEB_T_LAT_RELOAD_SW_MASK         0x1
#define RG_CHGIN_DEB_T_LAT_RELOAD_SW_SHIFT        0
#define RG_EFUSE_CHGIN_DEB_T_ADDR                 PMU_HP_CORE_CORE_ANA_CON14
#define RG_EFUSE_CHGIN_DEB_T_MASK                 0x3
#define RG_EFUSE_CHGIN_DEB_T_SHIFT                1
#define RG_PWRHOLD_CHK_EN_LAT_RELOAD_SW_ADDR      PMU_HP_CORE_CORE_ANA_CON14
#define RG_PWRHOLD_CHK_EN_LAT_RELOAD_SW_MASK      0x1
#define RG_PWRHOLD_CHK_EN_LAT_RELOAD_SW_SHIFT     4
#define RG_EFUSE_PWRHOLD_CHK_EN_ADDR              PMU_HP_CORE_CORE_ANA_CON14
#define RG_EFUSE_PWRHOLD_CHK_EN_MASK              0x1
#define RG_EFUSE_PWRHOLD_CHK_EN_SHIFT             5
#define RG_PAT_SRC_SEL1_LAT_RELOAD_ADDR           PMU_HP_CORE_CORE_ANA_CON14
#define RG_PAT_SRC_SEL1_LAT_RELOAD_MASK           0x1
#define RG_PAT_SRC_SEL1_LAT_RELOAD_SHIFT          8
#define RG_PAT_SRC_SEL1_ADDR                      PMU_HP_CORE_CORE_ANA_CON14
#define RG_PAT_SRC_SEL1_MASK                      0x1
#define RG_PAT_SRC_SEL1_SHIFT                     9
#define RG_VBUS_DISQ_EN_LAT_RELOAD_ADDR           PMU_HP_CORE_CORE_ANA_CON14
#define RG_VBUS_DISQ_EN_LAT_RELOAD_MASK           0x1
#define RG_VBUS_DISQ_EN_LAT_RELOAD_SHIFT          12
#define RG_VBUS_DISQ_EN_ADDR                      PMU_HP_CORE_CORE_ANA_CON14
#define RG_VBUS_DISQ_EN_MASK                      0x1
#define RG_VBUS_DISQ_EN_SHIFT                     13
#define RG_OC_EN_LAT_RELOAD_ADDR                  PMU_HP_CORE_CORE_ANA_CON14
#define RG_OC_EN_LAT_RELOAD_MASK                  0x1
#define RG_OC_EN_LAT_RELOAD_SHIFT                 14
#define RG_OC_EN_ADDR                             PMU_HP_CORE_CORE_ANA_CON14
#define RG_OC_EN_MASK                             0x1
#define RG_OC_EN_SHIFT                            15
#define AD_CHGIN_DEB_T_ADDR                       PMU_HP_CORE_CORE_ANA_CON15
#define AD_CHGIN_DEB_T_MASK                       0x3
#define AD_CHGIN_DEB_T_SHIFT                      0
#define AD_PWRHOLD_CHK_EN_ADDR                    PMU_HP_CORE_CORE_ANA_CON15
#define AD_PWRHOLD_CHK_EN_MASK                    0x1
#define AD_PWRHOLD_CHK_EN_SHIFT                   4
#define AD_PAT_SRC_SEL1_LAT_ADDR                  PMU_HP_CORE_CORE_ANA_CON15
#define AD_PAT_SRC_SEL1_LAT_MASK                  0x1
#define AD_PAT_SRC_SEL1_LAT_SHIFT                 8
#define AD_VBUS_DISQ_EN_LAT_ADDR                  PMU_HP_CORE_CORE_ANA_CON15
#define AD_VBUS_DISQ_EN_LAT_MASK                  0x1
#define AD_VBUS_DISQ_EN_LAT_SHIFT                 12
#define AD_OC_EN_LAT_ADDR                         PMU_HP_CORE_CORE_ANA_CON15
#define AD_OC_EN_LAT_MASK                         0x1
#define AD_OC_EN_LAT_SHIFT                        15
#define RG_CHGR_RSV1_ADDR                         PMU_HP_CORE_CORE_ANA_CON16
#define RG_CHGR_RSV1_MASK                         0xF
#define RG_CHGR_RSV1_SHIFT                        0
#define RG_CHGR_RSV2_ADDR                         PMU_HP_CORE_CORE_ANA_CON16
#define RG_CHGR_RSV2_MASK                         0xF
#define RG_CHGR_RSV2_SHIFT                        4
#define RG_CHGR_RSV3_ADDR                         PMU_HP_CORE_CORE_ANA_CON16
#define RG_CHGR_RSV3_MASK                         0xF
#define RG_CHGR_RSV3_SHIFT                        8
#define RG_CHGR_RSV4_ADDR                         PMU_HP_CORE_CORE_ANA_CON16
#define RG_CHGR_RSV4_MASK                         0xF
#define RG_CHGR_RSV4_SHIFT                        12
#define RG_EFUSE_BUSPAM_TRIM_ADDR                 PMU_HP_CORE_CORE_ELR_9
#define RG_EFUSE_BUSPAM_TRIM_MASK                 0xF
#define RG_EFUSE_BUSPAM_TRIM_SHIFT                0
#define RG_EFUSE_CHGR_RSV1_ADDR                   PMU_HP_CORE_CORE_ELR_9
#define RG_EFUSE_CHGR_RSV1_MASK                   0xFF
#define RG_EFUSE_CHGR_RSV1_SHIFT                  8
#define RG_EFUSE_SYSDPM_TRIM_ADDR                 PMU_HP_CORE_CORE_ELR_10
#define RG_EFUSE_SYSDPM_TRIM_MASK                 0xF
#define RG_EFUSE_SYSDPM_TRIM_SHIFT                0
#define RG_EFUSE_CHGR_RSV2_ADDR                   PMU_HP_CORE_CORE_ELR_10
#define RG_EFUSE_CHGR_RSV2_MASK                   0xFF
#define RG_EFUSE_CHGR_RSV2_SHIFT                  8
#define RG_EFUSE_WEAKVBUS_TRIM_ADDR               PMU_HP_CORE_CORE_ELR_11
#define RG_EFUSE_WEAKVBUS_TRIM_MASK               0xF
#define RG_EFUSE_WEAKVBUS_TRIM_SHIFT              0
#define RG_EFUSE_CHGR_RSV3_ADDR                   PMU_HP_CORE_CORE_ELR_11
#define RG_EFUSE_CHGR_RSV3_MASK                   0xFF
#define RG_EFUSE_CHGR_RSV3_SHIFT                  8
#define RG_EN_HWJEITA_ADDR                        PMU_HP_LCHR_DIG_CON0
#define RG_EN_HWJEITA_MASK                        0x1
#define RG_EN_HWJEITA_SHIFT                       0
#define RG_DISWARMCOOL_ADDR                       PMU_HP_LCHR_DIG_CON0
#define RG_DISWARMCOOL_MASK                       0x1
#define RG_DISWARMCOOL_SHIFT                      1
#define RG_IBAT_TUNE_TRIM_ADDR                    PMU_HP_LCHR_DIG_CON0
#define RG_IBAT_TUNE_TRIM_MASK                    0x7
#define RG_IBAT_TUNE_TRIM_SHIFT                   2
#define RG_VCV_JW_ADDR                            PMU_HP_LCHR_DIG_CON1
#define RG_VCV_JW_MASK                            0x1F
#define RG_VCV_JW_SHIFT                           0
#define RG_VCV_JC_ADDR                            PMU_HP_LCHR_DIG_CON1
#define RG_VCV_JC_MASK                            0x1F
#define RG_VCV_JC_SHIFT                           8
#define RG_EN_DIG_THR_ADDR                        PMU_HP_LCHR_DIG_CON2
#define RG_EN_DIG_THR_MASK                        0x1
#define RG_EN_DIG_THR_SHIFT                       0
#define RG_EFUSE_EN_ICL_SFSTR_ADDR                PMU_HP_LCHR_DIG_CON2
#define RG_EFUSE_EN_ICL_SFSTR_MASK                0x1
#define RG_EFUSE_EN_ICL_SFSTR_SHIFT               1
#define RG_EFUSE_RSET_HIGH_EN_ADDR                PMU_HP_LCHR_DIG_CON2
#define RG_EFUSE_RSET_HIGH_EN_MASK                0x1
#define RG_EFUSE_RSET_HIGH_EN_SHIFT               2
#define RG_LCHR_1M_CK_PDN_ADDR                    PMU_HP_LCHR_DIG_CON3
#define RG_LCHR_1M_CK_PDN_MASK                    0x1
#define RG_LCHR_1M_CK_PDN_SHIFT                   0
#define RG_LCHR_1K_CK_PDN_ADDR                    PMU_HP_LCHR_DIG_CON3
#define RG_LCHR_1K_CK_PDN_MASK                    0x1
#define RG_LCHR_1K_CK_PDN_SHIFT                   1
#define RG_EN_CHR_ADDR                            PMU_HP_LCHR_DIG_CON4
#define RG_EN_CHR_MASK                            0x1
#define RG_EN_CHR_SHIFT                           0
#define RG_SYSDPM_THR_EN_ADDR                     PMU_HP_LCHR_DIG_CON4
#define RG_SYSDPM_THR_EN_MASK                     0x1
#define RG_SYSDPM_THR_EN_SHIFT                    1
#define RG_FASTON_FLAG_EN_ADDR                    PMU_HP_LCHR_DIG_CON4
#define RG_FASTON_FLAG_EN_MASK                    0x1
#define RG_FASTON_FLAG_EN_SHIFT                   2
#define RG_EN_SAFETY_TMR_PRECC_ADDR               PMU_HP_LCHR_DIG_CON4
#define RG_EN_SAFETY_TMR_PRECC_MASK               0x1
#define RG_EN_SAFETY_TMR_PRECC_SHIFT              3
#define RG_EN_SAFETY_TMR_CC_ADDR                  PMU_HP_LCHR_DIG_CON4
#define RG_EN_SAFETY_TMR_CC_MASK                  0x1
#define RG_EN_SAFETY_TMR_CC_SHIFT                 4
#define RG_SAFETY_TMR_CLR_ADDR                    PMU_HP_LCHR_DIG_CON4
#define RG_SAFETY_TMR_CLR_MASK                    0x1
#define RG_SAFETY_TMR_CLR_SHIFT                   5
#define RG_EXTEND_TMR_CLR_ADDR                    PMU_HP_LCHR_DIG_CON4
#define RG_EXTEND_TMR_CLR_MASK                    0x1
#define RG_EXTEND_TMR_CLR_SHIFT                   6
#define RG_SAFETY_KEEP_TIMER_CNT_ADDR             PMU_HP_LCHR_DIG_CON4
#define RG_SAFETY_KEEP_TIMER_CNT_MASK             0x1
#define RG_SAFETY_KEEP_TIMER_CNT_SHIFT            7
#define RG_CC_TMR_SEL_ADDR                        PMU_HP_LCHR_DIG_CON5
#define RG_CC_TMR_SEL_MASK                        0x3
#define RG_CC_TMR_SEL_SHIFT                       0
#define RG_PRECC_TMR_SEL_ADDR                     PMU_HP_LCHR_DIG_CON5
#define RG_PRECC_TMR_SEL_MASK                     0x3
#define RG_PRECC_TMR_SEL_SHIFT                    2
#define RG_PRE_TMR_SEL_ADDR                       PMU_HP_LCHR_DIG_CON5
#define RG_PRE_TMR_SEL_MASK                       0x3
#define RG_PRE_TMR_SEL_SHIFT                      4
#define RG_EN_TERM_ADDR                           PMU_HP_LCHR_DIG_CON6
#define RG_EN_TERM_MASK                           0x1
#define RG_EN_TERM_SHIFT                          0
#define RG_ITERM_DB_SEL_ADDR                      PMU_HP_LCHR_DIG_CON6
#define RG_ITERM_DB_SEL_MASK                      0x3
#define RG_ITERM_DB_SEL_SHIFT                     1
#define RG_ITERM_CHG_CUR_EN_ADDR                  PMU_HP_LCHR_DIG_CON6
#define RG_ITERM_CHG_CUR_EN_MASK                  0x1
#define RG_ITERM_CHG_CUR_EN_SHIFT                 4
#define RG_ITERM_CHG_CUR_DB_SEL_ADDR              PMU_HP_LCHR_DIG_CON6
#define RG_ITERM_CHG_CUR_DB_SEL_MASK              0x7
#define RG_ITERM_CHG_CUR_DB_SEL_SHIFT             5
#define RG_EN_RECHG_ADDR                          PMU_HP_LCHR_DIG_CON7
#define RG_EN_RECHG_MASK                          0x1
#define RG_EN_RECHG_SHIFT                         0
#define RG_VRECHG_ADDR                            PMU_HP_LCHR_DIG_CON7
#define RG_VRECHG_MASK                            0x3
#define RG_VRECHG_SHIFT                           1
#define RG_EN_OVCHG_ADDR                          PMU_HP_LCHR_DIG_CON7
#define RG_EN_OVCHG_MASK                          0x1
#define RG_EN_OVCHG_SHIFT                         3
#define RG_VOVCHG_ADDR                            PMU_HP_LCHR_DIG_CON7
#define RG_VOVCHG_MASK                            0x3
#define RG_VOVCHG_SHIFT                           4
#define RG_LCHR_FLAG_SEL_ADDR                     PMU_HP_LCHR_DIG_CON8
#define RG_LCHR_FLAG_SEL_MASK                     0x1F
#define RG_LCHR_FLAG_SEL_SHIFT                    0
#define RGS_CHR_STATE_SW_ADDR                     PMU_HP_LCHR_DIG_CON9
#define RGS_CHR_STATE_SW_MASK                     0x7
#define RGS_CHR_STATE_SW_SHIFT                    0
#define RGS_CHR_STATE_ADDR                        PMU_HP_LCHR_DIG_CON9
#define RGS_CHR_STATE_MASK                        0xF
#define RGS_CHR_STATE_SHIFT                       3
#define RG_CHR_SWJEITA_CTL_ADDR                   PMU_HP_LCHR_DIG_CON10
#define RG_CHR_SWJEITA_CTL_MASK                   0x1
#define RG_CHR_SWJEITA_CTL_SHIFT                  0
#define RG_CHR_SWJEITA_HOT_CTL_ADDR               PMU_HP_LCHR_DIG_CON10
#define RG_CHR_SWJEITA_HOT_CTL_MASK               0x1
#define RG_CHR_SWJEITA_HOT_CTL_SHIFT              1
#define RG_CHR_SWJEITA_WARM_CTL_ADDR              PMU_HP_LCHR_DIG_CON10
#define RG_CHR_SWJEITA_WARM_CTL_MASK              0x1
#define RG_CHR_SWJEITA_WARM_CTL_SHIFT             2
#define RG_CHR_SWJEITA_COOL_CTL_ADDR              PMU_HP_LCHR_DIG_CON10
#define RG_CHR_SWJEITA_COOL_CTL_MASK              0x1
#define RG_CHR_SWJEITA_COOL_CTL_SHIFT             3
#define RG_CHR_SWJEITA_COLD_CTL_ADDR              PMU_HP_LCHR_DIG_CON10
#define RG_CHR_SWJEITA_COLD_CTL_MASK              0x1
#define RG_CHR_SWJEITA_COLD_CTL_SHIFT             4
#define RG_FORCE_EOC_SWSEL_ADDR                   PMU_HP_LCHR_DIG_CON10
#define RG_FORCE_EOC_SWSEL_MASK                   0x1
#define RG_FORCE_EOC_SWSEL_SHIFT                  5
#define RG_FORCE_EOC_EN_ADDR                      PMU_HP_LCHR_DIG_CON10
#define RG_FORCE_EOC_EN_MASK                      0x1
#define RG_FORCE_EOC_EN_SHIFT                     6
#define RG_LCHR_1S_SPEEDUP_ADDR                   PMU_HP_LCHR_DIG_CON10
#define RG_LCHR_1S_SPEEDUP_MASK                   0x1
#define RG_LCHR_1S_SPEEDUP_SHIFT                  7
#define RG_EN_ICC_MULTIPLE_SFSTR_ADDR             PMU_HP_LCHR_DIG_CON11
#define RG_EN_ICC_MULTIPLE_SFSTR_MASK             0x1
#define RG_EN_ICC_MULTIPLE_SFSTR_SHIFT            4
#define RG_ICC_MULTIPLE_ITH_ADDR                  PMU_HP_LCHR_DIG_CON11
#define RG_ICC_MULTIPLE_ITH_MASK                  0x7
#define RG_ICC_MULTIPLE_ITH_SHIFT                 5
#define RG_TSTEP_ICC_MULTIPLE_ADDR                PMU_HP_LCHR_DIG_CON11
#define RG_TSTEP_ICC_MULTIPLE_MASK                0x3
#define RG_TSTEP_ICC_MULTIPLE_SHIFT               8
#define RG_DEBUG_LATCH_CLEAR_ADDR                 PMU_HP_LCHR_DIG_CON12
#define RG_DEBUG_LATCH_CLEAR_MASK                 0x1
#define RG_DEBUG_LATCH_CLEAR_SHIFT                3
#define RG_CHARGER_RST_SW_ADDR                    PMU_HP_LCHR_DIG_CON13
#define RG_CHARGER_RST_SW_MASK                    0x1
#define RG_CHARGER_RST_SW_SHIFT                   0
#define RG_LCHR_STATE_RST_SW_SEL_ADDR             PMU_HP_LCHR_DIG_CON13
#define RG_LCHR_STATE_RST_SW_SEL_MASK             0x1
#define RG_LCHR_STATE_RST_SW_SEL_SHIFT            1
#define RG_LCHR_STATE_RST_SW_ADDR                 PMU_HP_LCHR_DIG_CON13
#define RG_LCHR_STATE_RST_SW_MASK                 0x1
#define RG_LCHR_STATE_RST_SW_SHIFT                2
#define DA_QI_WEAKBUS_DB_ADDR                     PMU_HP_LCHR_DIG_DEBUG0
#define DA_QI_WEAKBUS_DB_MASK                     0x1
#define DA_QI_WEAKBUS_DB_SHIFT                    0
#define AD_QI_WEAKBUS_ADDR                        PMU_HP_LCHR_DIG_DEBUG0
#define AD_QI_WEAKBUS_MASK                        0x1
#define AD_QI_WEAKBUS_SHIFT                       1
#define DA_QI_VBAT_LT_PRECC_DB_ADDR               PMU_HP_LCHR_DIG_DEBUG0
#define DA_QI_VBAT_LT_PRECC_DB_MASK               0x1
#define DA_QI_VBAT_LT_PRECC_DB_SHIFT              2
#define AD_QI_VBAT_LT_PRECC_ADDR                  PMU_HP_LCHR_DIG_DEBUG0
#define AD_QI_VBAT_LT_PRECC_MASK                  0x1
#define AD_QI_VBAT_LT_PRECC_SHIFT                 3
#define DA_QI_CP_EN_ADDR                          PMU_HP_LCHR_DIG_DEBUG0
#define DA_QI_CP_EN_MASK                          0x1
#define DA_QI_CP_EN_SHIFT                         4
#define DA_QI_SYS_MODE_EN_ADDR                    PMU_HP_LCHR_DIG_DEBUG0
#define DA_QI_SYS_MODE_EN_MASK                    0x1
#define DA_QI_SYS_MODE_EN_SHIFT                   5
#define DA_QI_FASTON_EN_ADDR                      PMU_HP_LCHR_DIG_DEBUG0
#define DA_QI_FASTON_EN_MASK                      0x1
#define DA_QI_FASTON_EN_SHIFT                     6
#define DA_QI_CCCV_MODE_EN_ADDR                   PMU_HP_LCHR_DIG_DEBUG0
#define DA_QI_CCCV_MODE_EN_MASK                   0x1
#define DA_QI_CCCV_MODE_EN_SHIFT                  7
#define AD_QI_CV_MODE_ADDR                        PMU_HP_LCHR_DIG_DEBUG0
#define AD_QI_CV_MODE_MASK                        0x1
#define AD_QI_CV_MODE_SHIFT                       8
#define AD_QI_ITERM_FLAG_ADDR                     PMU_HP_LCHR_DIG_DEBUG0
#define AD_QI_ITERM_FLAG_MASK                     0x1
#define AD_QI_ITERM_FLAG_SHIFT                    9
#define AD_QI_ICC_LT_HALF_ADDR                    PMU_HP_LCHR_DIG_DEBUG0
#define AD_QI_ICC_LT_HALF_MASK                    0x1
#define AD_QI_ICC_LT_HALF_SHIFT                   10
#define AD_QI_ICC_LT_TWENTY_ADDR                  PMU_HP_LCHR_DIG_DEBUG0
#define AD_QI_ICC_LT_TWENTY_MASK                  0x1
#define AD_QI_ICC_LT_TWENTY_SHIFT                 11
#define DA_QI_ICC_LT_HALF_DB_ADDR                 PMU_HP_LCHR_DIG_DEBUG0
#define DA_QI_ICC_LT_HALF_DB_MASK                 0x1
#define DA_QI_ICC_LT_HALF_DB_SHIFT                12
#define DA_QI_ICC_LT_TWENTY_DB_ADDR               PMU_HP_LCHR_DIG_DEBUG0
#define DA_QI_ICC_LT_TWENTY_DB_MASK               0x1
#define DA_QI_ICC_LT_TWENTY_DB_SHIFT              13
#define AD_QI_ICL_MODE_ADDR                       PMU_HP_LCHR_DIG_DEBUG0
#define AD_QI_ICL_MODE_MASK                       0x1
#define AD_QI_ICL_MODE_SHIFT                      14
#define AD_QI_THR_MODE_ADDR                       PMU_HP_LCHR_DIG_DEBUG0
#define AD_QI_THR_MODE_MASK                       0x1
#define AD_QI_THR_MODE_SHIFT                      15
#define AD_QI_VBUSDPM_MODE_ADDR                   PMU_HP_LCHR_DIG_DEBUG1
#define AD_QI_VBUSDPM_MODE_MASK                   0x1
#define AD_QI_VBUSDPM_MODE_SHIFT                  0
#define AD_QI_SYSDPM_MODE_ADDR                    PMU_HP_LCHR_DIG_DEBUG1
#define AD_QI_SYSDPM_MODE_MASK                    0x1
#define AD_QI_SYSDPM_MODE_SHIFT                   1
#define DA_QI_ICL_ADDR                            PMU_HP_LCHR_DIG_DEBUG1
#define DA_QI_ICL_MASK                            0xF
#define DA_QI_ICL_SHIFT                           2
#define DA_QI_SYS_DISCHR_EN_ADDR                  PMU_HP_LCHR_DIG_DEBUG1
#define DA_QI_SYS_DISCHR_EN_MASK                  0x1
#define DA_QI_SYS_DISCHR_EN_SHIFT                 6
#define AD_QI_VSYS_OVP_ADDR                       PMU_HP_LCHR_DIG_DEBUG1
#define AD_QI_VSYS_OVP_MASK                       0x1
#define AD_QI_VSYS_OVP_SHIFT                      7
#define AD_QI_VBAT_OVP_ADDR                       PMU_HP_LCHR_DIG_DEBUG1
#define AD_QI_VBAT_OVP_MASK                       0x1
#define AD_QI_VBAT_OVP_SHIFT                      8
#define DD_QI_FASTON_FLAG_DB_ADDR                 PMU_HP_LCHR_DIG_DEBUG1
#define DD_QI_FASTON_FLAG_DB_MASK                 0x1
#define DD_QI_FASTON_FLAG_DB_SHIFT                9
#define DA_QI_BATON_WARMCOOL_MODE_ADDR            PMU_HP_LCHR_DIG_DEBUG1
#define DA_QI_BATON_WARMCOOL_MODE_MASK            0x1
#define DA_QI_BATON_WARMCOOL_MODE_SHIFT           10
#define DA_QI_VBAT_OVP_DB_ADDR                    PMU_HP_LCHR_DIG_DEBUG1
#define DA_QI_VBAT_OVP_DB_MASK                    0x1
#define DA_QI_VBAT_OVP_DB_SHIFT                   11
#define DA_QI_VSYS_OVP_DB_ADDR                    PMU_HP_LCHR_DIG_DEBUG1
#define DA_QI_VSYS_OVP_DB_MASK                    0x1
#define DA_QI_VSYS_OVP_DB_SHIFT                   12
#define AD_QI_SYS_MODE_ADDR                       PMU_HP_LCHR_DIG_DEBUG1
#define AD_QI_SYS_MODE_MASK                       0x1
#define AD_QI_SYS_MODE_SHIFT                      13
#define AD_QI_ICC_MODE_ADDR                       PMU_HP_LCHR_DIG_DEBUG1
#define AD_QI_ICC_MODE_MASK                       0x1
#define AD_QI_ICC_MODE_SHIFT                      14
#define AD_QI_FASTON_FLAG_ADDR                    PMU_HP_LCHR_DIG_DEBUG1
#define AD_QI_FASTON_FLAG_MASK                    0x1
#define AD_QI_FASTON_FLAG_SHIFT                   15
#define AD_QI_SYSDPM_LEVEL_FLAG_ADDR              PMU_HP_LCHR_DIG_DEBUG2
#define AD_QI_SYSDPM_LEVEL_FLAG_MASK              0x1
#define AD_QI_SYSDPM_LEVEL_FLAG_SHIFT             0
#define AD_QI_VREF_SET_OK_ADDR                    PMU_HP_LCHR_DIG_DEBUG2
#define AD_QI_VREF_SET_OK_MASK                    0x1
#define AD_QI_VREF_SET_OK_SHIFT                   11
#define DA_QI_PMU_UVLO_CHR_DB_ADDR                PMU_HP_LCHR_DIG_DEBUG2
#define DA_QI_PMU_UVLO_CHR_DB_MASK                0x1
#define DA_QI_PMU_UVLO_CHR_DB_SHIFT               13
#define DA_QI_CCCV_REF_EN_ADDR                    PMU_HP_LCHR_DIG_DEBUG2
#define DA_QI_CCCV_REF_EN_MASK                    0x1
#define DA_QI_CCCV_REF_EN_SHIFT                   14
#define DA_QI_IBAT_TUNE_TRIM_ADDR                 PMU_HP_LCHR_DIG_DEBUG3
#define DA_QI_IBAT_TUNE_TRIM_MASK                 0x7
#define DA_QI_IBAT_TUNE_TRIM_SHIFT                0
#define DA_QI_VCVREG_VTH_ADDR                     PMU_HP_LCHR_DIG_DEBUG3
#define DA_QI_VCVREG_VTH_MASK                     0x1F
#define DA_QI_VCVREG_VTH_SHIFT                    3
#define DA_QI_ICC_MULTIPLE_ITH_ADDR               PMU_HP_LCHR_DIG_DEBUG3
#define DA_QI_ICC_MULTIPLE_ITH_MASK               0x7
#define DA_QI_ICC_MULTIPLE_ITH_SHIFT              8
#define DA_QI_SYSCV_DVS_EN_ADDR                   PMU_HP_LCHR_DIG_DEBUG3
#define DA_QI_SYSCV_DVS_EN_MASK                   0x1
#define DA_QI_SYSCV_DVS_EN_SHIFT                  14
#define RG_SYS_DISCHR_EN_SW_ADDR                  PMU_HP_LCHR_DIG_DEBUG4
#define RG_SYS_DISCHR_EN_SW_MASK                  0x1
#define RG_SYS_DISCHR_EN_SW_SHIFT                 0
#define RG_SYS_DISCHR_EN_SW_SEL_ADDR              PMU_HP_LCHR_DIG_DEBUG4
#define RG_SYS_DISCHR_EN_SW_SEL_MASK              0x1
#define RG_SYS_DISCHR_EN_SW_SEL_SHIFT             1
#define RG_WEAKBUS_SW_ADDR                        PMU_HP_LCHR_DIG_DEBUG4
#define RG_WEAKBUS_SW_MASK                        0x1
#define RG_WEAKBUS_SW_SHIFT                       2
#define RG_WEAKBUS_SW_SEL_ADDR                    PMU_HP_LCHR_DIG_DEBUG4
#define RG_WEAKBUS_SW_SEL_MASK                    0x1
#define RG_WEAKBUS_SW_SEL_SHIFT                   3
#define RG_VBAT_LT_PRECC_SW_ADDR                  PMU_HP_LCHR_DIG_DEBUG4
#define RG_VBAT_LT_PRECC_SW_MASK                  0x1
#define RG_VBAT_LT_PRECC_SW_SHIFT                 4
#define RG_VBAT_LT_PRECC_SW_SEL_ADDR              PMU_HP_LCHR_DIG_DEBUG4
#define RG_VBAT_LT_PRECC_SW_SEL_MASK              0x1
#define RG_VBAT_LT_PRECC_SW_SEL_SHIFT             5
#define RG_CV_MODE_SW_ADDR                        PMU_HP_LCHR_DIG_DEBUG4
#define RG_CV_MODE_SW_MASK                        0x1
#define RG_CV_MODE_SW_SHIFT                       6
#define RG_CV_MODE_SW_SEL_ADDR                    PMU_HP_LCHR_DIG_DEBUG4
#define RG_CV_MODE_SW_SEL_MASK                    0x1
#define RG_CV_MODE_SW_SEL_SHIFT                   7
#define RG_ITERM_FLAG_SW_ADDR                     PMU_HP_LCHR_DIG_DEBUG4
#define RG_ITERM_FLAG_SW_MASK                     0x1
#define RG_ITERM_FLAG_SW_SHIFT                    8
#define RG_ITERM_FLAG_SW_SEL_ADDR                 PMU_HP_LCHR_DIG_DEBUG4
#define RG_ITERM_FLAG_SW_SEL_MASK                 0x1
#define RG_ITERM_FLAG_SW_SEL_SHIFT                9
#define RG_ICC_LT_HALF_SW_ADDR                    PMU_HP_LCHR_DIG_DEBUG4
#define RG_ICC_LT_HALF_SW_MASK                    0x1
#define RG_ICC_LT_HALF_SW_SHIFT                   10
#define RG_ICC_LT_HALF_SW_SEL_ADDR                PMU_HP_LCHR_DIG_DEBUG4
#define RG_ICC_LT_HALF_SW_SEL_MASK                0x1
#define RG_ICC_LT_HALF_SW_SEL_SHIFT               11
#define RG_ICC_LT_TWENTY_SW_ADDR                  PMU_HP_LCHR_DIG_DEBUG4
#define RG_ICC_LT_TWENTY_SW_MASK                  0x1
#define RG_ICC_LT_TWENTY_SW_SHIFT                 12
#define RG_ICC_LT_TWENTY_SW_SEL_ADDR              PMU_HP_LCHR_DIG_DEBUG4
#define RG_ICC_LT_TWENTY_SW_SEL_MASK              0x1
#define RG_ICC_LT_TWENTY_SW_SEL_SHIFT             13
#define RG_CP_EN_SW_ADDR                          PMU_HP_LCHR_DIG_DEBUG4
#define RG_CP_EN_SW_MASK                          0x1
#define RG_CP_EN_SW_SHIFT                         14
#define RG_CP_EN_SW_SEL_ADDR                      PMU_HP_LCHR_DIG_DEBUG4
#define RG_CP_EN_SW_SEL_MASK                      0x1
#define RG_CP_EN_SW_SEL_SHIFT                     15
#define RG_ICL_MODE_SW_ADDR                       PMU_HP_LCHR_DIG_DEBUG5
#define RG_ICL_MODE_SW_MASK                       0x1
#define RG_ICL_MODE_SW_SHIFT                      0
#define RG_ICL_MODE_SW_SEL_ADDR                   PMU_HP_LCHR_DIG_DEBUG5
#define RG_ICL_MODE_SW_SEL_MASK                   0x1
#define RG_ICL_MODE_SW_SEL_SHIFT                  1
#define RG_VBUSDPM_MODE_SW_ADDR                   PMU_HP_LCHR_DIG_DEBUG5
#define RG_VBUSDPM_MODE_SW_MASK                   0x1
#define RG_VBUSDPM_MODE_SW_SHIFT                  2
#define RG_VBUSDPM_MODE_SW_SEL_ADDR               PMU_HP_LCHR_DIG_DEBUG5
#define RG_VBUSDPM_MODE_SW_SEL_MASK               0x1
#define RG_VBUSDPM_MODE_SW_SEL_SHIFT              3
#define RG_SYSDPM_MODE_SW_ADDR                    PMU_HP_LCHR_DIG_DEBUG5
#define RG_SYSDPM_MODE_SW_MASK                    0x1
#define RG_SYSDPM_MODE_SW_SHIFT                   4
#define RG_SYSDPM_MODE_SW_SEL_ADDR                PMU_HP_LCHR_DIG_DEBUG5
#define RG_SYSDPM_MODE_SW_SEL_MASK                0x1
#define RG_SYSDPM_MODE_SW_SEL_SHIFT               5
#define RG_THR_MODE_SW_ADDR                       PMU_HP_LCHR_DIG_DEBUG5
#define RG_THR_MODE_SW_MASK                       0x1
#define RG_THR_MODE_SW_SHIFT                      6
#define RG_THR_MODE_SW_SEL_ADDR                   PMU_HP_LCHR_DIG_DEBUG5
#define RG_THR_MODE_SW_SEL_MASK                   0x1
#define RG_THR_MODE_SW_SEL_SHIFT                  7
#define RG_VSYS_OVP_SW_ADDR                       PMU_HP_LCHR_DIG_DEBUG5
#define RG_VSYS_OVP_SW_MASK                       0x1
#define RG_VSYS_OVP_SW_SHIFT                      8
#define RG_VSYS_OVP_SW_SEL_ADDR                   PMU_HP_LCHR_DIG_DEBUG5
#define RG_VSYS_OVP_SW_SEL_MASK                   0x1
#define RG_VSYS_OVP_SW_SEL_SHIFT                  9
#define RG_VBAT_OVP_SW_ADDR                       PMU_HP_LCHR_DIG_DEBUG5
#define RG_VBAT_OVP_SW_MASK                       0x1
#define RG_VBAT_OVP_SW_SHIFT                      10
#define RG_VBAT_OVP_SW_SEL_ADDR                   PMU_HP_LCHR_DIG_DEBUG5
#define RG_VBAT_OVP_SW_SEL_MASK                   0x1
#define RG_VBAT_OVP_SW_SEL_SHIFT                  11
#define RG_SYS_MODE_SW_ADDR                       PMU_HP_LCHR_DIG_DEBUG5
#define RG_SYS_MODE_SW_MASK                       0x1
#define RG_SYS_MODE_SW_SHIFT                      12
#define RG_SYS_MODE_SW_SEL_ADDR                   PMU_HP_LCHR_DIG_DEBUG5
#define RG_SYS_MODE_SW_SEL_MASK                   0x1
#define RG_SYS_MODE_SW_SEL_SHIFT                  13
#define RG_ICC_MODE_SW_ADDR                       PMU_HP_LCHR_DIG_DEBUG5
#define RG_ICC_MODE_SW_MASK                       0x1
#define RG_ICC_MODE_SW_SHIFT                      14
#define RG_ICC_MODE_SW_SEL_ADDR                   PMU_HP_LCHR_DIG_DEBUG5
#define RG_ICC_MODE_SW_SEL_MASK                   0x1
#define RG_ICC_MODE_SW_SEL_SHIFT                  15
#define RG_FASTON_FLAG_SW_ADDR                    PMU_HP_LCHR_DIG_DEBUG6
#define RG_FASTON_FLAG_SW_MASK                    0x1
#define RG_FASTON_FLAG_SW_SHIFT                   0
#define RG_FASTON_FLAG_SW_SEL_ADDR                PMU_HP_LCHR_DIG_DEBUG6
#define RG_FASTON_FLAG_SW_SEL_MASK                0x1
#define RG_FASTON_FLAG_SW_SEL_SHIFT               1
#define RG_SYS_MODE_EN_SW_ADDR                    PMU_HP_LCHR_DIG_DEBUG6
#define RG_SYS_MODE_EN_SW_MASK                    0x1
#define RG_SYS_MODE_EN_SW_SHIFT                   4
#define RG_SYS_MODE_EN_SW_SEL_ADDR                PMU_HP_LCHR_DIG_DEBUG6
#define RG_SYS_MODE_EN_SW_SEL_MASK                0x1
#define RG_SYS_MODE_EN_SW_SEL_SHIFT               5
#define RG_FASTON_EN_SW_ADDR                      PMU_HP_LCHR_DIG_DEBUG6
#define RG_FASTON_EN_SW_MASK                      0x1
#define RG_FASTON_EN_SW_SHIFT                     6
#define RG_FASTON_EN_SW_SEL_ADDR                  PMU_HP_LCHR_DIG_DEBUG6
#define RG_FASTON_EN_SW_SEL_MASK                  0x1
#define RG_FASTON_EN_SW_SEL_SHIFT                 7
#define RG_CCCV_MODE_EN_SW_ADDR                   PMU_HP_LCHR_DIG_DEBUG6
#define RG_CCCV_MODE_EN_SW_MASK                   0x1
#define RG_CCCV_MODE_EN_SW_SHIFT                  8
#define RG_CCCV_MODE_EN_SW_SEL_ADDR               PMU_HP_LCHR_DIG_DEBUG6
#define RG_CCCV_MODE_EN_SW_SEL_MASK               0x1
#define RG_CCCV_MODE_EN_SW_SEL_SHIFT              9
#define RG_PMU_UVLO_CHR_SW_ADDR                   PMU_HP_LCHR_DIG_DEBUG6
#define RG_PMU_UVLO_CHR_SW_MASK                   0x1
#define RG_PMU_UVLO_CHR_SW_SHIFT                  10
#define RG_PMU_UVLO_CHR_SW_SEL_ADDR               PMU_HP_LCHR_DIG_DEBUG6
#define RG_PMU_UVLO_CHR_SW_SEL_MASK               0x1
#define RG_PMU_UVLO_CHR_SW_SEL_SHIFT              11
#define RG_CCCV_REF_EN_SW_ADDR                    PMU_HP_LCHR_DIG_DEBUG6
#define RG_CCCV_REF_EN_SW_MASK                    0x1
#define RG_CCCV_REF_EN_SW_SHIFT                   12
#define RG_CCCV_REF_EN_SW_SEL_ADDR                PMU_HP_LCHR_DIG_DEBUG6
#define RG_CCCV_REF_EN_SW_SEL_MASK                0x1
#define RG_CCCV_REF_EN_SW_SEL_SHIFT               13
#define RG_ICL_SW_ADDR                            PMU_HP_LCHR_DIG_DEBUG7
#define RG_ICL_SW_MASK                            0xF
#define RG_ICL_SW_SHIFT                           5
#define RG_ICL_SW_SEL_ADDR                        PMU_HP_LCHR_DIG_DEBUG7
#define RG_ICL_SW_SEL_MASK                        0x1
#define RG_ICL_SW_SEL_SHIFT                       9
#define RG_BATON_WARMCOOL_MODE_SW_ADDR            PMU_HP_LCHR_DIG_DEBUG7
#define RG_BATON_WARMCOOL_MODE_SW_MASK            0x1
#define RG_BATON_WARMCOOL_MODE_SW_SHIFT           10
#define RG_BATON_WARMCOOL_MODE_SW_SEL_ADDR        PMU_HP_LCHR_DIG_DEBUG7
#define RG_BATON_WARMCOOL_MODE_SW_SEL_MASK        0x1
#define RG_BATON_WARMCOOL_MODE_SW_SEL_SHIFT       11
#define RG_IBAT_TUNE_TRIM_SW_ADDR                 PMU_HP_LCHR_DIG_DEBUG7
#define RG_IBAT_TUNE_TRIM_SW_MASK                 0x7
#define RG_IBAT_TUNE_TRIM_SW_SHIFT                12
#define RG_IBAT_TUNE_TRIM_SW_SEL_ADDR             PMU_HP_LCHR_DIG_DEBUG7
#define RG_IBAT_TUNE_TRIM_SW_SEL_MASK             0x1
#define RG_IBAT_TUNE_TRIM_SW_SEL_SHIFT            15
#define RG_VCVREG_VTH_SW_ADDR                     PMU_HP_LCHR_DIG_DEBUG8
#define RG_VCVREG_VTH_SW_MASK                     0x1F
#define RG_VCVREG_VTH_SW_SHIFT                    0
#define RG_VCVREG_VTH_SW_SEL_ADDR                 PMU_HP_LCHR_DIG_DEBUG8
#define RG_VCVREG_VTH_SW_SEL_MASK                 0x1
#define RG_VCVREG_VTH_SW_SEL_SHIFT                5
#define RG_SYSCV_DVS_EN_SW_SEL_ADDR               PMU_HP_LCHR_DIG_DEBUG8
#define RG_SYSCV_DVS_EN_SW_SEL_MASK               0x1
#define RG_SYSCV_DVS_EN_SW_SEL_SHIFT              10
#define RG_SYSCV_DVS_EN_SW_ADDR                   PMU_HP_LCHR_DIG_DEBUG8
#define RG_SYSCV_DVS_EN_SW_MASK                   0x1
#define RG_SYSCV_DVS_EN_SW_SHIFT                  11
#define RG_ICC_MULTIPLE_ITH_SW_SEL_ADDR           PMU_HP_LCHR_DIG_DEBUG8
#define RG_ICC_MULTIPLE_ITH_SW_SEL_MASK           0x1
#define RG_ICC_MULTIPLE_ITH_SW_SEL_SHIFT          12
#define RG_ICC_MULTIPLE_ITH_SW_ADDR               PMU_HP_LCHR_DIG_DEBUG8
#define RG_ICC_MULTIPLE_ITH_SW_MASK               0x7
#define RG_ICC_MULTIPLE_ITH_SW_SHIFT              13
#define CHR_PLUGIN_ADDR                           PMU_HP_LCHR_DIG_EVENT0
#define CHR_PLUGIN_MASK                           0x1
#define CHR_PLUGIN_SHIFT                          0
#define CHR_PLUGOUT_ADDR                          PMU_HP_LCHR_DIG_EVENT0
#define CHR_PLUGOUT_MASK                          0x1
#define CHR_PLUGOUT_SHIFT                         1
#define CHR_WEAKBUS_ADDR                          PMU_HP_LCHR_DIG_EVENT0
#define CHR_WEAKBUS_MASK                          0x1
#define CHR_WEAKBUS_SHIFT                         2
#define CHR_ICC_LT_HALF_ADDR                      PMU_HP_LCHR_DIG_EVENT0
#define CHR_ICC_LT_HALF_MASK                      0x1
#define CHR_ICC_LT_HALF_SHIFT                     3
#define CHR_ICC_LT_TWENTY_ADDR                    PMU_HP_LCHR_DIG_EVENT0
#define CHR_ICC_LT_TWENTY_MASK                    0x1
#define CHR_ICC_LT_TWENTY_SHIFT                   4
#define CHR_BATOVP_ADDR                           PMU_HP_LCHR_DIG_EVENT0
#define CHR_BATOVP_MASK                           0x1
#define CHR_BATOVP_SHIFT                          5
#define CHR_SYSOVP_ADDR                           PMU_HP_LCHR_DIG_EVENT0
#define CHR_SYSOVP_MASK                           0x1
#define CHR_SYSOVP_SHIFT                          6
#define CHR_VBUSDPM_ADDR                          PMU_HP_LCHR_DIG_EVENT0
#define CHR_VBUSDPM_MASK                          0x1
#define CHR_VBUSDPM_SHIFT                         7
#define CHR_BAT_HT_ADDR                           PMU_HP_LCHR_DIG_EVENT0
#define CHR_BAT_HT_MASK                           0x1
#define CHR_BAT_HT_SHIFT                          8
#define CHR_BAT_LT_ADDR                           PMU_HP_LCHR_DIG_EVENT0
#define CHR_BAT_LT_MASK                           0x1
#define CHR_BAT_LT_SHIFT                          9
#define CHR_SAFETMROUT_PRECC_ADDR                 PMU_HP_LCHR_DIG_EVENT0
#define CHR_SAFETMROUT_PRECC_MASK                 0x1
#define CHR_SAFETMROUT_PRECC_SHIFT                10
#define CHR_SAFETMROUT_CC_ADDR                    PMU_HP_LCHR_DIG_EVENT0
#define CHR_SAFETMROUT_CC_MASK                    0x1
#define CHR_SAFETMROUT_CC_SHIFT                   11
#define CHR_ICC_ADDR                              PMU_HP_LCHR_DIG_EVENT0
#define CHR_ICC_MASK                              0x1
#define CHR_ICC_SHIFT                             12
#define CHR_SYSCV_ADDR                            PMU_HP_LCHR_DIG_EVENT0
#define CHR_SYSCV_MASK                            0x1
#define CHR_SYSCV_SHIFT                           13
#define CHR_BATCV_ADDR                            PMU_HP_LCHR_DIG_EVENT0
#define CHR_BATCV_MASK                            0x1
#define CHR_BATCV_SHIFT                           14
#define CHR_RECHG_ADDR                            PMU_HP_LCHR_DIG_EVENT0
#define CHR_RECHG_MASK                            0x1
#define CHR_RECHG_SHIFT                           15
#define CHR_FASTON_ADDR                           PMU_HP_LCHR_DIG_EVENT1
#define CHR_FASTON_MASK                           0x1
#define CHR_FASTON_SHIFT                          0
#define CHR_STATE_SYS_PWR_ON_PRE_ADDR             PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_SYS_PWR_ON_PRE_MASK             0x1
#define CHR_STATE_SYS_PWR_ON_PRE_SHIFT            1
#define CHR_STATE_SYS_PWR_ON_ADDR                 PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_SYS_PWR_ON_MASK                 0x1
#define CHR_STATE_SYS_PWR_ON_SHIFT                2
#define CHR_STATE_SYS_SHORT_ADDR                  PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_SYS_SHORT_MASK                  0x1
#define CHR_STATE_SYS_SHORT_SHIFT                 3
#define CHR_STATE_SUSPEND0_ADDR                   PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_SUSPEND0_MASK                   0x1
#define CHR_STATE_SUSPEND0_SHIFT                  4
#define CHR_STATE_SUSPEND1_ADDR                   PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_SUSPEND1_MASK                   0x1
#define CHR_STATE_SUSPEND1_SHIFT                  5
#define CHR_STATE_TRANSFER0_ADDR                  PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_TRANSFER0_MASK                  0x1
#define CHR_STATE_TRANSFER0_SHIFT                 6
#define CHR_STATE_TRANSFER1_ADDR                  PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_TRANSFER1_MASK                  0x1
#define CHR_STATE_TRANSFER1_SHIFT                 7
#define CHR_STATE_PRECC_ADDR                      PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_PRECC_MASK                      0x1
#define CHR_STATE_PRECC_SHIFT                     8
#define CHR_STATE_FASTCC_ADDR                     PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_FASTCC_MASK                     0x1
#define CHR_STATE_FASTCC_SHIFT                    9
#define CHR_STATE_BACKGROUND_ADDR                 PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_BACKGROUND_MASK                 0x1
#define CHR_STATE_BACKGROUND_SHIFT                10
#define CHR_STATE_EOC_ADDR                        PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_EOC_MASK                        0x1
#define CHR_STATE_EOC_SHIFT                       11
#define CHR_STATE_SYS_PWR_OFF_ADDR                PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_SYS_PWR_OFF_MASK                0x1
#define CHR_STATE_SYS_PWR_OFF_SHIFT               12
#define CHR_STATE_IDLE_ADDR                       PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_IDLE_MASK                       0x1
#define CHR_STATE_IDLE_SHIFT                      13
#define CHR_STATE_SUSPEND2_ADDR                   PMU_HP_LCHR_DIG_EVENT1
#define CHR_STATE_SUSPEND2_MASK                   0x1
#define CHR_STATE_SUSPEND2_SHIFT                  14
#define CHR_OVCHG_ADDR                            PMU_HP_LCHR_DIG_EVENT1
#define CHR_OVCHG_MASK                            0x1
#define CHR_OVCHG_SHIFT                           15
#define RG_LCHR_CO_RSV0_ADDR                      PMU_HP_LCHR_DIG_RSV
#define RG_LCHR_CO_RSV0_MASK                      0xFF
#define RG_LCHR_CO_RSV0_SHIFT                     0
#define RG_LCHR_CO_RSV1_ADDR                      PMU_HP_LCHR_DIG_RSV
#define RG_LCHR_CO_RSV1_MASK                      0xFF
#define RG_LCHR_CO_RSV1_SHIFT                     8

#endif //end of HAL_PMU_MODULE_ENABLED
#endif //end of __HAL_PMU_PLATFORM_H__
