Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b9cf09011e2f45c8a565ea872e1015a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 200 for port 'i_cnn_weight' [D:/Working/CNN_UVM/CNN_UVM.srcs/sources_1/imports/new/top.v:50]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 200 for port 'i_in_fmap' [D:/Working/CNN_UVM/CNN_UVM.srcs/sources_1/imports/new/top.v:52]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 21 for port 'o_ot_kernel_acc' [D:/Working/CNN_UVM/CNN_UVM.srcs/sources_1/imports/new/top.v:54]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [D:/Working/CNN_UVM/CNN_UVM.srcs/sim_1/imports/new/scoreboard.sv:19]
WARNING: [VRFC 10-3597] non-void function 'get' called as a task without void casting [D:/Working/CNN_UVM/CNN_UVM.srcs/sim_1/imports/new/scoreboard.sv:20]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
