-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    y_profile_input_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    y0_input_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    layer18_out_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    y_profile_input_TVALID : IN STD_LOGIC;
    y_profile_input_TREADY : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    y0_input_TVALID : IN STD_LOGIC;
    y0_input_TREADY : OUT STD_LOGIC;
    layer18_out_TVALID : OUT STD_LOGIC;
    layer18_out_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject_myproject,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu13p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.316500,HLS_SYN_LAT=12153,HLS_SYN_TPT=4226,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=12693,HLS_SYN_LUT=14468,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_y_profile_input_TREADY : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_layer19_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_layer19_out_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer19_out_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer2_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer4_out_din : STD_LOGIC_VECTOR (39 downto 0);
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer4_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_start_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_start : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_done : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_continue : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_idle : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_ready : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer4_out_read : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer5_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer5_out_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_start_out : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_start : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_done : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_continue : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_idle : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_ready : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_start_out : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_start_write : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer5_out_read : STD_LOGIC;
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer20_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer20_out_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_start : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_done : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_continue : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_idle : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_ready : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_out : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_write : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer20_out_read : STD_LOGIC;
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_din : STD_LOGIC_VECTOR (111 downto 0);
    signal conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer6_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer8_out_din : STD_LOGIC_VECTOR (69 downto 0);
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer8_out_write : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_start_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_start : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_done : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_continue : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_idle : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_ready : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer8_out_read : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer9_out_din : STD_LOGIC_VECTOR (111 downto 0);
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer9_out_write : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_start_out : STD_LOGIC;
    signal pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_start_write : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_start : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_done : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_continue : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_idle : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_ready : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_start_out : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_start_write : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer9_out_read : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_y0_input_TREADY : STD_LOGIC;
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer12_out_din : STD_LOGIC_VECTOR (687 downto 0);
    signal concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer12_out_write : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer12_out_read : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer13_out_din : STD_LOGIC_VECTOR (111 downto 0);
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer13_out_write : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_start_out : STD_LOGIC;
    signal dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_start : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_done : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_continue : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_idle : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_ready : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_start_out : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_start_write : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer13_out_read : STD_LOGIC;
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer15_out_din : STD_LOGIC_VECTOR (69 downto 0);
    signal relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer15_out_write : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_start : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_done : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_continue : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_idle : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_ready : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer15_out_read : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer16_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer16_out_write : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_start_out : STD_LOGIC;
    signal dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_start_write : STD_LOGIC;
    signal sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_start : STD_LOGIC;
    signal sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_done : STD_LOGIC;
    signal sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_continue : STD_LOGIC;
    signal sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_idle : STD_LOGIC;
    signal sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_ready : STD_LOGIC;
    signal sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer16_out_read : STD_LOGIC;
    signal sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer18_out_TDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer18_out_TVALID : STD_LOGIC;
    signal layer19_out_full_n : STD_LOGIC;
    signal layer19_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer19_out_num_data_valid : STD_LOGIC_VECTOR (8 downto 0);
    signal layer19_out_fifo_cap : STD_LOGIC_VECTOR (8 downto 0);
    signal layer19_out_empty_n : STD_LOGIC;
    signal layer2_out_full_n : STD_LOGIC;
    signal layer2_out_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal layer2_out_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal layer2_out_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal layer2_out_empty_n : STD_LOGIC;
    signal layer4_out_full_n : STD_LOGIC;
    signal layer4_out_dout : STD_LOGIC_VECTOR (39 downto 0);
    signal layer4_out_num_data_valid : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_fifo_cap : STD_LOGIC_VECTOR (7 downto 0);
    signal layer4_out_empty_n : STD_LOGIC;
    signal layer5_out_full_n : STD_LOGIC;
    signal layer5_out_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal layer5_out_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal layer5_out_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal layer5_out_empty_n : STD_LOGIC;
    signal layer20_out_full_n : STD_LOGIC;
    signal layer20_out_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal layer20_out_num_data_valid : STD_LOGIC_VECTOR (6 downto 0);
    signal layer20_out_fifo_cap : STD_LOGIC_VECTOR (6 downto 0);
    signal layer20_out_empty_n : STD_LOGIC;
    signal layer6_out_full_n : STD_LOGIC;
    signal layer6_out_dout : STD_LOGIC_VECTOR (111 downto 0);
    signal layer6_out_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal layer6_out_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal layer6_out_empty_n : STD_LOGIC;
    signal layer8_out_full_n : STD_LOGIC;
    signal layer8_out_dout : STD_LOGIC_VECTOR (69 downto 0);
    signal layer8_out_num_data_valid : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_fifo_cap : STD_LOGIC_VECTOR (5 downto 0);
    signal layer8_out_empty_n : STD_LOGIC;
    signal layer9_out_full_n : STD_LOGIC;
    signal layer9_out_dout : STD_LOGIC_VECTOR (111 downto 0);
    signal layer9_out_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal layer9_out_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal layer9_out_empty_n : STD_LOGIC;
    signal layer12_out_full_n : STD_LOGIC;
    signal layer12_out_dout : STD_LOGIC_VECTOR (687 downto 0);
    signal layer12_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer12_out_empty_n : STD_LOGIC;
    signal layer13_out_full_n : STD_LOGIC;
    signal layer13_out_dout : STD_LOGIC_VECTOR (111 downto 0);
    signal layer13_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer13_out_empty_n : STD_LOGIC;
    signal layer15_out_full_n : STD_LOGIC;
    signal layer15_out_dout : STD_LOGIC_VECTOR (69 downto 0);
    signal layer15_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer15_out_empty_n : STD_LOGIC;
    signal layer16_out_full_n : STD_LOGIC;
    signal layer16_out_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal layer16_out_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal layer16_out_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal layer16_out_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_empty_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_full_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_empty_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_full_n : STD_LOGIC;
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_empty_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_full_n : STD_LOGIC;
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_empty_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_full_n : STD_LOGIC;
    signal start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_empty_n : STD_LOGIC;
    signal start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_full_n : STD_LOGIC;
    signal start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_empty_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_full_n : STD_LOGIC;
    signal start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_empty_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_full_n : STD_LOGIC;
    signal start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_empty_n : STD_LOGIC;
    signal start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_full_n : STD_LOGIC;
    signal start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_empty_n : STD_LOGIC;

    component myproject_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        y_profile_input_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        y_profile_input_TVALID : IN STD_LOGIC;
        y_profile_input_TREADY : OUT STD_LOGIC;
        layer19_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        layer19_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer19_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer19_out_full_n : IN STD_LOGIC;
        layer19_out_write : OUT STD_LOGIC );
    end component;


    component myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer19_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        layer19_out_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
        layer19_out_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
        layer19_out_empty_n : IN STD_LOGIC;
        layer19_out_read : OUT STD_LOGIC;
        layer2_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        layer2_out_full_n : IN STD_LOGIC;
        layer2_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer2_out_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        layer2_out_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        layer2_out_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        layer2_out_empty_n : IN STD_LOGIC;
        layer2_out_read : OUT STD_LOGIC;
        layer4_out_din : OUT STD_LOGIC_VECTOR (39 downto 0);
        layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        layer4_out_full_n : IN STD_LOGIC;
        layer4_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer4_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        layer4_out_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        layer4_out_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        layer4_out_empty_n : IN STD_LOGIC;
        layer4_out_read : OUT STD_LOGIC;
        layer5_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer5_out_full_n : IN STD_LOGIC;
        layer5_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer5_out_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        layer5_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer5_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer5_out_empty_n : IN STD_LOGIC;
        layer5_out_read : OUT STD_LOGIC;
        layer20_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        layer20_out_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        layer20_out_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        layer20_out_full_n : IN STD_LOGIC;
        layer20_out_write : OUT STD_LOGIC );
    end component;


    component myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer20_out_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        layer20_out_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        layer20_out_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        layer20_out_empty_n : IN STD_LOGIC;
        layer20_out_read : OUT STD_LOGIC;
        layer6_out_din : OUT STD_LOGIC_VECTOR (111 downto 0);
        layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer6_out_full_n : IN STD_LOGIC;
        layer6_out_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer6_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
        layer6_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer6_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer6_out_empty_n : IN STD_LOGIC;
        layer6_out_read : OUT STD_LOGIC;
        layer8_out_din : OUT STD_LOGIC_VECTOR (69 downto 0);
        layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer8_out_full_n : IN STD_LOGIC;
        layer8_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer8_out_dout : IN STD_LOGIC_VECTOR (69 downto 0);
        layer8_out_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
        layer8_out_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
        layer8_out_empty_n : IN STD_LOGIC;
        layer8_out_read : OUT STD_LOGIC;
        layer9_out_din : OUT STD_LOGIC_VECTOR (111 downto 0);
        layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        layer9_out_full_n : IN STD_LOGIC;
        layer9_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer9_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
        layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        layer9_out_empty_n : IN STD_LOGIC;
        layer9_out_read : OUT STD_LOGIC;
        y0_input_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        y0_input_TVALID : IN STD_LOGIC;
        y0_input_TREADY : OUT STD_LOGIC;
        layer12_out_din : OUT STD_LOGIC_VECTOR (687 downto 0);
        layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer12_out_full_n : IN STD_LOGIC;
        layer12_out_write : OUT STD_LOGIC );
    end component;


    component myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer12_out_dout : IN STD_LOGIC_VECTOR (687 downto 0);
        layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer12_out_empty_n : IN STD_LOGIC;
        layer12_out_read : OUT STD_LOGIC;
        layer13_out_din : OUT STD_LOGIC_VECTOR (111 downto 0);
        layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer13_out_full_n : IN STD_LOGIC;
        layer13_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        layer13_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
        layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer13_out_empty_n : IN STD_LOGIC;
        layer13_out_read : OUT STD_LOGIC;
        layer15_out_din : OUT STD_LOGIC_VECTOR (69 downto 0);
        layer15_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_full_n : IN STD_LOGIC;
        layer15_out_write : OUT STD_LOGIC );
    end component;


    component myproject_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer15_out_dout : IN STD_LOGIC_VECTOR (69 downto 0);
        layer15_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer15_out_empty_n : IN STD_LOGIC;
        layer15_out_read : OUT STD_LOGIC;
        layer16_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        layer16_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer16_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer16_out_full_n : IN STD_LOGIC;
        layer16_out_write : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer16_out_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        layer16_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        layer16_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        layer16_out_empty_n : IN STD_LOGIC;
        layer16_out_read : OUT STD_LOGIC;
        layer18_out_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        layer18_out_TVALID : OUT STD_LOGIC;
        layer18_out_TREADY : IN STD_LOGIC );
    end component;


    component myproject_fifo_w16_d150_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (8 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w64_d104_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w40_d104_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (39 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (39 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w64_d24_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w64_d48_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (6 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w112_d24_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (111 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (111 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w70_d24_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (69 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (69 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (5 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w112_d6_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (111 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (111 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w688_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (687 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (687 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w112_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (111 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (111 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w70_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (69 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (69 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_fifo_w16_d1_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configLf8 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config2Mgi IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_configNgs IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0 : component myproject_zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_start_write,
        y_profile_input_TDATA => y_profile_input_TDATA,
        y_profile_input_TVALID => y_profile_input_TVALID,
        y_profile_input_TREADY => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_y_profile_input_TREADY,
        layer19_out_din => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_layer19_out_din,
        layer19_out_num_data_valid => layer19_out_num_data_valid,
        layer19_out_fifo_cap => layer19_out_fifo_cap,
        layer19_out_full_n => layer19_out_full_n,
        layer19_out_write => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_layer19_out_write);

    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0 : component myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write,
        layer19_out_dout => layer19_out_dout,
        layer19_out_num_data_valid => layer19_out_num_data_valid,
        layer19_out_fifo_cap => layer19_out_fifo_cap,
        layer19_out_empty_n => layer19_out_empty_n,
        layer19_out_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer19_out_read,
        layer2_out_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_full_n => layer2_out_full_n,
        layer2_out_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write);

    relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0 : component myproject_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_start,
        start_full_n => start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_full_n,
        ap_done => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_done,
        ap_continue => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_ready,
        layer2_out_dout => layer2_out_dout,
        layer2_out_num_data_valid => layer2_out_num_data_valid,
        layer2_out_fifo_cap => layer2_out_fifo_cap,
        layer2_out_empty_n => layer2_out_empty_n,
        layer2_out_read => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer2_out_read,
        layer4_out_din => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer4_out_din,
        layer4_out_num_data_valid => layer4_out_num_data_valid,
        layer4_out_fifo_cap => layer4_out_fifo_cap,
        layer4_out_full_n => layer4_out_full_n,
        layer4_out_write => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer4_out_write,
        start_out => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_start_out,
        start_write => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_start_write);

    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0 : component myproject_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_start,
        start_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_full_n,
        ap_done => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_done,
        ap_continue => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_continue,
        ap_idle => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_idle,
        ap_ready => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_ready,
        layer4_out_dout => layer4_out_dout,
        layer4_out_num_data_valid => layer4_out_num_data_valid,
        layer4_out_fifo_cap => layer4_out_fifo_cap,
        layer4_out_empty_n => layer4_out_empty_n,
        layer4_out_read => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer4_out_read,
        layer5_out_din => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer5_out_din,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_full_n => layer5_out_full_n,
        layer5_out_write => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer5_out_write,
        start_out => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_start_out,
        start_write => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_start_write);

    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0 : component myproject_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_start,
        start_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_full_n,
        ap_done => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_done,
        ap_continue => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_continue,
        ap_idle => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_idle,
        ap_ready => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_ready,
        start_out => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_start_out,
        start_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_start_write,
        layer5_out_dout => layer5_out_dout,
        layer5_out_num_data_valid => layer5_out_num_data_valid,
        layer5_out_fifo_cap => layer5_out_fifo_cap,
        layer5_out_empty_n => layer5_out_empty_n,
        layer5_out_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer5_out_read,
        layer20_out_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer20_out_din,
        layer20_out_num_data_valid => layer20_out_num_data_valid,
        layer20_out_fifo_cap => layer20_out_fifo_cap,
        layer20_out_full_n => layer20_out_full_n,
        layer20_out_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer20_out_write);

    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0 : component myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_full_n,
        ap_done => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_done,
        ap_continue => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_continue,
        ap_idle => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_idle,
        ap_ready => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_ready,
        start_out => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_out,
        start_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_write,
        layer20_out_dout => layer20_out_dout,
        layer20_out_num_data_valid => layer20_out_num_data_valid,
        layer20_out_fifo_cap => layer20_out_fifo_cap,
        layer20_out_empty_n => layer20_out_empty_n,
        layer20_out_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer20_out_read,
        layer6_out_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_din,
        layer6_out_num_data_valid => layer6_out_num_data_valid,
        layer6_out_fifo_cap => layer6_out_fifo_cap,
        layer6_out_full_n => layer6_out_full_n,
        layer6_out_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_write);

    relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0 : component myproject_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_start,
        start_full_n => start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_full_n,
        ap_done => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_done,
        ap_continue => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_ready,
        layer6_out_dout => layer6_out_dout,
        layer6_out_num_data_valid => layer6_out_num_data_valid,
        layer6_out_fifo_cap => layer6_out_fifo_cap,
        layer6_out_empty_n => layer6_out_empty_n,
        layer6_out_read => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer6_out_read,
        layer8_out_din => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer8_out_din,
        layer8_out_num_data_valid => layer8_out_num_data_valid,
        layer8_out_fifo_cap => layer8_out_fifo_cap,
        layer8_out_full_n => layer8_out_full_n,
        layer8_out_write => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer8_out_write,
        start_out => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_start_out,
        start_write => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_start_write);

    pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0 : component myproject_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_start,
        start_full_n => start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_full_n,
        ap_done => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_done,
        ap_continue => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_continue,
        ap_idle => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_idle,
        ap_ready => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_ready,
        layer8_out_dout => layer8_out_dout,
        layer8_out_num_data_valid => layer8_out_num_data_valid,
        layer8_out_fifo_cap => layer8_out_fifo_cap,
        layer8_out_empty_n => layer8_out_empty_n,
        layer8_out_read => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer8_out_read,
        layer9_out_din => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer9_out_din,
        layer9_out_num_data_valid => layer9_out_num_data_valid,
        layer9_out_fifo_cap => layer9_out_fifo_cap,
        layer9_out_full_n => layer9_out_full_n,
        layer9_out_write => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer9_out_write,
        start_out => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_start_out,
        start_write => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_start_write);

    concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0 : component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_start,
        start_full_n => start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_full_n,
        ap_done => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_done,
        ap_continue => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_continue,
        ap_idle => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_idle,
        ap_ready => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_ready,
        start_out => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_start_out,
        start_write => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_start_write,
        layer9_out_dout => layer9_out_dout,
        layer9_out_num_data_valid => layer9_out_num_data_valid,
        layer9_out_fifo_cap => layer9_out_fifo_cap,
        layer9_out_empty_n => layer9_out_empty_n,
        layer9_out_read => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer9_out_read,
        y0_input_TDATA => y0_input_TDATA,
        y0_input_TVALID => y0_input_TVALID,
        y0_input_TREADY => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_y0_input_TREADY,
        layer12_out_din => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer12_out_din,
        layer12_out_num_data_valid => layer12_out_num_data_valid,
        layer12_out_fifo_cap => layer12_out_fifo_cap,
        layer12_out_full_n => layer12_out_full_n,
        layer12_out_write => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer12_out_write);

    dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0 : component myproject_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_start,
        start_full_n => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_full_n,
        ap_done => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_done,
        ap_continue => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_continue,
        ap_idle => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_idle,
        ap_ready => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_ready,
        layer12_out_dout => layer12_out_dout,
        layer12_out_num_data_valid => layer12_out_num_data_valid,
        layer12_out_fifo_cap => layer12_out_fifo_cap,
        layer12_out_empty_n => layer12_out_empty_n,
        layer12_out_read => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer12_out_read,
        layer13_out_din => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer13_out_din,
        layer13_out_num_data_valid => layer13_out_num_data_valid,
        layer13_out_fifo_cap => layer13_out_fifo_cap,
        layer13_out_full_n => layer13_out_full_n,
        layer13_out_write => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer13_out_write,
        start_out => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_start_out,
        start_write => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_start_write);

    relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0 : component myproject_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_start,
        start_full_n => start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_full_n,
        ap_done => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_done,
        ap_continue => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_continue,
        ap_idle => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_idle,
        ap_ready => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_ready,
        start_out => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_start_out,
        start_write => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_start_write,
        layer13_out_dout => layer13_out_dout,
        layer13_out_num_data_valid => layer13_out_num_data_valid,
        layer13_out_fifo_cap => layer13_out_fifo_cap,
        layer13_out_empty_n => layer13_out_empty_n,
        layer13_out_read => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer13_out_read,
        layer15_out_din => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer15_out_din,
        layer15_out_num_data_valid => layer15_out_num_data_valid,
        layer15_out_fifo_cap => layer15_out_fifo_cap,
        layer15_out_full_n => layer15_out_full_n,
        layer15_out_write => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer15_out_write);

    dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0 : component myproject_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_start,
        start_full_n => start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_full_n,
        ap_done => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_done,
        ap_continue => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_continue,
        ap_idle => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_idle,
        ap_ready => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_ready,
        layer15_out_dout => layer15_out_dout,
        layer15_out_num_data_valid => layer15_out_num_data_valid,
        layer15_out_fifo_cap => layer15_out_fifo_cap,
        layer15_out_empty_n => layer15_out_empty_n,
        layer15_out_read => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer15_out_read,
        layer16_out_din => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer16_out_din,
        layer16_out_num_data_valid => layer16_out_num_data_valid,
        layer16_out_fifo_cap => layer16_out_fifo_cap,
        layer16_out_full_n => layer16_out_full_n,
        layer16_out_write => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer16_out_write,
        start_out => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_start_out,
        start_write => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_start_write);

    sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0 : component myproject_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_start,
        ap_done => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_done,
        ap_continue => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_continue,
        ap_idle => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_idle,
        ap_ready => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_ready,
        layer16_out_dout => layer16_out_dout,
        layer16_out_num_data_valid => layer16_out_num_data_valid,
        layer16_out_fifo_cap => layer16_out_fifo_cap,
        layer16_out_empty_n => layer16_out_empty_n,
        layer16_out_read => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer16_out_read,
        layer18_out_TDATA => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer18_out_TDATA,
        layer18_out_TVALID => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer18_out_TVALID,
        layer18_out_TREADY => layer18_out_TREADY);

    layer19_out_U : component myproject_fifo_w16_d150_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_layer19_out_din,
        if_full_n => layer19_out_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_layer19_out_write,
        if_dout => layer19_out_dout,
        if_num_data_valid => layer19_out_num_data_valid,
        if_fifo_cap => layer19_out_fifo_cap,
        if_empty_n => layer19_out_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer19_out_read);

    layer2_out_U : component myproject_fifo_w64_d104_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din,
        if_full_n => layer2_out_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write,
        if_dout => layer2_out_dout,
        if_num_data_valid => layer2_out_num_data_valid,
        if_fifo_cap => layer2_out_fifo_cap,
        if_empty_n => layer2_out_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer2_out_read);

    layer4_out_U : component myproject_fifo_w40_d104_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer4_out_din,
        if_full_n => layer4_out_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_layer4_out_write,
        if_dout => layer4_out_dout,
        if_num_data_valid => layer4_out_num_data_valid,
        if_fifo_cap => layer4_out_fifo_cap,
        if_empty_n => layer4_out_empty_n,
        if_read => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer4_out_read);

    layer5_out_U : component myproject_fifo_w64_d24_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer5_out_din,
        if_full_n => layer5_out_full_n,
        if_write => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_layer5_out_write,
        if_dout => layer5_out_dout,
        if_num_data_valid => layer5_out_num_data_valid,
        if_fifo_cap => layer5_out_fifo_cap,
        if_empty_n => layer5_out_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer5_out_read);

    layer20_out_U : component myproject_fifo_w64_d48_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer20_out_din,
        if_full_n => layer20_out_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_layer20_out_write,
        if_dout => layer20_out_dout,
        if_num_data_valid => layer20_out_num_data_valid,
        if_fifo_cap => layer20_out_fifo_cap,
        if_empty_n => layer20_out_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer20_out_read);

    layer6_out_U : component myproject_fifo_w112_d24_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_din,
        if_full_n => layer6_out_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_layer6_out_write,
        if_dout => layer6_out_dout,
        if_num_data_valid => layer6_out_num_data_valid,
        if_fifo_cap => layer6_out_fifo_cap,
        if_empty_n => layer6_out_empty_n,
        if_read => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer6_out_read);

    layer8_out_U : component myproject_fifo_w70_d24_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer8_out_din,
        if_full_n => layer8_out_full_n,
        if_write => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_layer8_out_write,
        if_dout => layer8_out_dout,
        if_num_data_valid => layer8_out_num_data_valid,
        if_fifo_cap => layer8_out_fifo_cap,
        if_empty_n => layer8_out_empty_n,
        if_read => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer8_out_read);

    layer9_out_U : component myproject_fifo_w112_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer9_out_din,
        if_full_n => layer9_out_full_n,
        if_write => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_layer9_out_write,
        if_dout => layer9_out_dout,
        if_num_data_valid => layer9_out_num_data_valid,
        if_fifo_cap => layer9_out_fifo_cap,
        if_empty_n => layer9_out_empty_n,
        if_read => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer9_out_read);

    layer12_out_U : component myproject_fifo_w688_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer12_out_din,
        if_full_n => layer12_out_full_n,
        if_write => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_layer12_out_write,
        if_dout => layer12_out_dout,
        if_num_data_valid => layer12_out_num_data_valid,
        if_fifo_cap => layer12_out_fifo_cap,
        if_empty_n => layer12_out_empty_n,
        if_read => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer12_out_read);

    layer13_out_U : component myproject_fifo_w112_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer13_out_din,
        if_full_n => layer13_out_full_n,
        if_write => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_layer13_out_write,
        if_dout => layer13_out_dout,
        if_num_data_valid => layer13_out_num_data_valid,
        if_fifo_cap => layer13_out_fifo_cap,
        if_empty_n => layer13_out_empty_n,
        if_read => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer13_out_read);

    layer15_out_U : component myproject_fifo_w70_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer15_out_din,
        if_full_n => layer15_out_full_n,
        if_write => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_layer15_out_write,
        if_dout => layer15_out_dout,
        if_num_data_valid => layer15_out_num_data_valid,
        if_fifo_cap => layer15_out_fifo_cap,
        if_empty_n => layer15_out_empty_n,
        if_read => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer15_out_read);

    layer16_out_U : component myproject_fifo_w16_d1_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer16_out_din,
        if_full_n => layer16_out_full_n,
        if_write => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_layer16_out_write,
        if_dout => layer16_out_dout,
        if_num_data_valid => layer16_out_num_data_valid,
        if_fifo_cap => layer16_out_fifo_cap,
        if_empty_n => layer16_out_empty_n,
        if_read => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer16_out_read);

    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_U : component myproject_start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready);

    start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_U : component myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_empty_n,
        if_read => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_ready);

    start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configLf8_U : component myproject_start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configLf8
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_din,
        if_full_n => start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_full_n,
        if_write => relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_start_write,
        if_dout => start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_dout,
        if_empty_n => start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_empty_n,
        if_read => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_ready);

    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config2Mgi_U : component myproject_start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config2Mgi
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_din,
        if_full_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_full_n,
        if_write => pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_start_write,
        if_dout => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_dout,
        if_empty_n => start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_empty_n,
        if_read => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_ready);

    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_U : component myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_din,
        if_full_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_full_n,
        if_write => zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_start_write,
        if_dout => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_dout,
        if_empty_n => start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_empty_n,
        if_read => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_ready);

    start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_U : component myproject_start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_full_n,
        if_write => conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_empty_n,
        if_read => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_ready);

    start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_configNgs_U : component myproject_start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_configNgs
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_din,
        if_full_n => start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_full_n,
        if_write => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_start_write,
        if_dout => start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_dout,
        if_empty_n => start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_empty_n,
        if_read => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_ready);

    start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_U : component myproject_start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_din,
        if_full_n => start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_full_n,
        if_write => pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_start_write,
        if_dout => start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_dout,
        if_empty_n => start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_empty_n,
        if_read => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_ready);

    start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_U : component myproject_start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_din,
        if_full_n => start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_full_n,
        if_write => concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_start_write,
        if_dout => start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_dout,
        if_empty_n => start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_empty_n,
        if_read => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_ready);

    start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_U : component myproject_start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_din,
        if_full_n => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_full_n,
        if_write => dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_start_write,
        if_dout => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_dout,
        if_empty_n => start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_empty_n,
        if_read => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_ready);

    start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_U : component myproject_start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_din,
        if_full_n => start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_full_n,
        if_write => relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_start_write,
        if_dout => start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_dout,
        if_empty_n => start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_empty_n,
        if_read => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_ready);

    start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_U : component myproject_start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_din,
        if_full_n => start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_full_n,
        if_write => dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_start_write,
        if_dout => start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_dout,
        if_empty_n => start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_empty_n,
        if_read => sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_ready);




    ap_done <= sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_done;
    ap_idle <= (zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_idle and zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_idle and sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_idle and relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_idle and relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_idle and relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_idle and pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_idle and pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_idle and dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_idle and dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_idle and conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_idle and conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle and concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_idle);
    ap_ready <= zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_continue <= ap_const_logic_1;
    concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_ap_start <= start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_empty_n;
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_empty_n;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_continue <= ap_const_logic_1;
    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_ap_start <= start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_empty_n;
    dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_ap_start <= start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_empty_n;
    dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_continue <= ap_const_logic_1;
    dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_ap_start <= start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_empty_n;
    layer18_out_TDATA <= sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer18_out_TDATA;
    layer18_out_TVALID <= sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_layer18_out_TVALID;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_continue <= ap_const_logic_1;
    pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_ap_start <= start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_empty_n;
    pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_continue <= ap_const_logic_1;
    pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_ap_start <= start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_empty_n;
    relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_ap_start <= start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_empty_n;
    relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_ap_start <= start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_empty_n;
    relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_continue <= ap_const_logic_1;
    relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_ap_start <= start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_empty_n;
    sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_continue <= ap_const_logic_1;
    sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_ap_start <= start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_empty_n;
    start_for_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_fixed_43u_array_ap_fixed_16_6_5_3_0_7u_config13_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_pooling2d_cl_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_7u_config9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_4u_array_ap_ufixed_10_0_4_0_0_4u_relu_config4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config15_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_relu_array_ap_fixed_7u_array_ap_ufixed_10_0_4_0_0_7u_relu_config8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config18_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_din <= (0=>ap_const_logic_1, others=>'-');
    y0_input_TREADY <= concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_U0_y0_input_TREADY;
    y_profile_input_TREADY <= zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_y_profile_input_TREADY;
    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_1u_config19_U0_ap_start <= ap_start;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_continue <= ap_const_logic_1;
    zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_ap_start <= start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config20_U0_empty_n;
end behav;
