#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Feb 28 17:15:38 2025
# Process ID: 1036
# Current directory: C:/FPGA_Harman/8bit_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19532 C:\FPGA_Harman\8bit_adder\8bit_adder.xpr
# Log file: C:/FPGA_Harman/8bit_adder/vivado.log
# Journal file: C:/FPGA_Harman/8bit_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA_Harman/8bit_adder/8bit_adder.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/FPGA_Harman/8bit_adder/8bit_adder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calculator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj calculator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/fnd_ctrl_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module bcdtoseg
INFO: [VRFC 10-311] analyzing module decoder_2x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_8
INFO: [VRFC 10-311] analyzing module calculator
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot calculator_behav xil_defaultlib.calculator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot calculator_behav xil_defaultlib.calculator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'seg_sel' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/fnd_ctrl_8bit.v:11]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'seg_comm' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/fnd_ctrl_8bit.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_2x4
Compiling module xil_defaultlib.bcdtoseg
Compiling module xil_defaultlib.fnd_controller
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_8
Compiling module xil_defaultlib.calculator
Compiling module xil_defaultlib.glbl
Built simulation snapshot calculator_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/xsim.dir/calculator_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 28 17:16:24 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calculator_behav -key {Behavioral:sim_1:Functional:calculator} -tclbatch {calculator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source calculator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calculator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
file mkdir C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v w ]
add_files -fileset sim_1 C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v
update_compile_order -fileset sim_1
set_property top tb_adder_8bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <fa_4> not found while processing module instance <dut> [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_8bit_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <fa_4> not found while processing module instance <dut> [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_8
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_8
Compiling module xil_defaultlib.tb_adder_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_8bit_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim/xsim.dir/tb_adder_8bit_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 28 17:19:21 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_8bit_behav -key {Behavioral:sim_1:Functional:tb_adder_8bit} -tclbatch {tb_adder_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 340 ns : File "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_8
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 's' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v:14]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_8
Compiling module xil_defaultlib.tb_adder_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_8bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_8bit_behav -key {Behavioral:sim_1:Functional:tb_adder_8bit} -tclbatch {tb_adder_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 340 ns : File "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_8
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_8
Compiling module xil_defaultlib.tb_adder_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_8bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_8bit_behav -key {Behavioral:sim_1:Functional:tb_adder_8bit} -tclbatch {tb_adder_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_8
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_8
Compiling module xil_defaultlib.tb_adder_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_8bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_8bit_behav -key {Behavioral:sim_1:Functional:tb_adder_8bit} -tclbatch {tb_adder_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder_8bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_adder_8bit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module fa_8
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sim_1/new/tb_adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_8bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
"xelab -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ca1ae175ba42471f985ca81c4fa778b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_8bit_behav xil_defaultlib.tb_adder_8bit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.fa_8
Compiling module xil_defaultlib.tb_adder_8bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_8bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/FPGA_Harman/8bit_adder/8bit_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_8bit_behav -key {Behavioral:sim_1:Functional:tb_adder_8bit} -tclbatch {tb_adder_8bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_adder_8bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_8bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fa_8
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1536.641 ; gain = 252.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_8' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:105]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:111]
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:41]
ERROR: [Synth 8-448] named port connection 'cin' does not exist for instance 'U_fa80' of module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:114]
ERROR: [Synth 8-448] named port connection 'sum' does not exist for instance 'U_fa80' of module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:115]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:118]
ERROR: [Synth 8-448] named port connection 'cin' does not exist for instance 'U_fa81' of module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:121]
ERROR: [Synth 8-448] named port connection 'sum' does not exist for instance 'U_fa81' of module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:122]
ERROR: [Synth 8-6156] failed synthesizing module 'fa_8' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:105]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1614.398 ; gain = 330.199
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 2 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: fa_8
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1620.078 ; gain = 5.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fa_8' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:105]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:111]
INFO: [Synth 8-6157] synthesizing module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:41]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:20]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (1#1) [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:8]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (2#1) [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:20]
INFO: [Synth 8-6155] done synthesizing module 'fa_4' (3#1) [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:41]
ERROR: [Synth 8-448] named port connection 'cin' does not exist for instance 'U_fa80' of module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:114]
ERROR: [Synth 8-448] named port connection 'sum' does not exist for instance 'U_fa80' of module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:115]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:118]
ERROR: [Synth 8-448] named port connection 'cin' does not exist for instance 'U_fa81' of module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:121]
ERROR: [Synth 8-448] named port connection 'sum' does not exist for instance 'U_fa81' of module 'fa_4' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:122]
ERROR: [Synth 8-6156] failed synthesizing module 'fa_8' [C:/FPGA_Harman/8bit_adder/8bit_adder.srcs/sources_1/new/adder_8bit.v:105]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1620.078 ; gain = 5.680
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 2 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 28 17:43:38 2025...
