// Seed: 642265533
module module_0 (
    id_1,
    id_2,
    id_3
);
  output uwire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3#(
      .id_1(1),
      .id_1(1),
      .id_1(1),
      .id_1(1),
      .id_1(1),
      .id_1(1)
  ) = id_1 ==? id_1 >> 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  wire id_4;
  wire [(  1  ) : 1 'b0] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_6;
endmodule
