Fitter report for sdram_ov7670_vga
Tue Dec 15 17:41:08 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec 15 17:41:08 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; sdram_ov7670_vga                                ;
; Top-level Entity Name              ; sdram_ov7670_vga                                ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6E22C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,194 / 6,272 ( 35 % )                          ;
;     Total combinational functions  ; 2,069 / 6,272 ( 33 % )                          ;
;     Dedicated logic registers      ; 900 / 6,272 ( 14 % )                            ;
; Total registers                    ; 900                                             ;
; Total pins                         ; 62 / 92 ( 67 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 11,642 / 276,480 ( 4 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 2 / 2 ( 100 % )                                 ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8         ;                                       ;
; Maximum processors allowed for parallel compilation                        ; 2                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVCMOS        ;                                       ;
; Optimize Multi-Corner Timing                                               ; Off                 ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.3%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------+
; I/O Assignment Warnings            ;
+-----------+------------------------+
; Pin Name  ; Reason                 ;
+-----------+------------------------+
; S_CLK     ; Missing drive strength ;
; S_CKE     ; Missing drive strength ;
; S_NCS     ; Missing drive strength ;
; S_NWE     ; Missing drive strength ;
; S_NCAS    ; Missing drive strength ;
; S_NRAS    ; Missing drive strength ;
; S_DQM[0]  ; Missing drive strength ;
; S_DQM[1]  ; Missing drive strength ;
; S_BA[0]   ; Missing drive strength ;
; S_BA[1]   ; Missing drive strength ;
; S_A[0]    ; Missing drive strength ;
; S_A[1]    ; Missing drive strength ;
; S_A[2]    ; Missing drive strength ;
; S_A[3]    ; Missing drive strength ;
; S_A[4]    ; Missing drive strength ;
; S_A[5]    ; Missing drive strength ;
; S_A[6]    ; Missing drive strength ;
; S_A[7]    ; Missing drive strength ;
; S_A[8]    ; Missing drive strength ;
; S_A[9]    ; Missing drive strength ;
; S_A[10]   ; Missing drive strength ;
; S_A[11]   ; Missing drive strength ;
; VGA_HSYNC ; Missing drive strength ;
; VGA_VSYNC ; Missing drive strength ;
; VGA_RED   ; Missing drive strength ;
; VGA_GREEN ; Missing drive strength ;
; VGA_BLUE  ; Missing drive strength ;
; CMOS_SCLK ; Missing drive strength ;
; CMOS_XCLK ; Missing drive strength ;
; rs232_tx  ; Missing drive strength ;
; S_DB[0]   ; Missing drive strength ;
; S_DB[1]   ; Missing drive strength ;
; S_DB[2]   ; Missing drive strength ;
; S_DB[3]   ; Missing drive strength ;
; S_DB[4]   ; Missing drive strength ;
; S_DB[5]   ; Missing drive strength ;
; S_DB[6]   ; Missing drive strength ;
; S_DB[7]   ; Missing drive strength ;
; S_DB[8]   ; Missing drive strength ;
; S_DB[9]   ; Missing drive strength ;
; S_DB[10]  ; Missing drive strength ;
; S_DB[11]  ; Missing drive strength ;
; S_DB[12]  ; Missing drive strength ;
; S_DB[13]  ; Missing drive strength ;
; S_DB[14]  ; Missing drive strength ;
; S_DB[15]  ; Missing drive strength ;
; CMOS_SDAT ; Missing drive strength ;
+-----------+------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3145 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3145 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3131    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 14      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/sdram_ov7670_vga.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 2,194 / 6,272 ( 35 % )    ;
;     -- Combinational with no register       ; 1294                      ;
;     -- Register only                        ; 125                       ;
;     -- Combinational with a register        ; 775                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 890                       ;
;     -- 3 input functions                    ; 805                       ;
;     -- <=2 input functions                  ; 374                       ;
;     -- Register only                        ; 125                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1313                      ;
;     -- arithmetic mode                      ; 756                       ;
;                                             ;                           ;
; Total registers*                            ; 900 / 6,684 ( 13 % )      ;
;     -- Dedicated logic registers            ; 900 / 6,272 ( 14 % )      ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 157 / 392 ( 40 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 62 / 92 ( 67 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 5                         ;
; M9Ks                                        ; 3 / 30 ( 10 % )           ;
; Total block memory bits                     ; 11,642 / 276,480 ( 4 % )  ;
; Total block memory implementation bits      ; 27,648 / 276,480 ( 10 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 2 / 2 ( 100 % )           ;
; Global clocks                               ; 5 / 10 ( 50 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 7% / 8% / 7%              ;
; Peak interconnect usage (total/H/V)         ; 29% / 36% / 23%           ;
; Maximum fan-out                             ; 498                       ;
; Highest non-global fan-out                  ; 498                       ;
; Total fan-out                               ; 9996                      ;
; Average fan-out                             ; 3.09                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2194 / 6272 ( 35 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1294                 ; 0                              ;
;     -- Register only                        ; 125                  ; 0                              ;
;     -- Combinational with a register        ; 775                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 890                  ; 0                              ;
;     -- 3 input functions                    ; 805                  ; 0                              ;
;     -- <=2 input functions                  ; 374                  ; 0                              ;
;     -- Register only                        ; 125                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1313                 ; 0                              ;
;     -- arithmetic mode                      ; 756                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 900                  ; 0                              ;
;     -- Dedicated logic registers            ; 900 / 6272 ( 14 % )  ; 0 / 6272 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 157 / 392 ( 40 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 62                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 11642                ; 0                              ;
; Total RAM block bits                        ; 27648                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 3 / 30 ( 10 % )      ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 4 / 12 ( 33 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 404                  ; 2                              ;
;     -- Registered Input Connections         ; 384                  ; 0                              ;
;     -- Output Connections                   ; 19                   ; 387                            ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 10001                ; 399                            ;
;     -- Registered Connections               ; 4752                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 34                   ; 389                            ;
;     -- hard_block:auto_generated_inst       ; 389                  ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 15                   ; 2                              ;
;     -- Output Ports                         ; 30                   ; 5                              ;
;     -- Bidir Ports                          ; 17                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; BUTTON_1   ; 88    ; 5        ; 34           ; 12           ; 21           ; 18                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; BUTTON_2   ; 89    ; 5        ; 34           ; 12           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; BUTTON_3   ; 90    ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CLOCK      ; 23    ; 1        ; 0            ; 11           ; 7            ; 25                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_DB[0] ; 125   ; 7        ; 18           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_DB[1] ; 126   ; 7        ; 16           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_DB[2] ; 127   ; 7        ; 16           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_DB[3] ; 128   ; 8        ; 16           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_DB[4] ; 138   ; 8        ; 7            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_DB[5] ; 141   ; 8        ; 5            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_DB[6] ; 142   ; 8        ; 3            ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_DB[7] ; 143   ; 8        ; 1            ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_HREF  ; 2     ; 1        ; 0            ; 23           ; 7            ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_PCLK  ; 1     ; 1        ; 0            ; 23           ; 0            ; 498                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; CMOS_VSYNC ; 3     ; 1        ; 0            ; 23           ; 14           ; 14                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CMOS_SCLK ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMOS_XCLK ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[0]    ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[10]   ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[11]   ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[1]    ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[2]    ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[3]    ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[4]    ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[5]    ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[6]    ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[7]    ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[8]    ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[9]    ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[0]   ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[1]   ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CKE     ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CLK     ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[0]  ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[1]  ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCAS    ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCS     ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NRAS    ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NWE     ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_BLUE  ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_GREEN ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_HSYNC ; 101   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_RED   ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VGA_VSYNC ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rs232_tx  ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                               ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; CMOS_SDAT ; 7     ; 1        ; 0            ; 21           ; 7            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SDO~3 (inverted)                                                     ; -                   ;
; S_DB[0]   ; 28    ; 2        ; 0            ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[10]  ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[11]  ; 51    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[12]  ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[13]  ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[14]  ; 46    ; 3        ; 7            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[15]  ; 44    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[1]   ; 30    ; 2        ; 0            ; 8            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[2]   ; 31    ; 2        ; 0            ; 7            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[3]   ; 32    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[4]   ; 33    ; 2        ; 0            ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[5]   ; 34    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[6]   ; 38    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[7]   ; 39    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[8]   ; 54    ; 4        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[9]   ; 53    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off                ; --                        ; User                 ; 0 pF ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; VGA_HSYNC               ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; VGA_VSYNC               ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; CMOS_DB[4]              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 10 / 11 ( 91 % )  ; 3.3V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 3.3V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 9 / 13 ( 69 % )   ; 3.3V          ; --           ;
; 6        ; 6 / 10 ( 60 % )   ; 3.3V          ; --           ;
; 7        ; 4 / 13 ( 31 % )   ; 3.3V          ; --           ;
; 8        ; 6 / 12 ( 50 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; CMOS_PCLK                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; CMOS_HREF                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; CMOS_VSYNC                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; CMOS_SDAT                                                 ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; CMOS_SCLK                                                 ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLOCK                                                     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; S_DB[0]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; S_DB[1]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; S_DB[2]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; S_DB[3]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; S_DB[4]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; S_DB[5]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; S_DB[6]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; S_DB[7]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; S_DQM[0]                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; S_CLK                                                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; S_DB[15]                                                  ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; S_DB[14]                                                  ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; S_DB[13]                                                  ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; S_DB[12]                                                  ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; S_DB[11]                                                  ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; S_DB[10]                                                  ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; S_DB[9]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; S_DB[8]                                                   ; bidir  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; S_DQM[1]                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; S_CKE                                                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; S_A[11]                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; S_A[9]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; S_A[8]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; S_A[7]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; S_A[6]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; S_A[5]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; S_A[4]                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; S_NWE                                                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; S_NCAS                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; S_NRAS                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; S_NCS                                                     ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; S_BA[0]                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; S_BA[1]                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; S_A[10]                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; S_A[0]                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; S_A[1]                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; S_A[2]                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; S_A[3]                                                    ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 85       ; 119        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 86       ; 120        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 121        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 125        ; 5        ; BUTTON_1                                                  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; BUTTON_2                                                  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; BUTTON_3                                                  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 99       ; 137        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 138        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 139        ; 6        ; VGA_HSYNC                                                 ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; VGA_VSYNC                                                 ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; VGA_BLUE                                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; VGA_GREEN                                                 ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; VGA_RED                                                   ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 111      ; 154        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 112      ; 155        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 156        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 157        ; 7        ; rs232_tx                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 165        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 125      ; 174        ; 7        ; CMOS_DB[0]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; CMOS_DB[1]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; CMOS_DB[2]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; CMOS_DB[3]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 182        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 187        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ; 191        ; 8        ; CMOS_DB[4]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; CMOS_DB[5]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; CMOS_DB[6]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; CMOS_DB[7]                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; CMOS_XCLK                                                 ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                              ;
+-------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Name                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll ; phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+
; SDC pin name                  ; u_system_ctrl|u_sdram_pll|altpll_component|pll                              ; phat_pll1|altpll_component|auto_generated|pll1                             ;
; PLL mode                      ; Normal                                                                      ; Normal                                                                     ;
; Compensate clock              ; clock0                                                                      ; clock0                                                                     ;
; Compensated input/output pins ; --                                                                          ; --                                                                         ;
; Switchover type               ; --                                                                          ; --                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                    ; 50.0 MHz                                                                   ;
; Input frequency 1             ; --                                                                          ; --                                                                         ;
; Nominal PFD frequency         ; 50.0 MHz                                                                    ; 10.0 MHz                                                                   ;
; Nominal VCO frequency         ; 599.9 MHz                                                                   ; 360.0 MHz                                                                  ;
; VCO post scale K counter      ; 2                                                                           ; 2                                                                          ;
; VCO frequency control         ; Auto                                                                        ; Auto                                                                       ;
; VCO phase shift step          ; 208 ps                                                                      ; 347 ps                                                                     ;
; VCO multiply                  ; --                                                                          ; --                                                                         ;
; VCO divide                    ; --                                                                          ; --                                                                         ;
; Freq min lock                 ; 25.0 MHz                                                                    ; 49.0 MHz                                                                   ;
; Freq max lock                 ; 54.18 MHz                                                                   ; 90.31 MHz                                                                  ;
; M VCO Tap                     ; 6                                                                           ; 0                                                                          ;
; M Initial                     ; 1                                                                           ; 1                                                                          ;
; M value                       ; 12                                                                          ; 36                                                                         ;
; N value                       ; 1                                                                           ; 5                                                                          ;
; Charge pump current           ; setting 1                                                                   ; setting 1                                                                  ;
; Loop filter resistance        ; setting 27                                                                  ; setting 24                                                                 ;
; Loop filter capacitance       ; setting 0                                                                   ; setting 0                                                                  ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                          ; 450 kHz to 980 kHz                                                         ;
; Bandwidth type                ; Medium                                                                      ; Medium                                                                     ;
; Real time reconfigurable      ; Off                                                                         ; Off                                                                        ;
; Scan chain MIF file           ; --                                                                          ; --                                                                         ;
; Preserve PLL counter order    ; Off                                                                         ; Off                                                                        ;
; PLL location                  ; PLL_1                                                                       ; PLL_2                                                                      ;
; Inclk0 signal                 ; CLOCK                                                                       ; CLOCK                                                                      ;
; Inclk1 signal                 ; --                                                                          ; --                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                               ; Global Clock                                                               ;
; Inclk1 signal type            ; --                                                                          ; --                                                                         ;
+-------------------------------+-----------------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------+--------------+------+-------+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                    ; Output Clock ; Mult ; Div   ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+-----------------------------------------------------------------------------------------+--------------+------+-------+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0           ; clock0       ; 1    ; 2     ; 25.0 MHz         ; 0 (0 ps)       ; 1.88 (208 ps)    ; 50/50      ; C2      ; 24            ; 12/12 Even ; --            ; 1       ; 6       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1           ; clock1       ; 2    ; 1     ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 6       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2           ; clock2       ; 2    ; 1     ; 100.0 MHz        ; -45 (-1250 ps) ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[2] ;
; phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0]            ; clock0       ; 36   ; 15625 ; 0.12 MHz         ; 0 (0 ps)       ; 0.36 (347 ps)    ; 50/50      ; C1      ; 125           ; 63/62 Odd  ; C0            ; 1       ; 0       ; phat_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0]~cascade_in ; --           ; --   ; --    ; --               ; --             ; --               ; --         ; C0      ; 25            ; 12/13 Odd  ; --            ; 1       ; 0       ;                                                       ;
+-----------------------------------------------------------------------------------------+--------------+------+-------+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                             ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_ov7670_vga                                           ; 2194 (1)    ; 900 (0)                   ; 0 (0)         ; 11642       ; 3    ; 0            ; 0       ; 0         ; 62   ; 0            ; 1294 (1)     ; 125 (0)           ; 775 (0)          ; |sdram_ov7670_vga                                                                                                                                                                                                               ; work         ;
;    |CMOS_Capture:u_CMOS_Capture|                            ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 12 (12)           ; 21 (21)          ; |sdram_ov7670_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                                   ; work         ;
;    |I2C_AV_Config:u_I2C_AV_Config|                          ; 411 (47)    ; 48 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 363 (14)     ; 4 (4)             ; 44 (29)          ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config                                                                                                                                                                                 ; work         ;
;       |I2C_Controller:u_I2C_Controller|                     ; 134 (134)   ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (119)    ; 0 (0)             ; 15 (15)          ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller                                                                                                                                                 ; work         ;
;       |I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config| ; 230 (230)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 230 (230)    ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config                                                                                                                             ; work         ;
;    |analyst_image1:analyst_image_1|                         ; 268 (268)   ; 122 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 141 (141)    ; 19 (19)           ; 108 (108)        ; |sdram_ov7670_vga|analyst_image1:analyst_image_1                                                                                                                                                                                ; work         ;
;    |analyst_image2:analyst_image_2|                         ; 283 (283)   ; 122 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 19 (19)           ; 114 (114)        ; |sdram_ov7670_vga|analyst_image2:analyst_image_2                                                                                                                                                                                ; work         ;
;    |my_uart_tx:my_uart_tx1|                                 ; 58 (58)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 15 (15)          ; |sdram_ov7670_vga|my_uart_tx:my_uart_tx1                                                                                                                                                                                        ; work         ;
;    |phat_pll:phat_pll1|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|phat_pll:phat_pll1                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|phat_pll:phat_pll1|altpll:altpll_component                                                                                                                                                                    ; work         ;
;          |altpll_gjg2:auto_generated|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated                                                                                                                                         ; work         ;
;    |sdram_vga_top:u_sdram_vga_top|                          ; 881 (0)     ; 358 (0)                   ; 0 (0)         ; 9728        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 512 (0)      ; 64 (0)            ; 305 (0)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ; work         ;
;       |lcd_top:u_lcd_top|                                   ; 371 (0)     ; 25 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 336 (0)      ; 0 (0)             ; 35 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                               ; work         ;
;          |lcd_driver:u_lcd_driver|                          ; 371 (371)   ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 336 (336)    ; 0 (0)             ; 35 (35)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ; work         ;
;       |sdbank_switch:u_sdbank_switch|                       ; 17 (17)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 11 (11)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch                                                                                                                                                   ; work         ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|                   ; 493 (0)     ; 318 (0)                   ; 0 (0)         ; 9728        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 174 (0)      ; 60 (0)            ; 259 (0)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ; work         ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                        ; 307 (70)    ; 221 (41)                  ; 0 (0)         ; 9728        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (28)      ; 41 (3)            ; 181 (39)         ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ; work         ;
;             |rdfifo:u_rdfifo|                               ; 119 (0)     ; 90 (0)                    ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 20 (0)            ; 70 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                    ; 119 (0)     ; 90 (0)                    ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 20 (0)            ; 70 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                   |dcfifo_nen1:auto_generated|              ; 119 (48)    ; 90 (34)                   ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (6)       ; 20 (14)           ; 70 (10)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                  ; work         ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin|      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ; work         ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ; work         ;
;                      |a_graycounter_1lc:wrptr_g1p|          ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                      |a_graycounter_577:rdptr_g1p|          ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                      ; work         ;
;                      |alt_synch_pipe_vd8:ws_dgrp|           ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 5 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                       ; work         ;
;                         |dffpipe_qe9:dffpipe4|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 5 (5)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4  ; work         ;
;                      |altsyncram_mf51:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1536        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram                         ; work         ;
;                      |dffpipe_oe9:ws_brp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                               ; work         ;
;                      |dffpipe_oe9:ws_bwp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                               ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;             |wrfifo:u_wrfifo|                               ; 118 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 18 (0)            ; 72 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                    ; 118 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 18 (0)            ; 72 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                   |dcfifo_4en1:auto_generated|              ; 118 (47)    ; 90 (34)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (8)       ; 18 (13)           ; 72 (8)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                  ; work         ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; work         ;
;                      |a_gray2bin_6ib:rs_dgwp_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; work         ;
;                      |a_graycounter_1lc:wrptr_g1p|          ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                      |a_graycounter_577:rdptr_g1p|          ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 16 (16)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                      ; work         ;
;                      |alt_synch_pipe_ud8:rs_dgwp|           ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 7 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                       ; work         ;
;                         |dffpipe_pe9:dffpipe11|             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 7 (7)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ; work         ;
;                      |altsyncram_mf51:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram                         ; work         ;
;                      |dffpipe_oe9:rs_brp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;                      |dffpipe_oe9:rs_bwp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp                               ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|        ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |sdram_top:u_sdramtop|                             ; 189 (0)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 19 (0)            ; 81 (0)           ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ; work         ;
;             |sdram_cmd:module_002|                          ; 57 (57)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 19 (19)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ; work         ;
;             |sdram_ctrl:module_001|                         ; 109 (109)   ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 61 (61)          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ; work         ;
;             |sdram_wr_data:module_003|                      ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 19 (19)           ; 1 (1)            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ; work         ;
;    |selector:selector1|                                     ; 146 (146)   ; 121 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 6 (6)             ; 115 (115)        ; |sdram_ov7670_vga|selector:selector1                                                                                                                                                                                            ; work         ;
;    |system_ctrl:u_system_ctrl|                              ; 37 (9)      ; 25 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 0 (0)             ; 25 (2)           ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl                                                                                                                                                                                     ; work         ;
;       |sdram_pll:u_sdram_pll|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                       ; work         ;
;       |system_delay:u_system_delay|                         ; 28 (28)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 23 (23)          ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                         ; work         ;
;    |video_binary:video_binary1|                             ; 110 (95)    ; 62 (52)                   ; 0 (0)         ; 1914        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (38)      ; 1 (1)             ; 66 (56)          ; |sdram_ov7670_vga|video_binary:video_binary1                                                                                                                                                                                    ; work         ;
;       |Line_Buffer:Line_Buffer1|                            ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1914        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sdram_ov7670_vga|video_binary:video_binary1|Line_Buffer:Line_Buffer1                                                                                                                                                           ; work         ;
;          |altshift_taps:altshift_taps_component|            ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1914        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sdram_ov7670_vga|video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component                                                                                                                     ; work         ;
;             |shift_taps_2mn:auto_generated|                 ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1914        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |sdram_ov7670_vga|video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated                                                                                       ; work         ;
;                |altsyncram_kk81:altsyncram2|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1914        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2                                                           ; work         ;
;                |cntr_3uf:cntr1|                             ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |sdram_ov7670_vga|video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1                                                                        ; work         ;
;                   |cmpr_7ic:cmpr4|                          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |sdram_ov7670_vga|video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4                                                         ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; S_CLK      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_CKE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NCS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NWE      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NCAS     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_NRAS     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DQM[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DQM[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_BA[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_BA[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_A[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_HSYNC  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_VSYNC  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_RED    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_GREEN  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VGA_BLUE   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS_SCLK  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CMOS_XCLK  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rs232_tx   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[4]    ; Bidir    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; S_DB[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[8]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[9]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[10]   ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; S_DB[11]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[12]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[13]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[14]   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; S_DB[15]   ; Bidir    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_SDAT  ; Bidir    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; BUTTON_3   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS_PCLK  ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; BUTTON_1   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; BUTTON_2   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CMOS_VSYNC ; Input    ; (6) 2585 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_HREF  ; Input    ; --            ; (6) 2585 ps   ; --                    ; --  ; --   ;
; CMOS_DB[4] ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[3] ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[2] ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[1] ; Input    ; --            ; (6) 2587 ps   ; --                    ; --  ; --   ;
; CMOS_DB[0] ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[7] ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[6] ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
; CMOS_DB[5] ; Input    ; (6) 2587 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; S_DB[0]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[1]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[2]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[3]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[4]                                                                                                                                                                                                         ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]~feeder                                                                         ; 1                 ; 6       ;
; S_DB[5]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[6]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[7]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[8]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[9]                                                                                                                                                                                                         ;                   ;         ;
; S_DB[10]                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]~feeder                                                                        ; 0                 ; 6       ;
; S_DB[11]                                                                                                                                                                                                        ;                   ;         ;
; S_DB[12]                                                                                                                                                                                                        ;                   ;         ;
; S_DB[13]                                                                                                                                                                                                        ;                   ;         ;
; S_DB[14]                                                                                                                                                                                                        ;                   ;         ;
; S_DB[15]                                                                                                                                                                                                        ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                               ; 0                 ; 6       ;
; CMOS_SDAT                                                                                                                                                                                                       ;                   ;         ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1~2                                                                                                                                    ; 0                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2~0                                                                                                                                    ; 0                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3~1                                                                                                                                    ; 0                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1~1                                                                                                                                    ; 0                 ; 6       ;
;      - I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3~1                                                                                                                                    ; 0                 ; 6       ;
; CLOCK                                                                                                                                                                                                           ;                   ;         ;
; BUTTON_3                                                                                                                                                                                                        ;                   ;         ;
; CMOS_PCLK                                                                                                                                                                                                       ;                   ;         ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ram_block9a0       ; 0                 ; 0       ;
;      - video_binary:video_binary1|tx_int_r                                                                                                                                                                      ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ram_block3a0                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|chieu_xoay_r                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[9]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|chieu_xoay_r                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[9]                                                                                                                                                          ; 1                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[0]                                                                                                                                                                  ; 0                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[1]                                                                                                                                                                  ; 0                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[2]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[3]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[4]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[5]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[6]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[7]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[8]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_y_vga_r[9]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[0]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[1]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[2]                                                                                                                                                                  ; 0                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[3]                                                                                                                                                                  ; 0                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[4]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[5]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[6]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[7]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[8]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|right_pos_x_vga_r[9]                                                                                                                                                                  ; 1                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[0]                                                                                                                                                                   ; 0                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[1]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[2]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[3]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[4]                                                                                                                                                                   ; 0                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[5]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[6]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[7]                                                                                                                                                                   ; 0                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[8]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_y_vga_r[9]                                                                                                                                                                   ; 0                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[0]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[1]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[2]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[3]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[4]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[5]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[6]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[7]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[8]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|left_pos_x_vga_r[9]                                                                                                                                                                   ; 1                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[0]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[1]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[2]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[3]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[4]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[5]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[6]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[7]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[8]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_y_vga_r[9]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[0]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[1]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[2]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[3]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[4]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[5]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[6]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[7]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[8]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|bottom_pos_x_vga_r[9]                                                                                                                                                                 ; 0                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[0]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[1]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[2]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[3]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[4]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[5]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[6]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[7]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[8]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_y_vga_r[9]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[0]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[1]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[2]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[3]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[4]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[5]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[6]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[7]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[8]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|top_pos_x_vga_r[9]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|chieu_xoay_rs232_r                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[0]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[1]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[2]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[3]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[4]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[5]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[6]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[7]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[8]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_y_rs232_r[9]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[0]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[1]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[2]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[3]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[4]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[5]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[6]                                                                                                                                                                    ; 1                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[7]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[8]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|angle_x_rs232_r[9]                                                                                                                                                                    ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[2]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[3]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[4]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[5]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[6]                                                                                                                                                               ; 1                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[7]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[8]                                                                                                                                                               ; 1                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[9]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[10]                                                                                                                                                              ; 1                 ; 0       ;
;      - selector:selector1|centre_pos_y_rs232_r[11]                                                                                                                                                              ; 1                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[2]                                                                                                                                                               ; 1                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[3]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[4]                                                                                                                                                               ; 1                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[5]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[6]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[7]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[8]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[9]                                                                                                                                                               ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[10]                                                                                                                                                              ; 0                 ; 0       ;
;      - selector:selector1|centre_pos_x_rs232_r[11]                                                                                                                                                              ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                                ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[0]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[1]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[2]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[3]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[4]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[5]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[6]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[7]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[8]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_y[9]                                                                                                                                                             ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[0]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[0]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[3]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[3]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[2]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[2]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[1]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[1]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[4]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[4]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[5]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[4]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[3]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[6]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[7]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[8]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[8]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[9]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[9]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[2]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[3]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[3]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[0]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[0]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[4]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[4]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[7]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[7]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[8]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[8]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[9]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[9]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[5]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[5]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_x_r[6]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_x_r[6]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[5]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[5]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[2]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[2]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[1]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[1]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[6]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[6]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[10]                                                                                                                                                        ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[10]                                                                                                                                                        ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[11]                                                                                                                                                        ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[11]                                                                                                                                                        ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[2]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[2]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[3]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[3]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[4]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[4]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[7]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[7]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[8]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[8]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|angle_y_r[9]                                                                                                                                                              ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|angle_y_r[9]                                                                                                                                                              ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[10]                                                                                                                                                        ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[10]                                                                                                                                                        ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_x_r[11]                                                                                                                                                        ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_x_r[11]                                                                                                                                                        ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[6]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[6]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[7]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[7]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[5]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[5]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[8]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[8]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|centre_pos_y_r[9]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|centre_pos_y_r[9]                                                                                                                                                         ; 1                 ; 0       ;
;      - video_binary:video_binary1|sum_matrix_median[0]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|sum_matrix_median[1]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|sum_matrix_median[2]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|sum_matrix_median[3]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[15]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[8]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[8]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[7]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[7]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[6]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[6]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[5]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[5]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[4]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[4]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[3]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[3]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[2]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[2]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[1]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[1]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_y_r[0]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_y_r[0]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[8]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[8]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[7]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[7]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[6]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[6]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[5]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[5]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[4]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[4]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[3]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[3]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[2]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[2]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[1]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[1]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[0]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[0]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|right_pos_x_r[9]                                                                                                                                                          ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|right_pos_x_r[9]                                                                                                                                                          ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[9]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[9]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[8]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[8]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[7]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[7]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[6]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[6]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[5]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[5]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[4]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[4]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[3]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[3]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[2]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[2]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[1]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[1]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_y_r[0]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_y_r[0]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[9]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[9]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[8]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[8]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[7]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[6]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[5]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[4]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[3]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[2]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[1]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|left_pos_x_r[0]                                                                                                                                                           ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|left_pos_x_r[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[0]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[0]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[1]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[1]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[2]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[2]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[3]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[3]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[4]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[4]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[5]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[5]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[6]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[6]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[7]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[7]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[8]                                                                                                                                                            ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[8]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_x_r[9]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_x_r[9]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[9]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[9]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[8]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[8]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[7]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[7]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[6]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[6]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[5]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[5]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[4]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[4]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[3]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[3]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[2]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[2]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[1]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[1]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|top_pos_y_r[0]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|top_pos_y_r[0]                                                                                                                                                            ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[9]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[9]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[8]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[8]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[7]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[6]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[5]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[4]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[3]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[2]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[1]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_y_r[0]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_y_r[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[9]                                                                                                                                                         ; 0                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[9]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[8]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[8]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[7]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[7]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[6]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[6]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[5]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[5]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[4]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[4]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[3]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[3]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[2]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[2]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[1]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[1]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|bottom_pos_x_r[0]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|bottom_pos_x_r[0]                                                                                                                                                         ; 1                 ; 0       ;
;      - analyst_image1:analyst_image_1|wr_load_r2                                                                                                                                                                ; 1                 ; 0       ;
;      - analyst_image2:analyst_image_2|wr_load_r1                                                                                                                                                                ; 1                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[0]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[1]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[2]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[3]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[4]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[5]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[6]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[7]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[8]                                                                                                                                                             ; 0                 ; 0       ;
;      - video_binary:video_binary1|vitrihientai_x[9]                                                                                                                                                             ; 1                 ; 0       ;
;      - video_binary:video_binary1|clk_out_enable_r                                                                                                                                                              ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                   ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                    ; 0                 ; 0       ;
;      - video_binary:video_binary1|frame_out_enable_r                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                               ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                  ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                   ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 0                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[0]                                                                                                                                                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                  ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                  ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                  ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[1]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[2]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[3]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[4]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[5]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[6]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[7]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[8]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[9]                                                                                                                                                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[10]                                                                                                                                                         ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[11]                                                                                                                                                         ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[12]                                                                                                                                                         ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[13]                                                                                                                                                         ; 1                 ; 0       ;
;      - video_binary:video_binary1|pixel_out_color_r[14]                                                                                                                                                         ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                          ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                          ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                          ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                          ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                          ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                          ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                          ; 1                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[0]                                                                                                                                                              ; 1                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[1]                                                                                                                                                              ; 1                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[2]                                                                                                                                                              ; 1                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[3]                                                                                                                                                              ; 1                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[4]                                                                                                                                                              ; 1                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[5]                                                                                                                                                              ; 1                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[6]                                                                                                                                                              ; 0                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[7]                                                                                                                                                              ; 1                 ; 0       ;
;      - video_binary:video_binary1|matrix_median[8]                                                                                                                                                              ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[2]                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[6]                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[5]                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[4]                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[3]                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[1]                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[0]                                                                                                                                                            ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                  ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2      ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3      ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0      ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6      ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7      ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9      ; 1                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7         ; 0                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[2] ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; 1                 ; 0       ;
;      - sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[0] ; 0                 ; 0       ;
; BUTTON_1                                                                                                                                                                                                        ;                   ;         ;
; BUTTON_2                                                                                                                                                                                                        ;                   ;         ;
; CMOS_VSYNC                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_VALID~0                                                                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]~0                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_valid~0                                                                                                                                                                ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_state~0                                                                                                                                                                 ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~0                                                                                                                                                              ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                                                                ; 0                 ; 6       ;
; CMOS_HREF                                                                                                                                                                                                       ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]~0                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|byte_state~0                                                                                                                                                                 ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                                             ; 1                 ; 6       ;
; CMOS_DB[4]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~4                                                                                                                                                             ; 0                 ; 6       ;
; CMOS_DB[3]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~5                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]~feeder                                                                                                                                                         ; 0                 ; 6       ;
; CMOS_DB[2]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~1                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]~feeder                                                                                                                                                         ; 0                 ; 6       ;
; CMOS_DB[1]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~6                                                                                                                                                             ; 1                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]~feeder                                                                                                                                                         ; 1                 ; 6       ;
; CMOS_DB[0]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~7                                                                                                                                                             ; 0                 ; 6       ;
; CMOS_DB[7]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~0                                                                                                                                                             ; 0                 ; 6       ;
; CMOS_DB[6]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~2                                                                                                                                                             ; 0                 ; 6       ;
; CMOS_DB[5]                                                                                                                                                                                                      ;                   ;         ;
;      - CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA~3                                                                                                                                                             ; 0                 ; 6       ;
;      - CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]~feeder                                                                                                                                                         ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; BUTTON_1                                                                                                                                                                   ; PIN_88             ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CLOCK                                                                                                                                                                      ; PIN_23             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK                                                                                                                                                                      ; PIN_23             ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                     ; FF_X11_Y12_N25     ; 39      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                      ; FF_X11_Y12_N3      ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]~0                                                                                                                               ; LCCOMB_X11_Y12_N30 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMOS_PCLK                                                                                                                                                                  ; PIN_1              ; 498     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SDO~3                                                                                                        ; LCCOMB_X18_Y14_N16 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]~19                                                                                             ; LCCOMB_X18_Y13_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]~2                                                                                                                               ; LCCOMB_X19_Y12_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan0~4                                                                                                                                  ; LCCOMB_X18_Y11_N12 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_negclk                                                                                                                                   ; LCCOMB_X19_Y12_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO~0                                                                                                                                    ; LCCOMB_X18_Y13_N30 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; analyst_image1:analyst_image_1|LessThan8~18                                                                                                                                ; LCCOMB_X12_Y19_N30 ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[4]~1                                                                                                                         ; LCCOMB_X12_Y20_N26 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; analyst_image1:analyst_image_1|left_pos_x_r[2]~1                                                                                                                           ; LCCOMB_X11_Y22_N26 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; analyst_image1:analyst_image_1|right_pos_x_r[3]~1                                                                                                                          ; LCCOMB_X9_Y22_N2   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; analyst_image1:analyst_image_1|top_pos_y_r[1]~1                                                                                                                            ; LCCOMB_X12_Y20_N22 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; analyst_image2:analyst_image_2|LessThan8~18                                                                                                                                ; LCCOMB_X3_Y21_N22  ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[3]~1                                                                                                                         ; LCCOMB_X12_Y23_N26 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; analyst_image2:analyst_image_2|left_pos_x_r[2]~1                                                                                                                           ; LCCOMB_X4_Y21_N30  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; analyst_image2:analyst_image_2|right_pos_x_r[5]~1                                                                                                                          ; LCCOMB_X8_Y23_N2   ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; analyst_image2:analyst_image_2|top_pos_x_r[6]~13                                                                                                                           ; LCCOMB_X10_Y21_N26 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; my_uart_tx:my_uart_tx1|num_tx[6]~26                                                                                                                                        ; LCCOMB_X2_Y20_N2   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0]                                                                                               ; PLL_2              ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~3                                                                                           ; LCCOMB_X13_Y14_N8  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~0                                                                                        ; LCCOMB_X13_Y14_N22 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~1                                                                                        ; LCCOMB_X8_Y18_N26  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1                                                                           ; LCCOMB_X9_Y11_N24  ; 91      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~2                                                                           ; LCCOMB_X1_Y11_N10  ; 91      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~0 ; LCCOMB_X13_Y14_N6  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~0 ; LCCOMB_X13_Y11_N24 ; 21      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]~28                                                              ; LCCOMB_X8_Y9_N2    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]~46                                                              ; LCCOMB_X7_Y8_N30   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_flag                                                                     ; LCCOMB_X1_Y11_N20  ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_rdreq~1 ; LCCOMB_X5_Y10_N28  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_wrreq~0 ; LCCOMB_X7_Y11_N30  ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~6                                                ; LCCOMB_X12_Y8_N18  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~3                                                  ; LCCOMB_X12_Y8_N6   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                     ; LCCOMB_X4_Y9_N30   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                     ; LCCOMB_X6_Y11_N2   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~6                                                    ; LCCOMB_X10_Y7_N2   ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~2                                                     ; LCCOMB_X12_Y8_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                    ; LCCOMB_X12_Y8_N10  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                    ; FF_X12_Y8_N11      ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; selector:selector1|Equal0~2                                                                                                                                                ; LCCOMB_X9_Y20_N30  ; 122     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0                                                                                              ; PLL_1              ; 116     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1                                                                                              ; PLL_1              ; 260     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                                                       ; LCCOMB_X1_Y11_N2   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                       ; FF_X1_Y11_N21      ; 244     ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                       ; FF_X1_Y11_N21      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~4                                                                                                          ; LCCOMB_X1_Y9_N30   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|cout_actual                         ; LCCOMB_X14_Y19_N2  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; video_binary:video_binary1|matrix_median[3]~0                                                                                                                              ; LCCOMB_X11_Y18_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_binary:video_binary1|pixel_out_color_r[2]~1                                                                                                                          ; LCCOMB_X14_Y21_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_binary:video_binary1|tx_int_r                                                                                                                                        ; FF_X9_Y20_N5       ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; video_binary:video_binary1|vitrihientai_x[6]~0                                                                                                                             ; LCCOMB_X10_Y22_N18 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; video_binary:video_binary1|vitrihientai_y[3]~12                                                                                                                            ; LCCOMB_X10_Y20_N2  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK                                                                         ; PIN_23        ; 24      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0]  ; PLL_2         ; 9       ; 1                                    ; Global Clock         ; GCLK9            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 ; PLL_1         ; 116     ; 4                                    ; Global Clock         ; GCLK0            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 ; PLL_1         ; 260     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                          ; FF_X1_Y11_N21 ; 244     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CMOS_PCLK~input                                                                                                                                                                                                          ; 498     ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[2]                                                                                                                                                                               ; 125     ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]                                                                                                                                                                               ; 122     ;
; selector:selector1|Equal0~2                                                                                                                                                                                              ; 122     ;
; analyst_image1:analyst_image_1|chieu_xoay_r                                                                                                                                                                              ; 121     ;
; analyst_image2:analyst_image_2|chieu_xoay_r                                                                                                                                                                              ; 121     ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[1]                                                                                                                                                                               ; 118     ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[3]                                                                                                                                                                               ; 109     ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[4]                                                                                                                                                                               ; 101     ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~2                                                                                                                         ; 91      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1                                                                                                                         ; 91      ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[5]                                                                                                                                                                               ; 89      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                                              ; 64      ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[6]                                                                                                                                                                               ; 45      ;
; CMOS_Capture:u_CMOS_Capture|CMOS_VALID                                                                                                                                                                                   ; 39      ;
; analyst_image2:analyst_image_2|wr_load_r1                                                                                                                                                                                ; 38      ;
; analyst_image1:analyst_image_1|wr_load_r2                                                                                                                                                                                ; 37      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                                              ; 35      ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]                                                                                                                                                                               ; 30      ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_WR                                                                                                                                                                                    ; 30      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                                              ; 30      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_wrreq~0                                               ; 27      ;
; my_uart_tx:my_uart_tx1|num_tx[0]                                                                                                                                                                                         ; 25      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                                              ; 25      ;
; ~GND                                                                                                                                                                                                                     ; 24      ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]~0                                                                                                                                                                             ; 24      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                                              ; 24      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|valid_rdreq~1                                               ; 22      ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~4                                                                                                                                                        ; 22      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_rdreq~0                                               ; 22      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|valid_wrreq~0                                               ; 22      ;
; my_uart_tx:my_uart_tx1|num_tx[1]                                                                                                                                                                                         ; 22      ;
; analyst_image1:analyst_image_1|LessThan8~18                                                                                                                                                                              ; 21      ;
; analyst_image2:analyst_image_2|LessThan8~18                                                                                                                                                                              ; 21      ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[4]~1                                                                                                                                                                       ; 20      ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[3]~1                                                                                                                                                                       ; 20      ;
; analyst_image1:analyst_image_1|top_pos_y_r[1]~1                                                                                                                                                                          ; 20      ;
; analyst_image2:analyst_image_2|top_pos_x_r[6]~13                                                                                                                                                                         ; 20      ;
; analyst_image1:analyst_image_1|left_pos_x_r[2]~1                                                                                                                                                                         ; 20      ;
; analyst_image2:analyst_image_2|left_pos_x_r[2]~1                                                                                                                                                                         ; 20      ;
; analyst_image1:analyst_image_1|right_pos_x_r[3]~1                                                                                                                                                                        ; 20      ;
; analyst_image2:analyst_image_2|right_pos_x_r[5]~1                                                                                                                                                                        ; 20      ;
; my_uart_tx:my_uart_tx1|num_tx[2]                                                                                                                                                                                         ; 20      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; 19      ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                                              ; 19      ;
; BUTTON_1~input                                                                                                                                                                                                           ; 18      ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                                                    ; 18      ;
; video_binary:video_binary1|vitrihientai_x[9]                                                                                                                                                                             ; 18      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; 18      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                                                                  ; 17      ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan0~4                                                                                                                                                                                ; 17      ;
; video_binary:video_binary1|vitrihientai_y[9]                                                                                                                                                                             ; 17      ;
; video_binary:video_binary1|vitrihientai_y[4]                                                                                                                                                                             ; 17      ;
; video_binary:video_binary1|vitrihientai_y[8]                                                                                                                                                                             ; 17      ;
; video_binary:video_binary1|vitrihientai_y[7]                                                                                                                                                                             ; 17      ;
; video_binary:video_binary1|vitrihientai_y[6]                                                                                                                                                                             ; 17      ;
; video_binary:video_binary1|pixel_out_color_r[2]~1                                                                                                                                                                        ; 16      ;
; video_binary:video_binary1|vitrihientai_x[6]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_x[5]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_x[4]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_x[3]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_x[2]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_x[1]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_x[0]                                                                                                                                                                             ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ; 16      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_flag                                                                                                                   ; 16      ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_negclk                                                                                                                                                                                 ; 16      ;
; video_binary:video_binary1|pixel_out_color_r[15]~0                                                                                                                                                                       ; 16      ;
; video_binary:video_binary1|vitrihientai_y[5]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_y[3]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_y[2]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_y[1]                                                                                                                                                                             ; 16      ;
; video_binary:video_binary1|vitrihientai_y[0]                                                                                                                                                                             ; 16      ;
; my_uart_tx:my_uart_tx1|num_tx[4]                                                                                                                                                                                         ; 16      ;
; video_binary:video_binary1|vitrihientai_x[8]                                                                                                                                                                             ; 15      ;
; video_binary:video_binary1|vitrihientai_x[7]                                                                                                                                                                             ; 15      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                                                                   ; 15      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r1                                                                                                                     ; 15      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; 15      ;
; CMOS_VSYNC~input                                                                                                                                                                                                         ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]~46                                                                                                            ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]~28                                                                                                            ; 14      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rd_load_r2                                                                                                                     ; 14      ;
; video_binary:video_binary1|matrix_median[3]~0                                                                                                                                                                            ; 13      ;
; video_binary:video_binary1|always0~3                                                                                                                                                                                     ; 12      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17                                                                                                      ; 12      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7                                                                                                       ; 12      ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                                     ; 12      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                          ; 12      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                                                                   ; 11      ;
; video_binary:video_binary1|tx_int_r                                                                                                                                                                                      ; 11      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr16~0                                                                                                    ; 11      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; 11      ;
; CMOS_HREF~input                                                                                                                                                                                                          ; 10      ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|cout_actual                                                                       ; 10      ;
; video_binary:video_binary1|vitrihientai_x[6]~0                                                                                                                                                                           ; 10      ;
; video_binary:video_binary1|vitrihientai_y[3]~12                                                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~3                                                                                                                                         ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan2~1                                                                                                                                      ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~0                                                                                                                                      ; 10      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~1                                                                                                      ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~20                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~18                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~16                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~14                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~12                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~10                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~8                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~6                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~4                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~2                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add3~0                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~18                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~16                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~14                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~12                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~10                                                                                                                                          ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~8                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~6                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~4                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~2                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Add6~0                                                                                                                                           ; 10      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; 10      ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a2                      ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~6                                                                                                  ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~3                                                                                                ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr15~0                                                                                                    ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr18                                                                                                      ; 9       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state[3]                                                                                                 ; 9       ;
; video_binary:video_binary1|pixel_out_color_r[15]                                                                                                                                                                         ; 9       ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[7]~2                                                                                                                                                                             ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; 8       ;
; analyst_image2:analyst_image_2|top_pos_x_r~1                                                                                                                                                                             ; 8       ;
; analyst_image2:analyst_image_2|top_pos_x_r~0                                                                                                                                                                             ; 8       ;
; analyst_image2:analyst_image_2|top_pos_y_r~4                                                                                                                                                                             ; 8       ;
; analyst_image2:analyst_image_2|wr_load_flag                                                                                                                                                                              ; 8       ;
; video_binary:video_binary1|clk_out_enable_r                                                                                                                                                                              ; 8       ;
; analyst_image2:analyst_image_2|top_pos_y_r~0                                                                                                                                                                             ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2                      ; 8       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                                                    ; 8       ;
; my_uart_tx:my_uart_tx1|num_tx[6]~26                                                                                                                                                                                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a5                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a3                      ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0                      ; 8       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO~0                                                                                                                                                                                  ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; 8       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Decoder0~0                                                                                                                                                 ; 8       ;
; my_uart_tx:my_uart_tx1|num_tx[6]                                                                                                                                                                                         ; 8       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                          ; 8       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a7                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a6                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a4                      ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a1                      ; 7       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END                                                                                                                                                        ; 7       ;
; I2C_AV_Config:u_I2C_AV_Config|LessThan1~0                                                                                                                                                                                ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]~11                                                                                             ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; 7       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_GO                                                                                                                                                                                    ; 7       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1                      ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4                      ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[0]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[0]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[1]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[1]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[2]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[2]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[3]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[3]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[4]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[4]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[5]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[5]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[6]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[6]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[7]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[7]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[8]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[8]                                                                                                                                                                            ; 6       ;
; analyst_image1:analyst_image_1|top_pos_y_r[9]                                                                                                                                                                            ; 6       ;
; analyst_image2:analyst_image_2|top_pos_y_r[9]                                                                                                                                                                            ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[5]                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[2]                                                  ; 6       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]~19                                                                                                                                           ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector8~1                                                                                                    ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~4                                                                                                 ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]~3                                                                                               ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                          ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                          ; 6       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                          ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; 6       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; 6       ;
; CMOS_SDAT~input                                                                                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal2~3                                                                                                      ; 5       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r0                                                                                                                                                ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                                                  ; 5       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr13~2                                                                                                                             ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[9]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[9]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[8]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[8]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[7]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[7]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[6]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[6]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[5]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[5]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[4]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[4]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[3]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[3]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[2]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[2]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[1]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[1]                                                                                                                                                                            ; 5       ;
; analyst_image1:analyst_image_1|top_pos_x_r[0]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|top_pos_x_r[0]                                                                                                                                                                            ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[0]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[0]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[1]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[1]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[2]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[2]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[3]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[3]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[4]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[4]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[5]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[5]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[6]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[6]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[7]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[7]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[8]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[8]                                                                                                                                                                           ; 5       ;
; analyst_image2:analyst_image_2|left_pos_x_r[9]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|left_pos_x_r[9]                                                                                                                                                                           ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[9]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[9]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[0]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[0]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[1]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[1]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[2]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[2]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[3]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[3]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[4]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[4]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[5]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[5]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[6]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[6]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[7]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[7]                                                                                                                                                                          ; 5       ;
; analyst_image1:analyst_image_1|right_pos_x_r[8]                                                                                                                                                                          ; 5       ;
; analyst_image2:analyst_image_2|right_pos_x_r[8]                                                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[9]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[4]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[1]                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; 5       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Decoder0~1                                                                                                                                                 ; 5       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr3~0                                                                                                                              ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~6                                                                                              ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~2                                                                                              ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr6~0                                                                                                     ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr5~0                                                                                                     ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                          ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; 5       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; 4       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                                                ; 4       ;
; video_binary:video_binary1|matrix_median[4]                                                                                                                                                                              ; 4       ;
; video_binary:video_binary1|matrix_median[3]                                                                                                                                                                              ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|bank_valid_r1                                                                                                                                                ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor3                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor6                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                        ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                        ; 4       ;
; analyst_image1:analyst_image_1|top_pos_x_r~7                                                                                                                                                                             ; 4       ;
; analyst_image1:analyst_image_1|top_pos_x_r~6                                                                                                                                                                             ; 4       ;
; analyst_image1:analyst_image_1|top_pos_x_r~5                                                                                                                                                                             ; 4       ;
; analyst_image1:analyst_image_1|top_pos_x_r~4                                                                                                                                                                             ; 4       ;
; analyst_image1:analyst_image_1|top_pos_x_r~3                                                                                                                                                                             ; 4       ;
; analyst_image1:analyst_image_1|top_pos_x_r~2                                                                                                                                                                             ; 4       ;
; analyst_image1:analyst_image_1|top_pos_x_r~1                                                                                                                                                                             ; 4       ;
; analyst_image1:analyst_image_1|top_pos_x_r~0                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_x_r~9                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_x_r~8                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_x_r~7                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_x_r~6                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_x_r~5                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_x_r~4                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_x_r~3                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_x_r~2                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|top_pos_y_r~9                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r~7                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|top_pos_y_r~8                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r~6                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|top_pos_y_r~7                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r~5                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|top_pos_y_r~6                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r~4                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|top_pos_y_r~5                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r~3                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|top_pos_y_r~3                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r~2                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|top_pos_y_r~2                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r~1                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|top_pos_y_r~1                                                                                                                                                                             ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r~0                                                                                                                                                                          ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|parity4                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[6]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[8]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[5]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[9]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[7]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[2]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[4]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011                                                                                                                                              ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_write_done                                                                                                               ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100                                                                                                                                               ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|frame_read_done                                                                                                                ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[0]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[0]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[1]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[1]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[2]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[2]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[3]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[3]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[4]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[4]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[5]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[5]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[6]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[6]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[7]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[7]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[8]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[8]                                                                                                                                                                         ; 4       ;
; analyst_image1:analyst_image_1|bottom_pos_y_r[9]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|bottom_pos_y_r[9]                                                                                                                                                                         ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[0]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[0]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[1]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[1]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[2]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[2]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[3]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[3]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[4]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[4]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[5]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[5]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[6]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[6]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[7]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[7]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[8]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[8]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|left_pos_y_r[9]                                                                                                                                                                           ; 4       ;
; analyst_image2:analyst_image_2|left_pos_y_r[9]                                                                                                                                                                           ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[0]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[0]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[1]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[1]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[2]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[2]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[3]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[3]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[4]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[4]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[5]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[5]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[6]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[6]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[7]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[7]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[8]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[8]                                                                                                                                                                          ; 4       ;
; analyst_image1:analyst_image_1|right_pos_y_r[9]                                                                                                                                                                          ; 4       ;
; analyst_image2:analyst_image_2|right_pos_y_r[9]                                                                                                                                                                          ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a9                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a8                      ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[6]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[3]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~2                                                                                                                                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                                                                                                                                   ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                                                                                                                                   ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                                                                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~0                                                                                                      ; 4       ;
; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.01                                                                                                                                                                               ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~4                                                                                                                                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~0                                                                                                                                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]~1                                                                                               ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; 4       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                                       ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[9]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[8]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[7]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[6]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[5]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[4]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[3]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[2]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[1]                                                                ; 4       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0]                                                                ; 4       ;
; my_uart_tx:my_uart_tx1|num_tx[5]                                                                                                                                                                                         ; 4       ;
; my_uart_tx:my_uart_tx1|num_tx[3]                                                                                                                                                                                         ; 4       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                          ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ; 4       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                             ; 3       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]~1                                                                                                                                                                              ; 3       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                             ; 3       ;
; video_binary:video_binary1|matrix_median[5]                                                                                                                                                                              ; 3       ;
; video_binary:video_binary1|Add3~1                                                                                                                                                                                        ; 3       ;
; video_binary:video_binary1|matrix_median[2]                                                                                                                                                                              ; 3       ;
; video_binary:video_binary1|matrix_median[1]                                                                                                                                                                              ; 3       ;
; video_binary:video_binary1|matrix_median[0]                                                                                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[0]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[1]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[2]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[3]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[4]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[5]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[6]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[7]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[8]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|delayed_wrptr_g[9]                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                                                  ; 3       ;
; CMOS_Capture:u_CMOS_Capture|byte_state                                                                                                                                                                                   ; 3       ;
; CMOS_Capture:u_CMOS_Capture|Frame_valid                                                                                                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001                                                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011                                                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[2] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[5] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[8] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[9] ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[2]   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[5]   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[8]   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[9]   ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1~2                                                                                                                                                    ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1~0                                                                                                                                                    ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector9~0                                                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~2                                                                                                   ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                                      ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                                      ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                                      ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                                      ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END~6                                                                                                                                                      ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[0]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[0]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[1]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[1]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[2]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[2]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[3]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[3]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[4]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[4]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[5]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[5]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[6]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[6]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[7]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[7]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[8]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[8]                                                                                                                                                                         ; 3       ;
; analyst_image2:analyst_image_2|bottom_pos_x_r[9]                                                                                                                                                                         ; 3       ;
; analyst_image1:analyst_image_1|bottom_pos_x_r[9]                                                                                                                                                                         ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                                     ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~1                                                                                                      ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal7~0                                                                                                      ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal10~1                                                                                                     ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal10~0                                                                                                     ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal12~0                                                                                                     ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0                                                                                                      ; 3       ;
; system_ctrl:u_system_ctrl|sysrst_nr0~2                                                                                                                                                                                   ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[0]                                                                                                                                                             ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r0                                                                                                                                                                                  ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.00                                                                                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]~3                                                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|comb~26                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|comb~17                                                                                                                                          ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[2]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[3]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[4]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[5]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[6]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[7]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[8]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[9]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[10]                                                                                                                                                                              ; 3       ;
; selector:selector1|centre_pos_x_rs232_r[11]                                                                                                                                                                              ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[11]                                                                                                                                                                              ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[2]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[3]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[4]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[5]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[6]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[7]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[8]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[9]                                                                                                                                                                               ; 3       ;
; selector:selector1|centre_pos_y_rs232_r[10]                                                                                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|comb~8                                                                                                                                           ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal0~1                                                                                                                                         ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~2                                                                                                                                         ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan4~0                                                                                                                                      ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector1~0                                                                                                    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0                                                                                                       ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17~0                                                                                                    ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7~0                                                                                                     ; 3       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CTRL_CLK                                                                                                                                                                              ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[14]                                                                                                                                                            ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[9]                                                                                                                                                             ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[6]                                                                                                                                                             ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[15]                                                                                                                                                            ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[8]                                                                                                                                                             ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[7]                                                                                                                                                             ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[22]                                                                                                                                                            ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[21]                                                                                                                                                            ; 3       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[20]                                                                                                                                                            ; 3       ;
; my_uart_tx:my_uart_tx1|num_tx[7]                                                                                                                                                                                         ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; 3       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; 3       ;
; CMOS_DB[5]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[6]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[7]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[0]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[1]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[2]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[3]~input                                                                                                                                                                                                         ; 2       ;
; CMOS_DB[4]~input                                                                                                                                                                                                         ; 2       ;
; BUTTON_2~input                                                                                                                                                                                                           ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[7]~0                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|cntr_cout[7]~0                  ; 2       ;
; CMOS_Capture:u_CMOS_Capture|Frame_valid~0                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                                                  ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                                                ; 2       ;
; video_binary:video_binary1|matrix_median[8]                                                                                                                                                                              ; 2       ;
; video_binary:video_binary1|matrix_median[7]                                                                                                                                                                              ; 2       ;
; video_binary:video_binary1|matrix_median[6]                                                                                                                                                                              ; 2       ;
; video_binary:video_binary1|Add3~0                                                                                                                                                                                        ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|ram_address_b[8]                                            ; 2       ;
; video_binary:video_binary1|pixel_median_in~4                                                                                                                                                                             ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[5]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[6]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[8]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[9]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[7]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[11]                                                                                                                                                                               ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[12]                                                                                                                                                                               ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[13]                                                                                                                                                                               ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[14]                                                                                                                                                                               ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[0]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[1]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[2]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[3]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[4]                                                                                                                                                                                ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[10]                                                                                                                                                                               ; 2       ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oDATA[15]                                                                                                                                                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[7]~0                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~9                                                                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[1] ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[4] ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a[7] ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[1]   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[4]   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a[7]   ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr13~4                                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr13~3                                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr10~1                                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr10~0                                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr11~1                                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr11~0                                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr0~5                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr2~2                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr2~1                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr3~9                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr3~8                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr2~0                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr7~1                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr7~0                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr5~2                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr5~1                                                                                                                              ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr14~12                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector2~0                                                                                                                                                ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW2~0                                                                                                                                                    ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector8~0                                                                                                                                                ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Decoder0~2                                                                                                                                                 ; 2       ;
; video_binary:video_binary1|always0~4                                                                                                                                                                                     ; 2       ;
; video_binary:video_binary1|always0~2                                                                                                                                                                                     ; 2       ;
; video_binary:video_binary1|always0~0                                                                                                                                                                                     ; 2       ;
; video_binary:video_binary1|LessThan1~0                                                                                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[6]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[5]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[8]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[7]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[9]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[1]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[0]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[3]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[2]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|delayed_wrptr_g[4]                                          ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal1~0                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~1                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal4~0                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_load                                                                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal1~0                                                                                                      ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~3                                                                                                                                                        ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~2                                                                                                                                                        ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACK~2                                                                                                                                                      ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                                      ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                                      ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mSetup_ST.10                                                                                                                                                                               ; 2       ;
; selector:selector1|Equal0~1                                                                                                                                                                                              ; 2       ;
; selector:selector1|Equal0~0                                                                                                                                                                                              ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|ram_address_b[8]                                            ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|ram_address_a[8]                                            ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_rd_ack~0                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan0~4                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|LessThan1~4                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector6~0                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal0~4                                                                                                      ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~0                                                                                                  ; 2       ;
; system_ctrl:u_system_ctrl|sysrst_nr0                                                                                                                                                                                     ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|LessThan0~0                                                                                                                                                        ; 2       ;
; my_uart_tx:my_uart_tx1|Selector0~8                                                                                                                                                                                       ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector5~2                                                                                                                                                ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SCLK~5                                                                                                                                                     ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END~4                                                                                                                                                      ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|i2c_en_r1                                                                                                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|comb~49                                                                                                                                          ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[0]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[1]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[2]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[3]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[4]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[5]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[6]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[7]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[8]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_x_vga_r[9]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[0]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[1]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[2]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[3]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[4]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[5]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[6]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[7]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[8]                                                                                                                                                                                 ; 2       ;
; selector:selector1|bottom_pos_y_vga_r[9]                                                                                                                                                                                 ; 2       ;
; selector:selector1|top_pos_y_vga_r[0]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[1]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[2]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[3]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[4]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[5]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[6]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[7]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[8]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_y_vga_r[9]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[9]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[8]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[7]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[6]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[5]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[4]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[3]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[2]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[1]                                                                                                                                                                                    ; 2       ;
; selector:selector1|top_pos_x_vga_r[0]                                                                                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_rgb_r[4]~0                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[0]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[1]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[2]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[3]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[4]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[5]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[6]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[7]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[8]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_x_vga_r[9]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[0]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[1]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[2]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[3]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[4]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[5]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[6]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[7]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[8]                                                                                                                                                                                   ; 2       ;
; selector:selector1|left_pos_y_vga_r[9]                                                                                                                                                                                   ; 2       ;
; selector:selector1|right_pos_x_vga_r[9]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[0]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[1]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[2]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[3]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[4]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[5]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[6]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[7]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_x_vga_r[8]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[0]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[1]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[2]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[3]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[4]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[5]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[6]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[7]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[8]                                                                                                                                                                                  ; 2       ;
; selector:selector1|right_pos_y_vga_r[9]                                                                                                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~3                                                                                                                                         ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]~1                                                                                              ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~2                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~1                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~0                                                                                                ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]~0                                                                                               ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~3                                                                                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~2                                                                                                       ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~1                                                                                                       ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|LessThan3~0                                                                                                                                                ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Equal0~1                                                                                                                                                   ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Equal0~0                                                                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_vs_r                                                                                                                                         ; 2       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[1]                                                               ; 2       ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|q_b[0]                                                               ; 2       ;
; analyst_image1:analyst_image_1|Add7~18                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add7~16                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add7~14                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add7~12                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add7~10                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add7~8                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add7~6                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add7~4                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add7~2                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add7~0                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add6~18                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add6~16                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add6~14                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add6~12                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add6~10                                                                                                                                                                                   ; 2       ;
; analyst_image1:analyst_image_1|Add6~8                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add6~6                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add6~4                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add6~2                                                                                                                                                                                    ; 2       ;
; analyst_image1:analyst_image_1|Add6~0                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add7~18                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add7~16                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add7~14                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add7~12                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add7~10                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add7~8                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add7~6                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add7~4                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add7~2                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add7~0                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add6~18                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add6~16                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add6~14                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add6~12                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add6~10                                                                                                                                                                                   ; 2       ;
; analyst_image2:analyst_image_2|Add6~8                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add6~6                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add6~4                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add6~2                                                                                                                                                                                    ; 2       ;
; analyst_image2:analyst_image_2|Add6~0                                                                                                                                                                                    ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|op_1~16                                                     ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|Add1~0                                                                                                                                                                                     ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; 2       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[5]                                                                                                                                                             ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[4]                                                                                                                                                             ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[3]                                                                                                                                                             ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[2]                                                                                                                                                             ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[19]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[18]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[17]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[16]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[13]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[12]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[11]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[10]                                                                                                                                                            ; 2       ;
; system_ctrl:u_system_ctrl|system_delay:u_system_delay|cnt[1]                                                                                                                                                             ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[15]                                                                                                                                                                           ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[10]                                                                                                                                                                           ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[9]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[8]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[7]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[6]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[5]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[4]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[3]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[2]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[1]                                                                                                                                                                            ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[14]                                                                                                                                                                           ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[13]                                                                                                                                                                           ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[12]                                                                                                                                                                           ; 2       ;
; I2C_AV_Config:u_I2C_AV_Config|mI2C_CLK_DIV[11]                                                                                                                                                                           ; 2       ;
; system_ctrl:u_system_ctrl|sysrst_nr1~feeder                                                                                                                                                                              ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]~feeder                                                                                          ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]~feeder                                                                                          ; 1       ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2~clkctrl_e_S_CLK                                                                                                                            ; 1       ;
; BUTTON_3~input                                                                                                                                                                                                           ; 1       ;
; CLOCK~input                                                                                                                                                                                                              ; 1       ;
; S_DB[15]~input                                                                                                                                                                                                           ; 1       ;
; S_DB[10]~input                                                                                                                                                                                                           ; 1       ;
; S_DB[4]~input                                                                                                                                                                                                            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0~_wirecell            ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p|counter3a0~_wirecell            ; 1       ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC~0                                                                                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001~0                                                                                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|LUT_INDEX[0]~3                                                                                                                                                                             ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SDO~5                                                                                                                                                      ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|SDO~4                                                                                                                                                      ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr14~29                                                                                                                            ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr14~28                                                                                                                            ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr3~14                                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr3~13                                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Mux1~12                                                                                                                                                    ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Mux1~11                                                                                                                                                    ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector5~35                                                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector5~34                                                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector5~33                                                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector5~32                                                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr13~21                                                                                                                            ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr12~18                                                                                                                            ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config|WideOr1~15                                                                                                                             ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|Selector5~31                                                                                                                                               ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|I2C_BIT~13                                                                                                                                                 ; 1       ;
; I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller|END~9                                                                                                                                                      ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~40                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~39                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~38                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~37                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~36                                                                                                                ; 1       ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr~35                                                                                                                ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 3                           ; 512                         ; 3                           ; 1536                ; 1    ; None ; M9K_X15_Y11_N0 ; Don't care           ; Old data        ; Old data        ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y10_N0 ; Don't care           ; Old data        ; Old data        ;
; video_binary:video_binary1|Line_Buffer:Line_Buffer1|altshift_taps:altshift_taps_component|shift_taps_2mn:auto_generated|altsyncram_kk81:altsyncram2|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 638          ; 3            ; 638          ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 1914 ; 638                         ; 3                           ; 638                         ; 3                           ; 1914                ; 1    ; None ; M9K_X15_Y19_N0 ; Old data             ; Old data        ; Old data        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 3,194 / 32,401 ( 10 % ) ;
; C16 interconnects           ; 30 / 1,326 ( 2 % )      ;
; C4 interconnects            ; 1,546 / 21,816 ( 7 % )  ;
; Direct links                ; 557 / 32,401 ( 2 % )    ;
; Global clocks               ; 5 / 10 ( 50 % )         ;
; Local interconnects         ; 1,270 / 10,320 ( 12 % ) ;
; R24 interconnects           ; 87 / 1,289 ( 7 % )      ;
; R4 interconnects            ; 2,193 / 28,186 ( 8 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.97) ; Number of LABs  (Total = 157) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 0                             ;
; 3                                           ; 2                             ;
; 4                                           ; 0                             ;
; 5                                           ; 2                             ;
; 6                                           ; 0                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 6                             ;
; 11                                          ; 3                             ;
; 12                                          ; 8                             ;
; 13                                          ; 7                             ;
; 14                                          ; 8                             ;
; 15                                          ; 12                            ;
; 16                                          ; 97                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.73) ; Number of LABs  (Total = 157) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 51                            ;
; 1 Clock                            ; 120                           ;
; 1 Clock enable                     ; 71                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 11                            ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.39) ; Number of LABs  (Total = 157) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 4                             ;
; 3                                            ; 0                             ;
; 4                                            ; 1                             ;
; 5                                            ; 4                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 3                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 5                             ;
; 13                                           ; 8                             ;
; 14                                           ; 2                             ;
; 15                                           ; 7                             ;
; 16                                           ; 17                            ;
; 17                                           ; 12                            ;
; 18                                           ; 15                            ;
; 19                                           ; 10                            ;
; 20                                           ; 5                             ;
; 21                                           ; 5                             ;
; 22                                           ; 5                             ;
; 23                                           ; 6                             ;
; 24                                           ; 5                             ;
; 25                                           ; 13                            ;
; 26                                           ; 1                             ;
; 27                                           ; 5                             ;
; 28                                           ; 4                             ;
; 29                                           ; 4                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.24) ; Number of LABs  (Total = 157) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 12                            ;
; 2                                               ; 14                            ;
; 3                                               ; 18                            ;
; 4                                               ; 12                            ;
; 5                                               ; 6                             ;
; 6                                               ; 7                             ;
; 7                                               ; 7                             ;
; 8                                               ; 5                             ;
; 9                                               ; 7                             ;
; 10                                              ; 15                            ;
; 11                                              ; 11                            ;
; 12                                              ; 13                            ;
; 13                                              ; 7                             ;
; 14                                              ; 1                             ;
; 15                                              ; 5                             ;
; 16                                              ; 10                            ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 2                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 1                             ;
; 28                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.17) ; Number of LABs  (Total = 157) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 7                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 6                             ;
; 7                                            ; 2                             ;
; 8                                            ; 6                             ;
; 9                                            ; 5                             ;
; 10                                           ; 6                             ;
; 11                                           ; 5                             ;
; 12                                           ; 3                             ;
; 13                                           ; 5                             ;
; 14                                           ; 5                             ;
; 15                                           ; 3                             ;
; 16                                           ; 1                             ;
; 17                                           ; 6                             ;
; 18                                           ; 6                             ;
; 19                                           ; 2                             ;
; 20                                           ; 6                             ;
; 21                                           ; 2                             ;
; 22                                           ; 5                             ;
; 23                                           ; 3                             ;
; 24                                           ; 3                             ;
; 25                                           ; 5                             ;
; 26                                           ; 18                            ;
; 27                                           ; 12                            ;
; 28                                           ; 4                             ;
; 29                                           ; 4                             ;
; 30                                           ; 5                             ;
; 31                                           ; 7                             ;
; 32                                           ; 3                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 23    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 62        ; 0            ; 62        ; 0            ; 0            ; 62        ; 62        ; 0            ; 62        ; 62        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 62        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 62           ; 0         ; 62           ; 62           ; 0         ; 0         ; 62           ; 0         ; 0         ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 0         ; 62           ; 62           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; S_CLK              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_CKE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCS              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NWE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCAS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NRAS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_HSYNC          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_VSYNC          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_RED            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_GREEN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VGA_BLUE           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_SCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_XCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rs232_tx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_SDAT          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON_3           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_PCLK          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON_1           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; BUTTON_2           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_VSYNC         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_HREF          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMOS_DB[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                           ; Destination Clock(s)                                            ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; I/O                                                                                                                       ; CMOS_PCLK                                                       ; 24.9              ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                                                                     ; CMOS_PCLK                                                       ; 16.8              ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1],CMOS_PCLK                                                           ; CMOS_PCLK                                                       ; 8.7               ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0],u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1],CMOS_PCLK,I/O ; CMOS_PCLK                                                       ; 4.6               ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[0]                                                                     ; CMOS_PCLK                                                       ; 1.8               ;
; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1]                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|pll|clk[1],CMOS_PCLK ; 1.5               ;
+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 2.420             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[6]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 2.414             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 2.325             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 2.090             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.933             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.915             ;
; I2C_AV_Config:u_I2C_AV_Config|Config_Done                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; 1.831             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                        ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; 1.826             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.624             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.605             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.569             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|rdptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.528             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r1                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; 1.367             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.332             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a9 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.332             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wr_load_r2                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; 1.319             ;
; system_ctrl:u_system_ctrl|sysrst_nr2                                                                                                                                                                ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; 1.301             ;
; CMOS_PCLK                                                                                                                                                                                           ; analyst_image2:analyst_image_2|centre_pos_x_r[2]                                                                                                                                                         ; 1.282             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[7]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.262             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[9]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.262             ;
; CMOS_Capture:u_CMOS_Capture|CMOS_oCLK                                                                                                                                                               ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.210             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.210             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[8]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.210             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a8 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.210             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.210             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a6 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.207             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[6]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.207             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[5]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.162             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a5 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1.162             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.114             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a2 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.114             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a0 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.045             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a3 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.045             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[2]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.020             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[4]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.020             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[0]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.020             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[3]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1.020             ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; 0.913             ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[3]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; 0.913             ;
; CMOS_Capture:u_CMOS_Capture|Frame_Cont[2]                                                                                                                                                           ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[1]                                                                                                                                                                ; 0.913             ;
; CMOS_VSYNC                                                                                                                                                                                          ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; 0.913             ;
; CMOS_Capture:u_CMOS_Capture|mCMOS_VSYNC                                                                                                                                                             ; CMOS_Capture:u_CMOS_Capture|Frame_Cont[0]                                                                                                                                                                ; 0.913             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrptr_g[1]                             ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 0.544             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 0.510             ;
; analyst_image1:analyst_image_1|top_pos_y_r[9]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_y_r[9]                                                                                                                                                              ; 0.153             ;
; analyst_image1:analyst_image_1|top_pos_y_r[5]                                                                                                                                                       ; analyst_image1:analyst_image_1|angle_y_r[9]                                                                                                                                                              ; 0.148             ;
; video_binary:video_binary1|vitrihientai_x[7]                                                                                                                                                        ; analyst_image2:analyst_image_2|bottom_pos_x_r[7]                                                                                                                                                         ; 0.088             ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001                                                                                                                          ; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_load                                                                                                                                      ; 0.033             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity7    ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a1      ; 0.032             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a7 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; 0.027             ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter6a4 ; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity8a[1] ; 0.022             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 51 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (119006): Selected device EP4CE6E22C8 for design "sdram_ov7670_vga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -45 degrees (-1250 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2 port
Info (15535): Implemented PLL "phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 36, clock division of 15625, and phase shift of 0 degrees (0 ps) for phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176125): The input ports of the PLL phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|pll1 and the PLL system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll are mismatched, preventing the PLLs to be merged
    Warning (176124): PLL phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|pll1 and PLL system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll have different input signals for input port ARESET
Critical Warning (176584): Output pin "S_CLK" (external output clock of PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_4en1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe11|dffe12a* 
    Info (332165): Entity dcfifo_nen1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|clk[0] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk0 (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|_clk2 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sysrst_nr2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~1
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~2
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.010
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001
        Info (176357): Destination node sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|pll" output port clk[0] feeds output pin "CMOS_XCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "phat_pll:phat_pll1|altpll:altpll_component|altpll_gjg2:auto_generated|pll1" is driven by CLOCK~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK~inputclkctrl
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 4.21 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169180): Following 32 pins must use external clamping diodes.
    Info (169178): Pin S_DB[0] uses I/O standard 3.3-V LVCMOS at 28
    Info (169178): Pin S_DB[1] uses I/O standard 3.3-V LVCMOS at 30
    Info (169178): Pin S_DB[2] uses I/O standard 3.3-V LVCMOS at 31
    Info (169178): Pin S_DB[3] uses I/O standard 3.3-V LVCMOS at 32
    Info (169178): Pin S_DB[4] uses I/O standard 3.3-V LVCMOS at 33
    Info (169178): Pin S_DB[5] uses I/O standard 3.3-V LVCMOS at 34
    Info (169178): Pin S_DB[6] uses I/O standard 3.3-V LVCMOS at 38
    Info (169178): Pin S_DB[7] uses I/O standard 3.3-V LVCMOS at 39
    Info (169178): Pin S_DB[8] uses I/O standard 3.3-V LVCMOS at 54
    Info (169178): Pin S_DB[9] uses I/O standard 3.3-V LVCMOS at 53
    Info (169178): Pin S_DB[10] uses I/O standard 3.3-V LVCMOS at 52
    Info (169178): Pin S_DB[11] uses I/O standard 3.3-V LVCMOS at 51
    Info (169178): Pin S_DB[12] uses I/O standard 3.3-V LVCMOS at 50
    Info (169178): Pin S_DB[13] uses I/O standard 3.3-V LVCMOS at 49
    Info (169178): Pin S_DB[14] uses I/O standard 3.3-V LVCMOS at 46
    Info (169178): Pin S_DB[15] uses I/O standard 3.3-V LVCMOS at 44
    Info (169178): Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at 7
    Info (169178): Pin CLOCK uses I/O standard 3.3-V LVCMOS at 23
    Info (169178): Pin BUTTON_3 uses I/O standard 3.3-V LVCMOS at 90
    Info (169178): Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at 1
    Info (169178): Pin BUTTON_1 uses I/O standard 3.3-V LVCMOS at 88
    Info (169178): Pin BUTTON_2 uses I/O standard 3.3-V LVCMOS at 89
    Info (169178): Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at 3
    Info (169178): Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at 2
    Info (169178): Pin CMOS_DB[4] uses I/O standard 3.3-V LVCMOS at 138
    Info (169178): Pin CMOS_DB[3] uses I/O standard 3.3-V LVCMOS at 128
    Info (169178): Pin CMOS_DB[2] uses I/O standard 3.3-V LVCMOS at 127
    Info (169178): Pin CMOS_DB[1] uses I/O standard 3.3-V LVCMOS at 126
    Info (169178): Pin CMOS_DB[0] uses I/O standard 3.3-V LVCMOS at 125
    Info (169178): Pin CMOS_DB[7] uses I/O standard 3.3-V LVCMOS at 143
    Info (169178): Pin CMOS_DB[6] uses I/O standard 3.3-V LVCMOS at 142
    Info (169178): Pin CMOS_DB[5] uses I/O standard 3.3-V LVCMOS at 141
Warning (169177): 32 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin S_DB[0] uses I/O standard 3.3-V LVCMOS at 28
    Info (169178): Pin S_DB[1] uses I/O standard 3.3-V LVCMOS at 30
    Info (169178): Pin S_DB[2] uses I/O standard 3.3-V LVCMOS at 31
    Info (169178): Pin S_DB[3] uses I/O standard 3.3-V LVCMOS at 32
    Info (169178): Pin S_DB[4] uses I/O standard 3.3-V LVCMOS at 33
    Info (169178): Pin S_DB[5] uses I/O standard 3.3-V LVCMOS at 34
    Info (169178): Pin S_DB[6] uses I/O standard 3.3-V LVCMOS at 38
    Info (169178): Pin S_DB[7] uses I/O standard 3.3-V LVCMOS at 39
    Info (169178): Pin S_DB[8] uses I/O standard 3.3-V LVCMOS at 54
    Info (169178): Pin S_DB[9] uses I/O standard 3.3-V LVCMOS at 53
    Info (169178): Pin S_DB[10] uses I/O standard 3.3-V LVCMOS at 52
    Info (169178): Pin S_DB[11] uses I/O standard 3.3-V LVCMOS at 51
    Info (169178): Pin S_DB[12] uses I/O standard 3.3-V LVCMOS at 50
    Info (169178): Pin S_DB[13] uses I/O standard 3.3-V LVCMOS at 49
    Info (169178): Pin S_DB[14] uses I/O standard 3.3-V LVCMOS at 46
    Info (169178): Pin S_DB[15] uses I/O standard 3.3-V LVCMOS at 44
    Info (169178): Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at 7
    Info (169178): Pin CLOCK uses I/O standard 3.3-V LVCMOS at 23
    Info (169178): Pin BUTTON_3 uses I/O standard 3.3-V LVCMOS at 90
    Info (169178): Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at 1
    Info (169178): Pin BUTTON_1 uses I/O standard 3.3-V LVCMOS at 88
    Info (169178): Pin BUTTON_2 uses I/O standard 3.3-V LVCMOS at 89
    Info (169178): Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at 3
    Info (169178): Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at 2
    Info (169178): Pin CMOS_DB[4] uses I/O standard 3.3-V LVCMOS at 138
    Info (169178): Pin CMOS_DB[3] uses I/O standard 3.3-V LVCMOS at 128
    Info (169178): Pin CMOS_DB[2] uses I/O standard 3.3-V LVCMOS at 127
    Info (169178): Pin CMOS_DB[1] uses I/O standard 3.3-V LVCMOS at 126
    Info (169178): Pin CMOS_DB[0] uses I/O standard 3.3-V LVCMOS at 125
    Info (169178): Pin CMOS_DB[7] uses I/O standard 3.3-V LVCMOS at 143
    Info (169178): Pin CMOS_DB[6] uses I/O standard 3.3-V LVCMOS at 142
    Info (169178): Pin CMOS_DB[5] uses I/O standard 3.3-V LVCMOS at 141
Info (144001): Generated suppressed messages file C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/sdram_ov7670_vga.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 846 megabytes
    Info: Processing ended: Tue Dec 15 17:41:10 2015
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/WIN7/Desktop/fpga_final7/fpga_camer4/dev/sdram_ov7670_vga.fit.smsg.


