5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd disable2.vcd -o disable2.cdd -v disable2.v
3 0 $root $root NA 0 0
3 0 main main disable2.v 1 34
2 1 7 30006 1 3e 21002 0 0 1 2 2 2
2 2 7 30006 2 3b 3100a 0 0 1 2 1102 foo
2 3 9 c000d 1 0 20008 0 0 32 64 10 1 0 0 0 0 0 0
2 4 9 c000d 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 5 9 b000d 3 2c 3100a 3 4 32 2 aa aa aa aa aa aa aa aa
2 6 10 4000e 1 40 20002 0 0 1 2 2 foo
2 7 11 8000b 1 0 20008 0 0 1 4 1
2 8 11 40004 0 1 400 0 0 a
2 9 11 4000b 1 37 a 7 8
2 10 9 b000d 1 3e 20002 0 0 1 2 2 5
2 11 13 8000b 2 3f 20002 0 0 1 2 2
1 a 3 830004 1 0 0 0 1 1 2
4 2 0 0
4 9 0 0
4 6 9 9
4 5 6 0
4 11 0 0
4 10 11 11
4 1 10 10
3 3 main.foo main.foo disable2.v 23 32
2 12 25 20006 1 3d 31002 0 0 1 2 102 bar
1 a 24 830006 1 0 0 0 1 1 102
4 12 0 0
3 1 main.foo.bar main.foo.bar disable2.v 25 31
2 13 26 8000b 1 0 20004 0 0 1 4 0
2 14 26 40004 0 1 400 0 0 a
2 15 26 4000b 1 37 11006 13 14
2 16 27 50006 1 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 17 27 50006 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 18 27 40006 2 2c 2000a 16 17 32 2 aa aa aa aa aa aa aa aa
2 19 28 8000b 1 0 20008 0 0 1 4 1
2 20 28 40004 0 1 400 0 0 a
2 21 28 4000b 1 37 a 19 20
2 22 29 50006 1 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 23 29 50006 1 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 24 29 40006 1 2c 20002 22 23 32 2 aa aa aa aa aa aa aa aa
2 25 30 8000b 0 0 20010 0 0 1 4 0
2 26 30 40004 0 1 400 0 0 a
2 27 30 4000b 0 37 22 25 26
4 27 0 0
4 24 27 0
4 21 24 24
4 18 21 0
4 15 18 18
