Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Top_Module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Module"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : Top_Module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "H:\6th semester Data\By Hammad\DSD-Lab\Lab 07\Three bit UP counter\ThreebitUPCounter\ThreebitUPCount.v" into library work
Parsing module <Clock_Divider>.
Parsing module <ThreebitUPCount>.
Parsing module <BCD7_seg>.
Parsing module <Top_Module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_Module>.

Elaborating module <ThreebitUPCount>.

Elaborating module <Clock_Divider>.
WARNING:HDLCompiler:413 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 07\Three bit UP counter\ThreebitUPCounter\ThreebitUPCount.v" Line 51: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <BCD7_seg>.
WARNING:HDLCompiler:189 - "H:\6th semester Data\By Hammad\DSD-Lab\Lab 07\Three bit UP counter\ThreebitUPCounter\ThreebitUPCount.v" Line 85: Size mismatch in connection of port <OUT>. Formal port size is 12-bit while actual signal size is 11-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_Module>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 07\Three bit UP counter\ThreebitUPCounter\ThreebitUPCount.v".
    Summary:
	no macro.
Unit <Top_Module> synthesized.

Synthesizing Unit <ThreebitUPCount>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 07\Three bit UP counter\ThreebitUPCounter\ThreebitUPCount.v".
    Found 3-bit register for signal <COUNT>.
    Found 3-bit adder for signal <COUNT[2]_GND_2_o_add_1_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <ThreebitUPCount> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 07\Three bit UP counter\ThreebitUPCounter\ThreebitUPCount.v".
        DIVISOR = 28'b0101111101011110000100000000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_3_o_add_1_OUT> created at line 31.
    Found 28-bit comparator greater for signal <n0001> created at line 32
    Found 28-bit comparator greater for signal <GND_3_o_counter[27]_LessThan_5_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Clock_Divider> synthesized.

Synthesizing Unit <BCD7_seg>.
    Related source file is "H:\6th semester Data\By Hammad\DSD-Lab\Lab 07\Three bit UP counter\ThreebitUPCounter\ThreebitUPCount.v".
    Found 8x12-bit Read Only RAM for signal <OUT>
    Summary:
	inferred   1 RAM(s).
Unit <BCD7_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x12-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 28-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 28-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 2
 28-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCD7_seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 12-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <COUNT>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <OUT>           |          |
    -----------------------------------------------------------------------
Unit <BCD7_seg> synthesized (advanced).

Synthesizing (advanced) Unit <Clock_Divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Clock_Divider> synthesized (advanced).

Synthesizing (advanced) Unit <ThreebitUPCount>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <ThreebitUPCount> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x12-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 28-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 2
 28-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_Module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Module, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_Module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 27
#      LUT2                        : 31
#      LUT3                        : 13
#      LUT5                        : 13
#      MUXCY                       : 40
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 32
#      FD                          : 29
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  11440     0%  
 Number of Slice LUTs:                   86  out of   5720     1%  
    Number used as Logic:                86  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     87
   Number with an unused Flip Flop:      55  out of     87    63%  
   Number with an unused LUT:             1  out of     87     1%  
   Number of fully used LUT-FF pairs:    31  out of     87    35%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    200     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 29    |
u1/c/clock_out                     | NONE(u1/COUNT_0)       | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.328ns (Maximum Frequency: 231.058MHz)
   Minimum input arrival time before clock: 2.552ns
   Maximum output required time after clock: 5.569ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.328ns (frequency: 231.058MHz)
  Total number of paths / destination ports: 1601 / 29
-------------------------------------------------------------------------
Delay:               4.328ns (Levels of Logic = 6)
  Source:            u1/c/counter_14 (FF)
  Destination:       u1/c/counter_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1/c/counter_14 to u1/c/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  u1/c/counter_14 (u1/c/counter_14)
     LUT5:I0->O            1   0.254   0.000  u1/c/Mcompar_n0001_lut<2> (u1/c/Mcompar_n0001_lut<2>)
     MUXCY:S->O            1   0.215   0.000  u1/c/Mcompar_n0001_cy<2> (u1/c/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u1/c/Mcompar_n0001_cy<3> (u1/c/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u1/c/Mcompar_n0001_cy<4> (u1/c/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          28   0.235   1.453  u1/c/Mcompar_n0001_cy<5> (u1/c/Mcompar_n0001_cy<5>)
     LUT2:I1->O            1   0.254   0.000  u1/c/counter_0_rstpot (u1/c/counter_0_rstpot)
     FD:D                      0.074          u1/c/counter_0
    ----------------------------------------
    Total                      4.328ns (1.604ns logic, 2.724ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/c/clock_out'
  Clock period: 2.478ns (frequency: 403.551MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.478ns (Levels of Logic = 1)
  Source:            u1/COUNT_0 (FF)
  Destination:       u1/COUNT_0 (FF)
  Source Clock:      u1/c/clock_out rising
  Destination Clock: u1/c/clock_out rising

  Data Path: u1/COUNT_0 to u1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   0.943  u1/COUNT_0 (u1/COUNT_0)
     INV:I->O              1   0.255   0.681  u1/Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDR:D                     0.074          u1/COUNT_0
    ----------------------------------------
    Total                      2.478ns (0.854ns logic, 1.624ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/c/clock_out'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.552ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       u1/COUNT_0 (FF)
  Destination Clock: u1/c/clock_out rising

  Data Path: Rst to u1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  Rst_IBUF (Rst_IBUF)
     FDR:R                     0.459          u1/COUNT_0
    ----------------------------------------
    Total                      2.552ns (1.787ns logic, 0.765ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/c/clock_out'
  Total number of paths / destination ports: 20 / 7
-------------------------------------------------------------------------
Offset:              5.569ns (Levels of Logic = 2)
  Source:            u1/COUNT_1 (FF)
  Destination:       Seg<6> (PAD)
  Source Clock:      u1/c/clock_out rising

  Data Path: u1/COUNT_1 to Seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.525   1.172  u1/COUNT_1 (u1/COUNT_1)
     LUT3:I0->O            2   0.235   0.725  Seg<6>1 (Seg_6_OBUF)
     OBUF:I->O                 2.912          Seg_6_OBUF (Seg<6>)
    ----------------------------------------
    Total                      5.569ns (3.672ns logic, 1.897ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.328|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/c/clock_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
u1/c/clock_out |    2.478|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.93 secs
 
--> 

Total memory usage is 4487524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

