

================================================================
== Vivado HLS Report for 'AES_CTR_xcrypt_buffe'
================================================================
* Date:           Sat Jan 23 21:09:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol3
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     6.100|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  790|  822|  790|  822|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                                |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name           | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- AES_CTR_xcrypt_buffer_label1  |   32|   32|         2|          -|          -|      16|    no    |
        |- conv_1dTostate_label0         |   40|   40|        10|          -|          -|       4|    no    |
        | + conv_1dTostate_label1        |    8|    8|         2|          -|          -|       4|    no    |
        |- conv_stateTo1d_label2         |   40|   40|        10|          -|          -|       4|    no    |
        | + conv_stateTo1d_label3        |    8|    8|         2|          -|          -|       4|    no    |
        |- AES_CTR_xcrypt_buffer_label2  |    2|   33|         2|          -|          -| 1 ~ 16 |    no    |
        +--------------------------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 105
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 7 5 
5 --> 6 4 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 89 
87 --> 88 86 
88 --> 87 
89 --> 90 
90 --> 89 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buffer = alloca [16 x i8], align 16" [c_src/aes.c:561]   --->   Operation 106 'alloca' 'buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%x = alloca [16 x i8], align 1" [c_src/aes.c:570]   --->   Operation 107 'alloca' 'x' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str4)" [c_src/aes.c:565]   --->   Operation 108 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.39ns)   --->   "br label %.preheader.0" [c_src/aes.c:568]   --->   Operation 109 'br' <Predicate = true> <Delay = 1.39>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%k_0_0 = phi i5 [ %add_ln568, %7 ], [ 0, %AES_CTR_xcrypt_buffer_label0_begin ]" [c_src/aes.c:568]   --->   Operation 110 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.20ns)   --->   "%icmp_ln568 = icmp eq i5 %k_0_0, -16" [c_src/aes.c:568]   --->   Operation 111 'icmp' 'icmp_ln568' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 112 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.58ns)   --->   "%add_ln568 = add i5 %k_0_0, 1" [c_src/aes.c:568]   --->   Operation 113 'add' 'add_ln568' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln568, label %Cipher.exit.0.preheader, label %7" [c_src/aes.c:568]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln568 = zext i5 %k_0_0 to i64" [c_src/aes.c:568]   --->   Operation 115 'zext' 'zext_ln568' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln568" [c_src/aes.c:568]   --->   Operation 116 'getelementptr' 'ctx_Iv_addr' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr, align 1" [c_src/aes.c:568]   --->   Operation 117 'load' 'ctx_Iv_load' <Predicate = (!icmp_ln568)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 118 [1/1] (1.39ns)   --->   "br label %Cipher.exit.0" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 118 'br' <Predicate = (icmp_ln568)> <Delay = 1.39>

State 3 <SV = 2> <Delay = 3.53>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str6) nounwind" [c_src/aes.c:568]   --->   Operation 119 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr, align 1" [c_src/aes.c:568]   --->   Operation 120 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 %zext_ln568" [c_src/aes.c:568]   --->   Operation 121 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load, i8* %buffer_addr, align 1" [c_src/aes.c:568]   --->   Operation 122 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader.0" [c_src/aes.c:568]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.62>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ %i, %conv_1dTostate_label0_end ], [ 0, %Cipher.exit.0.preheader ]"   --->   Operation 124 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i, i2 0)" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 125 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln474 = zext i5 %tmp_s to i6" [c_src/aes.c:474->c_src/aes.c:571]   --->   Operation 126 'zext' 'zext_ln474' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.98ns)   --->   "%icmp_ln474 = icmp eq i3 %i_0_i, -4" [c_src/aes.c:474->c_src/aes.c:571]   --->   Operation 127 'icmp' 'icmp_ln474' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 128 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.45ns)   --->   "%i = add i3 %i_0_i, 1" [c_src/aes.c:474->c_src/aes.c:571]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln474, label %conv_1dTostate.exit, label %conv_1dTostate_label0_begin" [c_src/aes.c:474->c_src/aes.c:571]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str) nounwind" [c_src/aes.c:474->c_src/aes.c:571]   --->   Operation 131 'specloopname' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str)" [c_src/aes.c:474->c_src/aes.c:571]   --->   Operation 132 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln476 = trunc i3 %i_0_i to i2" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 133 'trunc' 'trunc_ln476' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln476, i2 0)" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 134 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (1.39ns)   --->   "br label %2" [c_src/aes.c:475->c_src/aes.c:571]   --->   Operation 135 'br' <Predicate = (!icmp_ln474)> <Delay = 1.39>
ST_4 : Operation 136 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 0, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:426->c_src/aes.c:573]   --->   Operation 136 'call' <Predicate = (icmp_ln474)> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 3.33>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%k_0_i = phi i3 [ 0, %conv_1dTostate_label0_begin ], [ %k, %3 ]"   --->   Operation 137 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln475 = zext i3 %k_0_i to i4" [c_src/aes.c:475->c_src/aes.c:571]   --->   Operation 138 'zext' 'zext_ln475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln476_1 = zext i3 %k_0_i to i6" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 139 'zext' 'zext_ln476_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (1.58ns)   --->   "%add_ln476_1 = add i6 %zext_ln474, %zext_ln476_1" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 140 'add' 'add_ln476_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln476_2 = zext i6 %add_ln476_1 to i64" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 141 'zext' 'zext_ln476_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%x_addr = getelementptr [16 x i8]* %x, i64 0, i64 %zext_ln476_2" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 142 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.98ns)   --->   "%icmp_ln475 = icmp eq i3 %k_0_i, -4" [c_src/aes.c:475->c_src/aes.c:571]   --->   Operation 143 'icmp' 'icmp_ln475' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 144 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.45ns)   --->   "%k = add i3 %k_0_i, 1" [c_src/aes.c:475->c_src/aes.c:571]   --->   Operation 145 'add' 'k' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln475, label %conv_1dTostate_label0_end, label %3" [c_src/aes.c:475->c_src/aes.c:571]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (1.56ns)   --->   "%add_ln476 = add i4 %zext_ln475, %shl_ln" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 147 'add' 'add_ln476' <Predicate = (!icmp_ln475)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln476 = zext i4 %add_ln476 to i64" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 148 'zext' 'zext_ln476' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [16 x i8]* %buffer, i64 0, i64 %zext_ln476" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 149 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 150 [2/2] (1.76ns)   --->   "%buffer_load = load i8* %buffer_addr_1, align 1" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 150 'load' 'buffer_load' <Predicate = (!icmp_ln475)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str, i32 %tmp_i)" [c_src/aes.c:478->c_src/aes.c:571]   --->   Operation 151 'specregionend' 'empty_41' <Predicate = (icmp_ln475)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "br label %Cipher.exit.0" [c_src/aes.c:474->c_src/aes.c:571]   --->   Operation 152 'br' <Predicate = (icmp_ln475)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.53>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str1) nounwind" [c_src/aes.c:475->c_src/aes.c:571]   --->   Operation 153 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/2] (1.76ns)   --->   "%buffer_load = load i8* %buffer_addr_1, align 1" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 154 'load' 'buffer_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 155 [1/1] (1.76ns)   --->   "store i8 %buffer_load, i8* %x_addr, align 1" [c_src/aes.c:476->c_src/aes.c:571]   --->   Operation 155 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "br label %2" [c_src/aes.c:475->c_src/aes.c:571]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 0, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:426->c_src/aes.c:573]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 1.81>
ST_8 : Operation 158 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 158 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 159 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 1.81>
ST_10 : Operation 160 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 160 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 161 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 161 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 8> <Delay = 1.78>
ST_12 : Operation 162 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 162 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 163 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 163 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 10> <Delay = 4.62>
ST_14 : Operation 164 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 1, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 164 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 165 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 1, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 165 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 12> <Delay = 1.81>
ST_16 : Operation 166 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 166 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 167 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 167 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 14> <Delay = 1.81>
ST_18 : Operation 168 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 168 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 15> <Delay = 0.00>
ST_19 : Operation 169 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 169 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 1.78>
ST_20 : Operation 170 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 170 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 0.00>
ST_21 : Operation 171 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 171 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 18> <Delay = 4.62>
ST_22 : Operation 172 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 2, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 172 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 19> <Delay = 0.00>
ST_23 : Operation 173 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 2, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 173 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 20> <Delay = 1.81>
ST_24 : Operation 174 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 174 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 21> <Delay = 0.00>
ST_25 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 22> <Delay = 1.81>
ST_26 : Operation 176 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 176 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 23> <Delay = 0.00>
ST_27 : Operation 177 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 24> <Delay = 1.78>
ST_28 : Operation 178 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 178 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 0.00>
ST_29 : Operation 179 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 26> <Delay = 4.62>
ST_30 : Operation 180 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 3, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 180 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 27> <Delay = 0.00>
ST_31 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 3, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 28> <Delay = 1.81>
ST_32 : Operation 182 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 182 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 29> <Delay = 0.00>
ST_33 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 30> <Delay = 1.81>
ST_34 : Operation 184 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 184 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 31> <Delay = 0.00>
ST_35 : Operation 185 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 32> <Delay = 1.78>
ST_36 : Operation 186 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 186 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 33> <Delay = 0.00>
ST_37 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 34> <Delay = 4.62>
ST_38 : Operation 188 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 4, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 188 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 35> <Delay = 0.00>
ST_39 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 4, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 36> <Delay = 1.81>
ST_40 : Operation 190 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 190 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 37> <Delay = 0.00>
ST_41 : Operation 191 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 38> <Delay = 1.81>
ST_42 : Operation 192 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 192 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 39> <Delay = 0.00>
ST_43 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 40> <Delay = 1.78>
ST_44 : Operation 194 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 194 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 41> <Delay = 0.00>
ST_45 : Operation 195 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 195 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 42> <Delay = 4.62>
ST_46 : Operation 196 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 5, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 196 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 43> <Delay = 0.00>
ST_47 : Operation 197 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 5, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 44> <Delay = 1.81>
ST_48 : Operation 198 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 198 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 45> <Delay = 0.00>
ST_49 : Operation 199 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 46> <Delay = 1.81>
ST_50 : Operation 200 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 200 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 47> <Delay = 0.00>
ST_51 : Operation 201 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 48> <Delay = 1.78>
ST_52 : Operation 202 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 202 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 49> <Delay = 0.00>
ST_53 : Operation 203 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 50> <Delay = 4.62>
ST_54 : Operation 204 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 6, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 204 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 51> <Delay = 0.00>
ST_55 : Operation 205 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 6, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 52> <Delay = 1.81>
ST_56 : Operation 206 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 206 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 53> <Delay = 0.00>
ST_57 : Operation 207 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 54> <Delay = 1.81>
ST_58 : Operation 208 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 208 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 55> <Delay = 0.00>
ST_59 : Operation 209 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 56> <Delay = 1.78>
ST_60 : Operation 210 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 210 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 57> <Delay = 0.00>
ST_61 : Operation 211 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 211 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 58> <Delay = 4.62>
ST_62 : Operation 212 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 7, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 212 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 59> <Delay = 0.00>
ST_63 : Operation 213 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 7, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 213 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 60> <Delay = 1.81>
ST_64 : Operation 214 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 214 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 61> <Delay = 0.00>
ST_65 : Operation 215 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 215 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 62> <Delay = 1.81>
ST_66 : Operation 216 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 216 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 63> <Delay = 0.00>
ST_67 : Operation 217 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 217 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 64> <Delay = 1.78>
ST_68 : Operation 218 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 218 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 65> <Delay = 0.00>
ST_69 : Operation 219 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 219 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 66> <Delay = 4.62>
ST_70 : Operation 220 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 8, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 220 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 67> <Delay = 0.00>
ST_71 : Operation 221 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 8, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 221 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 68> <Delay = 1.81>
ST_72 : Operation 222 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 222 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 69> <Delay = 0.00>
ST_73 : Operation 223 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 223 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 70> <Delay = 1.81>
ST_74 : Operation 224 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 224 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 71> <Delay = 0.00>
ST_75 : Operation 225 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 225 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 72> <Delay = 1.78>
ST_76 : Operation 226 [2/2] (1.78ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 226 'call' <Predicate = true> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 73> <Delay = 0.00>
ST_77 : Operation 227 [1/2] (0.00ns)   --->   "call fastcc void @MixColumns([16 x i8]* %x)" [c_src/aes.c:438->c_src/aes.c:573]   --->   Operation 227 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 74> <Delay = 4.62>
ST_78 : Operation 228 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 9, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 228 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 75> <Delay = 0.00>
ST_79 : Operation 229 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 9, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:439->c_src/aes.c:573]   --->   Operation 229 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 76> <Delay = 1.81>
ST_80 : Operation 230 [2/2] (1.81ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 230 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 77> <Delay = 0.00>
ST_81 : Operation 231 [1/2] (0.00ns)   --->   "call fastcc void @SubBytes([16 x i8]* %x)" [c_src/aes.c:433->c_src/aes.c:573]   --->   Operation 231 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 78> <Delay = 1.81>
ST_82 : Operation 232 [2/2] (1.81ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 232 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 79> <Delay = 0.00>
ST_83 : Operation 233 [1/2] (0.00ns)   --->   "call fastcc void @ShiftRows([16 x i8]* %x)" [c_src/aes.c:434->c_src/aes.c:573]   --->   Operation 233 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 80> <Delay = 4.62>
ST_84 : Operation 234 [2/2] (4.62ns)   --->   "call fastcc void @AddRoundKey(i5 10, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:442->c_src/aes.c:573]   --->   Operation 234 'call' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 81> <Delay = 1.39>
ST_85 : Operation 235 [1/2] (0.00ns)   --->   "call fastcc void @AddRoundKey(i5 10, [16 x i8]* %x, [176 x i8]* %ctx_RoundKey)" [c_src/aes.c:442->c_src/aes.c:573]   --->   Operation 235 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 236 [1/1] (1.39ns)   --->   "br label %4" [c_src/aes.c:482->c_src/aes.c:574]   --->   Operation 236 'br' <Predicate = true> <Delay = 1.39>

State 86 <SV = 82> <Delay = 1.45>
ST_86 : Operation 237 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i3 [ 0, %conv_1dTostate.exit ], [ %i_3, %conv_stateTo1d_label2_end ]"   --->   Operation 237 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0_i1, i2 0)" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 238 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i5 %tmp_1 to i6" [c_src/aes.c:482->c_src/aes.c:574]   --->   Operation 239 'zext' 'zext_ln482' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 240 [1/1] (0.98ns)   --->   "%icmp_ln482 = icmp eq i3 %i_0_i1, -4" [c_src/aes.c:482->c_src/aes.c:574]   --->   Operation 240 'icmp' 'icmp_ln482' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 241 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 241 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 242 [1/1] (1.45ns)   --->   "%i_3 = add i3 %i_0_i1, 1" [c_src/aes.c:482->c_src/aes.c:574]   --->   Operation 242 'add' 'i_3' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %icmp_ln482, label %conv_stateTo1d.exit.preheader, label %conv_stateTo1d_label2_begin" [c_src/aes.c:482->c_src/aes.c:574]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str2) nounwind" [c_src/aes.c:482->c_src/aes.c:574]   --->   Operation 244 'specloopname' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_86 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str2)" [c_src/aes.c:482->c_src/aes.c:574]   --->   Operation 245 'specregionbegin' 'tmp_i2' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_86 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln484 = trunc i3 %i_0_i1 to i2" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 246 'trunc' 'trunc_ln484' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_86 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln484, i2 0)" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 247 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln482)> <Delay = 0.00>
ST_86 : Operation 248 [1/1] (1.39ns)   --->   "br label %5" [c_src/aes.c:483->c_src/aes.c:574]   --->   Operation 248 'br' <Predicate = (!icmp_ln482)> <Delay = 1.39>
ST_86 : Operation 249 [1/1] (1.39ns)   --->   "br label %conv_stateTo1d.exit" [c_src/aes.c:577]   --->   Operation 249 'br' <Predicate = (icmp_ln482)> <Delay = 1.39>

State 87 <SV = 83> <Delay = 3.35>
ST_87 : Operation 250 [1/1] (0.00ns)   --->   "%k_0_i3 = phi i3 [ 0, %conv_stateTo1d_label2_begin ], [ %k_2, %6 ]"   --->   Operation 250 'phi' 'k_0_i3' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln483 = zext i3 %k_0_i3 to i4" [c_src/aes.c:483->c_src/aes.c:574]   --->   Operation 251 'zext' 'zext_ln483' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln484_1 = zext i3 %k_0_i3 to i6" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 252 'zext' 'zext_ln484_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 253 [1/1] (1.58ns)   --->   "%add_ln484_1 = add i6 %zext_ln482, %zext_ln484_1" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 253 'add' 'add_ln484_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln484_2 = zext i6 %add_ln484_1 to i64" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 254 'zext' 'zext_ln484_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 255 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr [16 x i8]* %x, i64 0, i64 %zext_ln484_2" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 255 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 256 [1/1] (0.98ns)   --->   "%icmp_ln483 = icmp eq i3 %k_0_i3, -4" [c_src/aes.c:483->c_src/aes.c:574]   --->   Operation 256 'icmp' 'icmp_ln483' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 257 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 257 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 258 [1/1] (1.45ns)   --->   "%k_2 = add i3 %k_0_i3, 1" [c_src/aes.c:483->c_src/aes.c:574]   --->   Operation 258 'add' 'k_2' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 259 [1/1] (0.00ns)   --->   "br i1 %icmp_ln483, label %conv_stateTo1d_label2_end, label %6" [c_src/aes.c:483->c_src/aes.c:574]   --->   Operation 259 'br' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 260 [2/2] (1.76ns)   --->   "%x_load = load i8* %x_addr_1, align 1" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 260 'load' 'x_load' <Predicate = (!icmp_ln483)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_87 : Operation 261 [1/1] (1.56ns)   --->   "%add_ln484 = add i4 %zext_ln483, %shl_ln2" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 261 'add' 'add_ln484' <Predicate = (!icmp_ln483)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 262 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str2, i32 %tmp_i2)" [c_src/aes.c:486->c_src/aes.c:574]   --->   Operation 262 'specregionend' 'empty_44' <Predicate = (icmp_ln483)> <Delay = 0.00>
ST_87 : Operation 263 [1/1] (0.00ns)   --->   "br label %4" [c_src/aes.c:482->c_src/aes.c:574]   --->   Operation 263 'br' <Predicate = (icmp_ln483)> <Delay = 0.00>

State 88 <SV = 84> <Delay = 3.53>
ST_88 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str3) nounwind" [c_src/aes.c:483->c_src/aes.c:574]   --->   Operation 264 'specloopname' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 265 [1/2] (1.76ns)   --->   "%x_load = load i8* %x_addr_1, align 1" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 265 'load' 'x_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln484 = zext i4 %add_ln484 to i64" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 266 'zext' 'zext_ln484' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 267 [1/1] (0.00ns)   --->   "%buffer_addr_2 = getelementptr [16 x i8]* %buffer, i64 0, i64 %zext_ln484" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 267 'getelementptr' 'buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 268 [1/1] (1.76ns)   --->   "store i8 %x_load, i8* %buffer_addr_2, align 1" [c_src/aes.c:484->c_src/aes.c:574]   --->   Operation 268 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_88 : Operation 269 [1/1] (0.00ns)   --->   "br label %5" [c_src/aes.c:483->c_src/aes.c:574]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>

State 89 <SV = 83> <Delay = 1.76>
ST_89 : Operation 270 [1/1] (0.00ns)   --->   "%bi_1_0 = phi i5 [ %add_ln577, %8 ], [ 15, %conv_stateTo1d.exit.preheader ]" [c_src/aes.c:577]   --->   Operation 270 'phi' 'bi_1_0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln577 = sext i5 %bi_1_0 to i32" [c_src/aes.c:577]   --->   Operation 271 'sext' 'sext_ln577' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %bi_1_0, i32 4)" [c_src/aes.c:577]   --->   Operation 272 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 273 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 273 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %AES_CTR_xcrypt_buffer_label0_end.loopexit, label %1" [c_src/aes.c:577]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln579 = zext i32 %sext_ln577 to i64" [c_src/aes.c:579]   --->   Operation 275 'zext' 'zext_ln579' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_89 : Operation 276 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln579" [c_src/aes.c:579]   --->   Operation 276 'getelementptr' 'ctx_Iv_addr_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_89 : Operation 277 [2/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:579]   --->   Operation 277 'load' 'ctx_Iv_load_1' <Predicate = (!tmp_5)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_89 : Operation 278 [1/1] (0.00ns)   --->   "br label %AES_CTR_xcrypt_buffer_label0_end"   --->   Operation 278 'br' <Predicate = (tmp_5)> <Delay = 0.00>

State 90 <SV = 84> <Delay = 5.17>
ST_90 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str7) nounwind" [c_src/aes.c:577]   --->   Operation 279 'specloopname' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_90 : Operation 280 [1/2] (1.76ns)   --->   "%ctx_Iv_load_1 = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:579]   --->   Operation 280 'load' 'ctx_Iv_load_1' <Predicate = (!tmp_5)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 281 [1/1] (1.21ns)   --->   "%icmp_ln579 = icmp eq i8 %ctx_Iv_load_1, -1" [c_src/aes.c:579]   --->   Operation 281 'icmp' 'icmp_ln579' <Predicate = (!tmp_5)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln579, label %8, label %0" [c_src/aes.c:579]   --->   Operation 282 'br' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_90 : Operation 283 [1/1] (1.76ns)   --->   "store i8 0, i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:580]   --->   Operation 283 'store' <Predicate = (!tmp_5 & icmp_ln579)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 284 [1/1] (1.58ns)   --->   "%add_ln577 = add i5 %bi_1_0, -1" [c_src/aes.c:577]   --->   Operation 284 'add' 'add_ln577' <Predicate = (!tmp_5 & icmp_ln579)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 285 [1/1] (0.00ns)   --->   "br label %conv_stateTo1d.exit" [c_src/aes.c:577]   --->   Operation 285 'br' <Predicate = (!tmp_5 & icmp_ln579)> <Delay = 0.00>
ST_90 : Operation 286 [1/1] (1.63ns)   --->   "%add_ln583 = add i8 %ctx_Iv_load_1, 1" [c_src/aes.c:583]   --->   Operation 286 'add' 'add_ln583' <Predicate = (!tmp_5 & !icmp_ln579)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 287 [1/1] (1.76ns)   --->   "store i8 %add_ln583, i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:583]   --->   Operation 287 'store' <Predicate = (!tmp_5 & !icmp_ln579)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 288 [1/1] (0.00ns)   --->   "br label %AES_CTR_xcrypt_buffer_label0_end" [c_src/aes.c:584]   --->   Operation 288 'br' <Predicate = (!tmp_5 & !icmp_ln579)> <Delay = 0.00>
ST_90 : Operation 289 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [16 x i8]* %buf_r, i64 0, i64 0" [c_src/aes.c:589]   --->   Operation 289 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln579) | (tmp_5)> <Delay = 0.00>
ST_90 : Operation 290 [2/2] (1.76ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [c_src/aes.c:589]   --->   Operation 290 'load' 'buf_load' <Predicate = (!icmp_ln579) | (tmp_5)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_90 : Operation 291 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr [16 x i8]* %buf_r, i64 0, i64 1" [c_src/aes.c:589]   --->   Operation 291 'getelementptr' 'buf_addr_1' <Predicate = (!icmp_ln579) | (tmp_5)> <Delay = 0.00>
ST_90 : Operation 292 [2/2] (1.76ns)   --->   "%buf_load_1 = load i8* %buf_addr_1, align 1" [c_src/aes.c:589]   --->   Operation 292 'load' 'buf_load_1' <Predicate = (!icmp_ln579) | (tmp_5)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 91 <SV = 85> <Delay = 1.76>
ST_91 : Operation 293 [1/2] (1.76ns)   --->   "%buf_load = load i8* %buf_addr, align 1" [c_src/aes.c:589]   --->   Operation 293 'load' 'buf_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 294 [1/2] (1.76ns)   --->   "%buf_load_1 = load i8* %buf_addr_1, align 1" [c_src/aes.c:589]   --->   Operation 294 'load' 'buf_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 295 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr [16 x i8]* %buf_r, i64 0, i64 2" [c_src/aes.c:589]   --->   Operation 295 'getelementptr' 'buf_addr_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 296 [2/2] (1.76ns)   --->   "%buf_load_2 = load i8* %buf_addr_2, align 1" [c_src/aes.c:589]   --->   Operation 296 'load' 'buf_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_91 : Operation 297 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr [16 x i8]* %buf_r, i64 0, i64 3" [c_src/aes.c:589]   --->   Operation 297 'getelementptr' 'buf_addr_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 298 [2/2] (1.76ns)   --->   "%buf_load_3 = load i8* %buf_addr_3, align 1" [c_src/aes.c:589]   --->   Operation 298 'load' 'buf_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 92 <SV = 86> <Delay = 1.76>
ST_92 : Operation 299 [1/2] (1.76ns)   --->   "%buf_load_2 = load i8* %buf_addr_2, align 1" [c_src/aes.c:589]   --->   Operation 299 'load' 'buf_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 300 [1/2] (1.76ns)   --->   "%buf_load_3 = load i8* %buf_addr_3, align 1" [c_src/aes.c:589]   --->   Operation 300 'load' 'buf_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 301 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr [16 x i8]* %buf_r, i64 0, i64 4" [c_src/aes.c:589]   --->   Operation 301 'getelementptr' 'buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 302 [2/2] (1.76ns)   --->   "%buf_load_4 = load i8* %buf_addr_4, align 1" [c_src/aes.c:589]   --->   Operation 302 'load' 'buf_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_92 : Operation 303 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [16 x i8]* %buf_r, i64 0, i64 5" [c_src/aes.c:589]   --->   Operation 303 'getelementptr' 'buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 304 [2/2] (1.76ns)   --->   "%buf_load_5 = load i8* %buf_addr_5, align 1" [c_src/aes.c:589]   --->   Operation 304 'load' 'buf_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 93 <SV = 87> <Delay = 1.76>
ST_93 : Operation 305 [1/2] (1.76ns)   --->   "%buf_load_4 = load i8* %buf_addr_4, align 1" [c_src/aes.c:589]   --->   Operation 305 'load' 'buf_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 306 [1/2] (1.76ns)   --->   "%buf_load_5 = load i8* %buf_addr_5, align 1" [c_src/aes.c:589]   --->   Operation 306 'load' 'buf_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 307 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr [16 x i8]* %buf_r, i64 0, i64 6" [c_src/aes.c:589]   --->   Operation 307 'getelementptr' 'buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 308 [2/2] (1.76ns)   --->   "%buf_load_6 = load i8* %buf_addr_6, align 1" [c_src/aes.c:589]   --->   Operation 308 'load' 'buf_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_93 : Operation 309 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr [16 x i8]* %buf_r, i64 0, i64 7" [c_src/aes.c:589]   --->   Operation 309 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 310 [2/2] (1.76ns)   --->   "%buf_load_7 = load i8* %buf_addr_7, align 1" [c_src/aes.c:589]   --->   Operation 310 'load' 'buf_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 94 <SV = 88> <Delay = 1.76>
ST_94 : Operation 311 [1/2] (1.76ns)   --->   "%buf_load_6 = load i8* %buf_addr_6, align 1" [c_src/aes.c:589]   --->   Operation 311 'load' 'buf_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_94 : Operation 312 [1/2] (1.76ns)   --->   "%buf_load_7 = load i8* %buf_addr_7, align 1" [c_src/aes.c:589]   --->   Operation 312 'load' 'buf_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_94 : Operation 313 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr [16 x i8]* %buf_r, i64 0, i64 8" [c_src/aes.c:589]   --->   Operation 313 'getelementptr' 'buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 314 [2/2] (1.76ns)   --->   "%buf_load_8 = load i8* %buf_addr_8, align 1" [c_src/aes.c:589]   --->   Operation 314 'load' 'buf_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_94 : Operation 315 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr [16 x i8]* %buf_r, i64 0, i64 9" [c_src/aes.c:589]   --->   Operation 315 'getelementptr' 'buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 316 [2/2] (1.76ns)   --->   "%buf_load_9 = load i8* %buf_addr_9, align 1" [c_src/aes.c:589]   --->   Operation 316 'load' 'buf_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 95 <SV = 89> <Delay = 1.76>
ST_95 : Operation 317 [1/2] (1.76ns)   --->   "%buf_load_8 = load i8* %buf_addr_8, align 1" [c_src/aes.c:589]   --->   Operation 317 'load' 'buf_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_95 : Operation 318 [1/2] (1.76ns)   --->   "%buf_load_9 = load i8* %buf_addr_9, align 1" [c_src/aes.c:589]   --->   Operation 318 'load' 'buf_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_95 : Operation 319 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr [16 x i8]* %buf_r, i64 0, i64 10" [c_src/aes.c:589]   --->   Operation 319 'getelementptr' 'buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 320 [2/2] (1.76ns)   --->   "%buf_load_10 = load i8* %buf_addr_10, align 1" [c_src/aes.c:589]   --->   Operation 320 'load' 'buf_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_95 : Operation 321 [1/1] (0.00ns)   --->   "%buf_addr_11 = getelementptr [16 x i8]* %buf_r, i64 0, i64 11" [c_src/aes.c:589]   --->   Operation 321 'getelementptr' 'buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 322 [2/2] (1.76ns)   --->   "%buf_load_11 = load i8* %buf_addr_11, align 1" [c_src/aes.c:589]   --->   Operation 322 'load' 'buf_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 96 <SV = 90> <Delay = 1.76>
ST_96 : Operation 323 [1/2] (1.76ns)   --->   "%buf_load_10 = load i8* %buf_addr_10, align 1" [c_src/aes.c:589]   --->   Operation 323 'load' 'buf_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_96 : Operation 324 [1/2] (1.76ns)   --->   "%buf_load_11 = load i8* %buf_addr_11, align 1" [c_src/aes.c:589]   --->   Operation 324 'load' 'buf_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_96 : Operation 325 [1/1] (0.00ns)   --->   "%buf_addr_12 = getelementptr [16 x i8]* %buf_r, i64 0, i64 12" [c_src/aes.c:589]   --->   Operation 325 'getelementptr' 'buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 326 [2/2] (1.76ns)   --->   "%buf_load_12 = load i8* %buf_addr_12, align 1" [c_src/aes.c:589]   --->   Operation 326 'load' 'buf_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_96 : Operation 327 [1/1] (0.00ns)   --->   "%buf_addr_13 = getelementptr [16 x i8]* %buf_r, i64 0, i64 13" [c_src/aes.c:589]   --->   Operation 327 'getelementptr' 'buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 328 [2/2] (1.76ns)   --->   "%buf_load_13 = load i8* %buf_addr_13, align 1" [c_src/aes.c:589]   --->   Operation 328 'load' 'buf_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 97 <SV = 91> <Delay = 1.76>
ST_97 : Operation 329 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 0" [c_src/aes.c:589]   --->   Operation 329 'getelementptr' 'buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 330 [2/2] (1.76ns)   --->   "%buffer_load_1 = load i8* %buffer_addr_3, align 16" [c_src/aes.c:589]   --->   Operation 330 'load' 'buffer_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 331 [1/1] (0.00ns)   --->   "%buffer_addr_4 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 1" [c_src/aes.c:589]   --->   Operation 331 'getelementptr' 'buffer_addr_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 332 [2/2] (1.76ns)   --->   "%buffer_load_2 = load i8* %buffer_addr_4, align 1" [c_src/aes.c:589]   --->   Operation 332 'load' 'buffer_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 333 [1/2] (1.76ns)   --->   "%buf_load_12 = load i8* %buf_addr_12, align 1" [c_src/aes.c:589]   --->   Operation 333 'load' 'buf_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 334 [1/2] (1.76ns)   --->   "%buf_load_13 = load i8* %buf_addr_13, align 1" [c_src/aes.c:589]   --->   Operation 334 'load' 'buf_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 335 [1/1] (0.00ns)   --->   "%buf_addr_14 = getelementptr [16 x i8]* %buf_r, i64 0, i64 14" [c_src/aes.c:589]   --->   Operation 335 'getelementptr' 'buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 336 [2/2] (1.76ns)   --->   "%buf_load_14 = load i8* %buf_addr_14, align 1" [c_src/aes.c:589]   --->   Operation 336 'load' 'buf_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_97 : Operation 337 [1/1] (0.00ns)   --->   "%buf_addr_15 = getelementptr [16 x i8]* %buf_r, i64 0, i64 15" [c_src/aes.c:589]   --->   Operation 337 'getelementptr' 'buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 338 [2/2] (1.76ns)   --->   "%buf_load_15 = load i8* %buf_addr_15, align 1" [c_src/aes.c:589]   --->   Operation 338 'load' 'buf_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 98 <SV = 92> <Delay = 4.33>
ST_98 : Operation 339 [1/2] (1.76ns)   --->   "%buffer_load_1 = load i8* %buffer_addr_3, align 16" [c_src/aes.c:589]   --->   Operation 339 'load' 'buffer_load_1' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 340 [1/1] (0.79ns)   --->   "%xor_ln589 = xor i8 %buffer_load_1, %buf_load" [c_src/aes.c:589]   --->   Operation 340 'xor' 'xor_ln589' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 341 [1/1] (1.76ns)   --->   "store i8 %xor_ln589, i8* %buf_addr, align 1" [c_src/aes.c:589]   --->   Operation 341 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 342 [1/2] (1.76ns)   --->   "%buffer_load_2 = load i8* %buffer_addr_4, align 1" [c_src/aes.c:589]   --->   Operation 342 'load' 'buffer_load_2' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 343 [1/1] (0.79ns)   --->   "%xor_ln589_1 = xor i8 %buffer_load_2, %buf_load_1" [c_src/aes.c:589]   --->   Operation 343 'xor' 'xor_ln589_1' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 344 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_1, i8* %buf_addr_1, align 1" [c_src/aes.c:589]   --->   Operation 344 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 345 [1/1] (0.00ns)   --->   "%buffer_addr_5 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 2" [c_src/aes.c:589]   --->   Operation 345 'getelementptr' 'buffer_addr_5' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 346 [2/2] (1.76ns)   --->   "%buffer_load_3 = load i8* %buffer_addr_5, align 2" [c_src/aes.c:589]   --->   Operation 346 'load' 'buffer_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 347 [1/1] (0.00ns)   --->   "%buffer_addr_6 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 3" [c_src/aes.c:589]   --->   Operation 347 'getelementptr' 'buffer_addr_6' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 348 [2/2] (1.76ns)   --->   "%buffer_load_4 = load i8* %buffer_addr_6, align 1" [c_src/aes.c:589]   --->   Operation 348 'load' 'buffer_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 349 [1/2] (1.76ns)   --->   "%buf_load_14 = load i8* %buf_addr_14, align 1" [c_src/aes.c:589]   --->   Operation 349 'load' 'buf_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_98 : Operation 350 [1/2] (1.76ns)   --->   "%buf_load_15 = load i8* %buf_addr_15, align 1" [c_src/aes.c:589]   --->   Operation 350 'load' 'buf_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 99 <SV = 93> <Delay = 4.33>
ST_99 : Operation 351 [1/2] (1.76ns)   --->   "%buffer_load_3 = load i8* %buffer_addr_5, align 2" [c_src/aes.c:589]   --->   Operation 351 'load' 'buffer_load_3' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 352 [1/1] (0.79ns)   --->   "%xor_ln589_2 = xor i8 %buffer_load_3, %buf_load_2" [c_src/aes.c:589]   --->   Operation 352 'xor' 'xor_ln589_2' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 353 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_2, i8* %buf_addr_2, align 1" [c_src/aes.c:589]   --->   Operation 353 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 354 [1/2] (1.76ns)   --->   "%buffer_load_4 = load i8* %buffer_addr_6, align 1" [c_src/aes.c:589]   --->   Operation 354 'load' 'buffer_load_4' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 355 [1/1] (0.79ns)   --->   "%xor_ln589_3 = xor i8 %buffer_load_4, %buf_load_3" [c_src/aes.c:589]   --->   Operation 355 'xor' 'xor_ln589_3' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 356 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_3, i8* %buf_addr_3, align 1" [c_src/aes.c:589]   --->   Operation 356 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 357 [1/1] (0.00ns)   --->   "%buffer_addr_7 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 4" [c_src/aes.c:589]   --->   Operation 357 'getelementptr' 'buffer_addr_7' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 358 [2/2] (1.76ns)   --->   "%buffer_load_5 = load i8* %buffer_addr_7, align 4" [c_src/aes.c:589]   --->   Operation 358 'load' 'buffer_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_99 : Operation 359 [1/1] (0.00ns)   --->   "%buffer_addr_8 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 5" [c_src/aes.c:589]   --->   Operation 359 'getelementptr' 'buffer_addr_8' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 360 [2/2] (1.76ns)   --->   "%buffer_load_6 = load i8* %buffer_addr_8, align 1" [c_src/aes.c:589]   --->   Operation 360 'load' 'buffer_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 100 <SV = 94> <Delay = 4.33>
ST_100 : Operation 361 [1/2] (1.76ns)   --->   "%buffer_load_5 = load i8* %buffer_addr_7, align 4" [c_src/aes.c:589]   --->   Operation 361 'load' 'buffer_load_5' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 362 [1/1] (0.79ns)   --->   "%xor_ln589_4 = xor i8 %buffer_load_5, %buf_load_4" [c_src/aes.c:589]   --->   Operation 362 'xor' 'xor_ln589_4' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 363 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_4, i8* %buf_addr_4, align 1" [c_src/aes.c:589]   --->   Operation 363 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 364 [1/2] (1.76ns)   --->   "%buffer_load_6 = load i8* %buffer_addr_8, align 1" [c_src/aes.c:589]   --->   Operation 364 'load' 'buffer_load_6' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 365 [1/1] (0.79ns)   --->   "%xor_ln589_5 = xor i8 %buffer_load_6, %buf_load_5" [c_src/aes.c:589]   --->   Operation 365 'xor' 'xor_ln589_5' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 366 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_5, i8* %buf_addr_5, align 1" [c_src/aes.c:589]   --->   Operation 366 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 367 [1/1] (0.00ns)   --->   "%buffer_addr_9 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 6" [c_src/aes.c:589]   --->   Operation 367 'getelementptr' 'buffer_addr_9' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 368 [2/2] (1.76ns)   --->   "%buffer_load_7 = load i8* %buffer_addr_9, align 2" [c_src/aes.c:589]   --->   Operation 368 'load' 'buffer_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_100 : Operation 369 [1/1] (0.00ns)   --->   "%buffer_addr_10 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 7" [c_src/aes.c:589]   --->   Operation 369 'getelementptr' 'buffer_addr_10' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 370 [2/2] (1.76ns)   --->   "%buffer_load_8 = load i8* %buffer_addr_10, align 1" [c_src/aes.c:589]   --->   Operation 370 'load' 'buffer_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 101 <SV = 95> <Delay = 4.33>
ST_101 : Operation 371 [1/2] (1.76ns)   --->   "%buffer_load_7 = load i8* %buffer_addr_9, align 2" [c_src/aes.c:589]   --->   Operation 371 'load' 'buffer_load_7' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 372 [1/1] (0.79ns)   --->   "%xor_ln589_6 = xor i8 %buffer_load_7, %buf_load_6" [c_src/aes.c:589]   --->   Operation 372 'xor' 'xor_ln589_6' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 373 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_6, i8* %buf_addr_6, align 1" [c_src/aes.c:589]   --->   Operation 373 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 374 [1/2] (1.76ns)   --->   "%buffer_load_8 = load i8* %buffer_addr_10, align 1" [c_src/aes.c:589]   --->   Operation 374 'load' 'buffer_load_8' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 375 [1/1] (0.79ns)   --->   "%xor_ln589_7 = xor i8 %buffer_load_8, %buf_load_7" [c_src/aes.c:589]   --->   Operation 375 'xor' 'xor_ln589_7' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 376 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_7, i8* %buf_addr_7, align 1" [c_src/aes.c:589]   --->   Operation 376 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 377 [1/1] (0.00ns)   --->   "%buffer_addr_11 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 8" [c_src/aes.c:589]   --->   Operation 377 'getelementptr' 'buffer_addr_11' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 378 [2/2] (1.76ns)   --->   "%buffer_load_9 = load i8* %buffer_addr_11, align 8" [c_src/aes.c:589]   --->   Operation 378 'load' 'buffer_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_101 : Operation 379 [1/1] (0.00ns)   --->   "%buffer_addr_12 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 9" [c_src/aes.c:589]   --->   Operation 379 'getelementptr' 'buffer_addr_12' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 380 [2/2] (1.76ns)   --->   "%buffer_load_10 = load i8* %buffer_addr_12, align 1" [c_src/aes.c:589]   --->   Operation 380 'load' 'buffer_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 102 <SV = 96> <Delay = 4.33>
ST_102 : Operation 381 [1/2] (1.76ns)   --->   "%buffer_load_9 = load i8* %buffer_addr_11, align 8" [c_src/aes.c:589]   --->   Operation 381 'load' 'buffer_load_9' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 382 [1/1] (0.79ns)   --->   "%xor_ln589_8 = xor i8 %buffer_load_9, %buf_load_8" [c_src/aes.c:589]   --->   Operation 382 'xor' 'xor_ln589_8' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 383 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_8, i8* %buf_addr_8, align 1" [c_src/aes.c:589]   --->   Operation 383 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 384 [1/2] (1.76ns)   --->   "%buffer_load_10 = load i8* %buffer_addr_12, align 1" [c_src/aes.c:589]   --->   Operation 384 'load' 'buffer_load_10' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 385 [1/1] (0.79ns)   --->   "%xor_ln589_9 = xor i8 %buffer_load_10, %buf_load_9" [c_src/aes.c:589]   --->   Operation 385 'xor' 'xor_ln589_9' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 386 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_9, i8* %buf_addr_9, align 1" [c_src/aes.c:589]   --->   Operation 386 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 387 [1/1] (0.00ns)   --->   "%buffer_addr_13 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 10" [c_src/aes.c:589]   --->   Operation 387 'getelementptr' 'buffer_addr_13' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 388 [2/2] (1.76ns)   --->   "%buffer_load_11 = load i8* %buffer_addr_13, align 2" [c_src/aes.c:589]   --->   Operation 388 'load' 'buffer_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_102 : Operation 389 [1/1] (0.00ns)   --->   "%buffer_addr_14 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 11" [c_src/aes.c:589]   --->   Operation 389 'getelementptr' 'buffer_addr_14' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 390 [2/2] (1.76ns)   --->   "%buffer_load_12 = load i8* %buffer_addr_14, align 1" [c_src/aes.c:589]   --->   Operation 390 'load' 'buffer_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 103 <SV = 97> <Delay = 4.33>
ST_103 : Operation 391 [1/2] (1.76ns)   --->   "%buffer_load_11 = load i8* %buffer_addr_13, align 2" [c_src/aes.c:589]   --->   Operation 391 'load' 'buffer_load_11' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 392 [1/1] (0.79ns)   --->   "%xor_ln589_10 = xor i8 %buffer_load_11, %buf_load_10" [c_src/aes.c:589]   --->   Operation 392 'xor' 'xor_ln589_10' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 393 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_10, i8* %buf_addr_10, align 1" [c_src/aes.c:589]   --->   Operation 393 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 394 [1/2] (1.76ns)   --->   "%buffer_load_12 = load i8* %buffer_addr_14, align 1" [c_src/aes.c:589]   --->   Operation 394 'load' 'buffer_load_12' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 395 [1/1] (0.79ns)   --->   "%xor_ln589_11 = xor i8 %buffer_load_12, %buf_load_11" [c_src/aes.c:589]   --->   Operation 395 'xor' 'xor_ln589_11' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 396 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_11, i8* %buf_addr_11, align 1" [c_src/aes.c:589]   --->   Operation 396 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 397 [1/1] (0.00ns)   --->   "%buffer_addr_15 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 12" [c_src/aes.c:589]   --->   Operation 397 'getelementptr' 'buffer_addr_15' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 398 [2/2] (1.76ns)   --->   "%buffer_load_13 = load i8* %buffer_addr_15, align 4" [c_src/aes.c:589]   --->   Operation 398 'load' 'buffer_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_103 : Operation 399 [1/1] (0.00ns)   --->   "%buffer_addr_16 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 13" [c_src/aes.c:589]   --->   Operation 399 'getelementptr' 'buffer_addr_16' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 400 [2/2] (1.76ns)   --->   "%buffer_load_14 = load i8* %buffer_addr_16, align 1" [c_src/aes.c:589]   --->   Operation 400 'load' 'buffer_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 104 <SV = 98> <Delay = 4.33>
ST_104 : Operation 401 [1/2] (1.76ns)   --->   "%buffer_load_13 = load i8* %buffer_addr_15, align 4" [c_src/aes.c:589]   --->   Operation 401 'load' 'buffer_load_13' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 402 [1/1] (0.79ns)   --->   "%xor_ln589_12 = xor i8 %buffer_load_13, %buf_load_12" [c_src/aes.c:589]   --->   Operation 402 'xor' 'xor_ln589_12' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 403 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_12, i8* %buf_addr_12, align 1" [c_src/aes.c:589]   --->   Operation 403 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 404 [1/2] (1.76ns)   --->   "%buffer_load_14 = load i8* %buffer_addr_16, align 1" [c_src/aes.c:589]   --->   Operation 404 'load' 'buffer_load_14' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 405 [1/1] (0.79ns)   --->   "%xor_ln589_13 = xor i8 %buffer_load_14, %buf_load_13" [c_src/aes.c:589]   --->   Operation 405 'xor' 'xor_ln589_13' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 406 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_13, i8* %buf_addr_13, align 1" [c_src/aes.c:589]   --->   Operation 406 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 407 [1/1] (0.00ns)   --->   "%buffer_addr_17 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 14" [c_src/aes.c:589]   --->   Operation 407 'getelementptr' 'buffer_addr_17' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 408 [2/2] (1.76ns)   --->   "%buffer_load_15 = load i8* %buffer_addr_17, align 2" [c_src/aes.c:589]   --->   Operation 408 'load' 'buffer_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_104 : Operation 409 [1/1] (0.00ns)   --->   "%buffer_addr_18 = getelementptr inbounds [16 x i8]* %buffer, i64 0, i64 15" [c_src/aes.c:589]   --->   Operation 409 'getelementptr' 'buffer_addr_18' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 410 [2/2] (1.76ns)   --->   "%buffer_load_16 = load i8* %buffer_addr_18, align 1" [c_src/aes.c:589]   --->   Operation 410 'load' 'buffer_load_16' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 105 <SV = 99> <Delay = 4.33>
ST_105 : Operation 411 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str4, i32 %tmp)" [c_src/aes.c:590]   --->   Operation 411 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 412 [1/2] (1.76ns)   --->   "%buffer_load_15 = load i8* %buffer_addr_17, align 2" [c_src/aes.c:589]   --->   Operation 412 'load' 'buffer_load_15' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 413 [1/1] (0.79ns)   --->   "%xor_ln589_14 = xor i8 %buffer_load_15, %buf_load_14" [c_src/aes.c:589]   --->   Operation 413 'xor' 'xor_ln589_14' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 414 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_14, i8* %buf_addr_14, align 1" [c_src/aes.c:589]   --->   Operation 414 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 415 [1/2] (1.76ns)   --->   "%buffer_load_16 = load i8* %buffer_addr_18, align 1" [c_src/aes.c:589]   --->   Operation 415 'load' 'buffer_load_16' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 416 [1/1] (0.79ns)   --->   "%xor_ln589_15 = xor i8 %buffer_load_16, %buf_load_15" [c_src/aes.c:589]   --->   Operation 416 'xor' 'xor_ln589_15' <Predicate = true> <Delay = 0.79> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 417 [1/1] (1.76ns)   --->   "store i8 %xor_ln589_15, i8* %buf_addr_15, align 1" [c_src/aes.c:589]   --->   Operation 417 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_105 : Operation 418 [1/1] (0.00ns)   --->   "ret void" [c_src/aes.c:591]   --->   Operation 418 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 1.39ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k_0_0', c_src/aes.c:568) with incoming values : ('add_ln568', c_src/aes.c:568) [10]  (1.39 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('k_0_0', c_src/aes.c:568) with incoming values : ('add_ln568', c_src/aes.c:568) [10]  (0 ns)
	'getelementptr' operation ('ctx_Iv_addr', c_src/aes.c:568) [18]  (0 ns)
	'load' operation ('ctx_Iv_load', c_src/aes.c:568) on array 'ctx_Iv' [19]  (1.77 ns)

 <State 3>: 3.54ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load', c_src/aes.c:568) on array 'ctx_Iv' [19]  (1.77 ns)
	'store' operation ('store_ln568', c_src/aes.c:568) of variable 'ctx_Iv_load', c_src/aes.c:568 on array '_1d', c_src/aes.c:561 [21]  (1.77 ns)

 <State 4>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln426', c_src/aes.c:426->c_src/aes.c:573) to 'AddRoundKey' [62]  (4.62 ns)

 <State 5>: 3.34ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', c_src/aes.c:475->c_src/aes.c:571) [40]  (0 ns)
	'add' operation ('add_ln476', c_src/aes.c:476->c_src/aes.c:571) [52]  (1.57 ns)
	'getelementptr' operation ('buffer_addr_1', c_src/aes.c:476->c_src/aes.c:571) [54]  (0 ns)
	'load' operation ('buffer_load', c_src/aes.c:476->c_src/aes.c:571) on array '_1d', c_src/aes.c:561 [55]  (1.77 ns)

 <State 6>: 3.54ns
The critical path consists of the following:
	'load' operation ('buffer_load', c_src/aes.c:476->c_src/aes.c:571) on array '_1d', c_src/aes.c:561 [55]  (1.77 ns)
	'store' operation ('store_ln476', c_src/aes.c:476->c_src/aes.c:571) of variable 'buffer_load', c_src/aes.c:476->c_src/aes.c:571 on array '_2d', c_src/aes.c:570 [56]  (1.77 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [63]  (1.82 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [64]  (1.82 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [65]  (1.78 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [66]  (4.62 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [67]  (1.82 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [68]  (1.82 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [69]  (1.78 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [70]  (4.62 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [71]  (1.82 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [72]  (1.82 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [73]  (1.78 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [74]  (4.62 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [75]  (1.82 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [76]  (1.82 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [77]  (1.78 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [78]  (4.62 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [79]  (1.82 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [80]  (1.82 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [81]  (1.78 ns)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [82]  (4.62 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [83]  (1.82 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [84]  (1.82 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [85]  (1.78 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [86]  (4.62 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [87]  (1.82 ns)

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [88]  (1.82 ns)

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [89]  (1.78 ns)

 <State 61>: 0ns
The critical path consists of the following:

 <State 62>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [90]  (4.62 ns)

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [91]  (1.82 ns)

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [92]  (1.82 ns)

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [93]  (1.78 ns)

 <State 69>: 0ns
The critical path consists of the following:

 <State 70>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [94]  (4.62 ns)

 <State 71>: 0ns
The critical path consists of the following:

 <State 72>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [95]  (1.82 ns)

 <State 73>: 0ns
The critical path consists of the following:

 <State 74>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [96]  (1.82 ns)

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 1.78ns
The critical path consists of the following:
	'call' operation ('call_ln438', c_src/aes.c:438->c_src/aes.c:573) to 'MixColumns' [97]  (1.78 ns)

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln439', c_src/aes.c:439->c_src/aes.c:573) to 'AddRoundKey' [98]  (4.62 ns)

 <State 79>: 0ns
The critical path consists of the following:

 <State 80>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln433', c_src/aes.c:433->c_src/aes.c:573) to 'SubBytes' [99]  (1.82 ns)

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 1.82ns
The critical path consists of the following:
	'call' operation ('call_ln434', c_src/aes.c:434->c_src/aes.c:573) to 'ShiftRows' [100]  (1.82 ns)

 <State 83>: 0ns
The critical path consists of the following:

 <State 84>: 4.62ns
The critical path consists of the following:
	'call' operation ('call_ln442', c_src/aes.c:442->c_src/aes.c:573) to 'AddRoundKey' [101]  (4.62 ns)

 <State 85>: 1.39ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', c_src/aes.c:482->c_src/aes.c:574) [104]  (1.39 ns)

 <State 86>: 1.45ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', c_src/aes.c:482->c_src/aes.c:574) [104]  (0 ns)
	'add' operation ('i', c_src/aes.c:482->c_src/aes.c:574) [109]  (1.45 ns)

 <State 87>: 3.35ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', c_src/aes.c:483->c_src/aes.c:574) [118]  (0 ns)
	'add' operation ('add_ln484_1', c_src/aes.c:484->c_src/aes.c:574) [121]  (1.58 ns)
	'getelementptr' operation ('x_addr_1', c_src/aes.c:484->c_src/aes.c:574) [123]  (0 ns)
	'load' operation ('x_load', c_src/aes.c:484->c_src/aes.c:574) on array '_2d', c_src/aes.c:570 [130]  (1.77 ns)

 <State 88>: 3.54ns
The critical path consists of the following:
	'load' operation ('x_load', c_src/aes.c:484->c_src/aes.c:574) on array '_2d', c_src/aes.c:570 [130]  (1.77 ns)
	'store' operation ('store_ln484', c_src/aes.c:484->c_src/aes.c:574) of variable 'x_load', c_src/aes.c:484->c_src/aes.c:574 on array '_1d', c_src/aes.c:561 [134]  (1.77 ns)

 <State 89>: 1.77ns
The critical path consists of the following:
	'phi' operation ('bi_1_0', c_src/aes.c:577) with incoming values : ('add_ln577', c_src/aes.c:577) [142]  (0 ns)
	'getelementptr' operation ('ctx_Iv_addr_1', c_src/aes.c:579) [150]  (0 ns)
	'load' operation ('ctx_Iv_load_1', c_src/aes.c:579) on array 'ctx_Iv' [151]  (1.77 ns)

 <State 90>: 5.17ns
The critical path consists of the following:
	'load' operation ('ctx_Iv_load_1', c_src/aes.c:579) on array 'ctx_Iv' [151]  (1.77 ns)
	'add' operation ('add_ln583', c_src/aes.c:583) [159]  (1.64 ns)
	'store' operation ('store_ln583', c_src/aes.c:583) of variable 'add_ln583', c_src/aes.c:583 on array 'ctx_Iv' [160]  (1.77 ns)

 <State 91>: 1.77ns
The critical path consists of the following:
	'load' operation ('buf_load', c_src/aes.c:589) on array 'buf_r' [166]  (1.77 ns)

 <State 92>: 1.77ns
The critical path consists of the following:
	'load' operation ('buf_load_2', c_src/aes.c:589) on array 'buf_r' [179]  (1.77 ns)

 <State 93>: 1.77ns
The critical path consists of the following:
	'load' operation ('buf_load_4', c_src/aes.c:589) on array 'buf_r' [191]  (1.77 ns)

 <State 94>: 1.77ns
The critical path consists of the following:
	'load' operation ('buf_load_6', c_src/aes.c:589) on array 'buf_r' [203]  (1.77 ns)

 <State 95>: 1.77ns
The critical path consists of the following:
	'load' operation ('buf_load_8', c_src/aes.c:589) on array 'buf_r' [215]  (1.77 ns)

 <State 96>: 1.77ns
The critical path consists of the following:
	'load' operation ('buf_load_10', c_src/aes.c:589) on array 'buf_r' [227]  (1.77 ns)

 <State 97>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('buffer_addr_3', c_src/aes.c:589) [167]  (0 ns)
	'load' operation ('buffer_load_1', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [168]  (1.77 ns)

 <State 98>: 4.33ns
The critical path consists of the following:
	'load' operation ('buffer_load_1', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [168]  (1.77 ns)
	'xor' operation ('xor_ln589', c_src/aes.c:589) [169]  (0.795 ns)
	'store' operation ('store_ln589', c_src/aes.c:589) of variable 'xor_ln589', c_src/aes.c:589 on array 'buf_r' [170]  (1.77 ns)

 <State 99>: 4.33ns
The critical path consists of the following:
	'load' operation ('buffer_load_3', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [181]  (1.77 ns)
	'xor' operation ('xor_ln589_2', c_src/aes.c:589) [182]  (0.795 ns)
	'store' operation ('store_ln589', c_src/aes.c:589) of variable 'xor_ln589_2', c_src/aes.c:589 on array 'buf_r' [183]  (1.77 ns)

 <State 100>: 4.33ns
The critical path consists of the following:
	'load' operation ('buffer_load_5', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [193]  (1.77 ns)
	'xor' operation ('xor_ln589_4', c_src/aes.c:589) [194]  (0.795 ns)
	'store' operation ('store_ln589', c_src/aes.c:589) of variable 'xor_ln589_4', c_src/aes.c:589 on array 'buf_r' [195]  (1.77 ns)

 <State 101>: 4.33ns
The critical path consists of the following:
	'load' operation ('buffer_load_7', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [205]  (1.77 ns)
	'xor' operation ('xor_ln589_6', c_src/aes.c:589) [206]  (0.795 ns)
	'store' operation ('store_ln589', c_src/aes.c:589) of variable 'xor_ln589_6', c_src/aes.c:589 on array 'buf_r' [207]  (1.77 ns)

 <State 102>: 4.33ns
The critical path consists of the following:
	'load' operation ('buffer_load_9', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [217]  (1.77 ns)
	'xor' operation ('xor_ln589_8', c_src/aes.c:589) [218]  (0.795 ns)
	'store' operation ('store_ln589', c_src/aes.c:589) of variable 'xor_ln589_8', c_src/aes.c:589 on array 'buf_r' [219]  (1.77 ns)

 <State 103>: 4.33ns
The critical path consists of the following:
	'load' operation ('buffer_load_11', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [229]  (1.77 ns)
	'xor' operation ('xor_ln589_10', c_src/aes.c:589) [230]  (0.795 ns)
	'store' operation ('store_ln589', c_src/aes.c:589) of variable 'xor_ln589_10', c_src/aes.c:589 on array 'buf_r' [231]  (1.77 ns)

 <State 104>: 4.33ns
The critical path consists of the following:
	'load' operation ('buffer_load_13', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [241]  (1.77 ns)
	'xor' operation ('xor_ln589_12', c_src/aes.c:589) [242]  (0.795 ns)
	'store' operation ('store_ln589', c_src/aes.c:589) of variable 'xor_ln589_12', c_src/aes.c:589 on array 'buf_r' [243]  (1.77 ns)

 <State 105>: 4.33ns
The critical path consists of the following:
	'load' operation ('buffer_load_15', c_src/aes.c:589) on array '_1d', c_src/aes.c:561 [253]  (1.77 ns)
	'xor' operation ('xor_ln589_14', c_src/aes.c:589) [254]  (0.795 ns)
	'store' operation ('store_ln589', c_src/aes.c:589) of variable 'xor_ln589_14', c_src/aes.c:589 on array 'buf_r' [255]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
