{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669208413955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669208413955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 18:30:13 2022 " "Processing started: Wed Nov 23 18:30:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669208413955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669208413955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prog_reg -c prog_reg " "Command: quartus_map --read_settings_files=on --write_settings_files=off prog_reg -c prog_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669208413955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669208414346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669208414346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3to8_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3to8_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3to8-dec " "Found design unit 1: decoder_3to8-dec" {  } { { "3to8_decoder.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/3to8_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669208428704 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "3to8_decoder.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/3to8_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669208428704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669208428704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_reg-bhv " "Found design unit 1: T_reg-bhv" {  } { { "T_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/T_reg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669208428706 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_reg " "Found entity 1: T_reg" {  } { { "T_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/T_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669208428706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669208428706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_reg-pr " "Found design unit 1: prog_reg-pr" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669208428709 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_reg " "Found entity 1: prog_reg" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669208428709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669208428709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prog_reg " "Elaborating entity \"prog_reg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669208428752 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 prog_reg.vhd(49) " "VHDL Process Statement warning at prog_reg.vhd(49): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428754 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 prog_reg.vhd(50) " "VHDL Process Statement warning at prog_reg.vhd(50): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428754 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 prog_reg.vhd(51) " "VHDL Process Statement warning at prog_reg.vhd(51): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 prog_reg.vhd(52) " "VHDL Process Statement warning at prog_reg.vhd(52): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 prog_reg.vhd(53) " "VHDL Process Statement warning at prog_reg.vhd(53): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 prog_reg.vhd(54) " "VHDL Process Statement warning at prog_reg.vhd(54): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 prog_reg.vhd(55) " "VHDL Process Statement warning at prog_reg.vhd(55): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 prog_reg.vhd(56) " "VHDL Process Statement warning at prog_reg.vhd(56): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 prog_reg.vhd(61) " "VHDL Process Statement warning at prog_reg.vhd(61): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 prog_reg.vhd(62) " "VHDL Process Statement warning at prog_reg.vhd(62): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 prog_reg.vhd(63) " "VHDL Process Statement warning at prog_reg.vhd(63): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 prog_reg.vhd(64) " "VHDL Process Statement warning at prog_reg.vhd(64): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r4 prog_reg.vhd(65) " "VHDL Process Statement warning at prog_reg.vhd(65): signal \"r4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r5 prog_reg.vhd(66) " "VHDL Process Statement warning at prog_reg.vhd(66): signal \"r5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r6 prog_reg.vhd(67) " "VHDL Process Statement warning at prog_reg.vhd(67): signal \"r6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r7 prog_reg.vhd(68) " "VHDL Process Statement warning at prog_reg.vhd(68): signal \"r7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prog_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428755 "|prog_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_reg T_reg:reg0 " "Elaborating entity \"T_reg\" for hierarchy \"T_reg:reg0\"" {  } { { "prog_reg.vhd" "reg0" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/prog_reg.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669208428757 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable T_reg.vhd(17) " "VHDL Process Statement warning at T_reg.vhd(17): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/T_reg.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428757 "|prog_reg|T_reg:reg0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage T_reg.vhd(20) " "VHDL Process Statement warning at T_reg.vhd(20): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T_reg.vhd" "" { Text "C:/Users/shobh/OneDrive/Desktop/Course folders/EE224/project/Registers/Programmer register/T_reg.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669208428757 "|prog_reg|T_reg:reg0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669208429398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669208430228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669208430228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "355 " "Implemented 355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669208430327 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669208430327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669208430327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669208430327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669208430353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 18:30:30 2022 " "Processing ended: Wed Nov 23 18:30:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669208430353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669208430353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669208430353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669208430353 ""}
