
FOC_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d4c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003e0c  08003e0c  00004e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e5c  08003e5c  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003e5c  08003e5c  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003e5c  08003e5c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e5c  08003e5c  00004e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e60  08003e60  00004e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003e64  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  2000000c  08003e70  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000025c  08003e70  0000525c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010786  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021d9  00000000  00000000  000157ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  00017998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c94  00000000  00000000  00018980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000193ec  00000000  00000000  00019614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012825  00000000  00000000  00032a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000957df  00000000  00000000  00045225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000daa04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a50  00000000  00000000  000daa48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000de498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003df4 	.word	0x08003df4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003df4 	.word	0x08003df4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003f8:	f000 fee4 	bl	80011c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fc:	f000 f818 	bl	8000430 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000400:	f000 fada 	bl	80009b8 <MX_GPIO_Init>
  MX_ADC_Init();
 8000404:	f000 f872 	bl	80004ec <MX_ADC_Init>
  MX_CAN_Init();
 8000408:	f000 f8e6 	bl	80005d8 <MX_CAN_Init>
  MX_SPI1_Init();
 800040c:	f000 f91a 	bl	8000644 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000410:	f000 f956 	bl	80006c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000414:	f000 f9f6 	bl	8000804 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000418:	f000 fa32 	bl	8000880 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800041c:	f000 fa9c 	bl	8000958 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // Start timer for commutation (interrupt-based)
  HAL_TIM_Base_Start_IT(&htim2);
 8000420:	4b02      	ldr	r3, [pc, #8]	@ (800042c <main+0x38>)
 8000422:	0018      	movs	r0, r3
 8000424:	f002 fbca 	bl	8002bbc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000428:	46c0      	nop			@ (mov r8, r8)
 800042a:	e7fd      	b.n	8000428 <main+0x34>
 800042c:	2000013c 	.word	0x2000013c

08000430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000430:	b590      	push	{r4, r7, lr}
 8000432:	b099      	sub	sp, #100	@ 0x64
 8000434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000436:	242c      	movs	r4, #44	@ 0x2c
 8000438:	193b      	adds	r3, r7, r4
 800043a:	0018      	movs	r0, r3
 800043c:	2334      	movs	r3, #52	@ 0x34
 800043e:	001a      	movs	r2, r3
 8000440:	2100      	movs	r1, #0
 8000442:	f003 fcab 	bl	8003d9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000446:	231c      	movs	r3, #28
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	0018      	movs	r0, r3
 800044c:	2310      	movs	r3, #16
 800044e:	001a      	movs	r2, r3
 8000450:	2100      	movs	r1, #0
 8000452:	f003 fca3 	bl	8003d9c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	0018      	movs	r0, r3
 800045a:	2318      	movs	r3, #24
 800045c:	001a      	movs	r2, r3
 800045e:	2100      	movs	r1, #0
 8000460:	f003 fc9c 	bl	8003d9c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000464:	0021      	movs	r1, r4
 8000466:	187b      	adds	r3, r7, r1
 8000468:	2212      	movs	r2, #18
 800046a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800046c:	187b      	adds	r3, r7, r1
 800046e:	2201      	movs	r2, #1
 8000470:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000472:	187b      	adds	r3, r7, r1
 8000474:	2201      	movs	r2, #1
 8000476:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000478:	187b      	adds	r3, r7, r1
 800047a:	2210      	movs	r2, #16
 800047c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800047e:	187b      	adds	r3, r7, r1
 8000480:	2210      	movs	r2, #16
 8000482:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000484:	187b      	adds	r3, r7, r1
 8000486:	2200      	movs	r2, #0
 8000488:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800048a:	187b      	adds	r3, r7, r1
 800048c:	0018      	movs	r0, r3
 800048e:	f001 fcad 	bl	8001dec <HAL_RCC_OscConfig>
 8000492:	1e03      	subs	r3, r0, #0
 8000494:	d001      	beq.n	800049a <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000496:	f000 fc13 	bl	8000cc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800049a:	211c      	movs	r1, #28
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2207      	movs	r2, #7
 80004a0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2200      	movs	r2, #0
 80004a6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	2200      	movs	r2, #0
 80004ac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	2200      	movs	r2, #0
 80004b2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2100      	movs	r1, #0
 80004b8:	0018      	movs	r0, r3
 80004ba:	f002 f81d 	bl	80024f8 <HAL_RCC_ClockConfig>
 80004be:	1e03      	subs	r3, r0, #0
 80004c0:	d001      	beq.n	80004c6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80004c2:	f000 fbfd 	bl	8000cc0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2201      	movs	r2, #1
 80004ca:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	2200      	movs	r2, #0
 80004d0:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	0018      	movs	r0, r3
 80004d6:	f002 f97b 	bl	80027d0 <HAL_RCCEx_PeriphCLKConfig>
 80004da:	1e03      	subs	r3, r0, #0
 80004dc:	d001      	beq.n	80004e2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80004de:	f000 fbef 	bl	8000cc0 <Error_Handler>
  }
}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b019      	add	sp, #100	@ 0x64
 80004e8:	bd90      	pop	{r4, r7, pc}
	...

080004ec <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	0018      	movs	r0, r3
 80004f6:	230c      	movs	r3, #12
 80004f8:	001a      	movs	r2, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	f003 fc4e 	bl	8003d9c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000500:	4b33      	ldr	r3, [pc, #204]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000502:	4a34      	ldr	r2, [pc, #208]	@ (80005d4 <MX_ADC_Init+0xe8>)
 8000504:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000506:	4b32      	ldr	r3, [pc, #200]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000508:	2200      	movs	r2, #0
 800050a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800050c:	4b30      	ldr	r3, [pc, #192]	@ (80005d0 <MX_ADC_Init+0xe4>)
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000512:	4b2f      	ldr	r3, [pc, #188]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000514:	2200      	movs	r2, #0
 8000516:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000518:	4b2d      	ldr	r3, [pc, #180]	@ (80005d0 <MX_ADC_Init+0xe4>)
 800051a:	2201      	movs	r2, #1
 800051c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800051e:	4b2c      	ldr	r3, [pc, #176]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000520:	2204      	movs	r2, #4
 8000522:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000524:	4b2a      	ldr	r3, [pc, #168]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000526:	2200      	movs	r2, #0
 8000528:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800052a:	4b29      	ldr	r3, [pc, #164]	@ (80005d0 <MX_ADC_Init+0xe4>)
 800052c:	2200      	movs	r2, #0
 800052e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000530:	4b27      	ldr	r3, [pc, #156]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000532:	2200      	movs	r2, #0
 8000534:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000536:	4b26      	ldr	r3, [pc, #152]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000538:	2200      	movs	r2, #0
 800053a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800053c:	4b24      	ldr	r3, [pc, #144]	@ (80005d0 <MX_ADC_Init+0xe4>)
 800053e:	22c2      	movs	r2, #194	@ 0xc2
 8000540:	32ff      	adds	r2, #255	@ 0xff
 8000542:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000544:	4b22      	ldr	r3, [pc, #136]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000546:	2200      	movs	r2, #0
 8000548:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800054a:	4b21      	ldr	r3, [pc, #132]	@ (80005d0 <MX_ADC_Init+0xe4>)
 800054c:	2224      	movs	r2, #36	@ 0x24
 800054e:	2100      	movs	r1, #0
 8000550:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000552:	4b1f      	ldr	r3, [pc, #124]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000554:	2201      	movs	r2, #1
 8000556:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000558:	4b1d      	ldr	r3, [pc, #116]	@ (80005d0 <MX_ADC_Init+0xe4>)
 800055a:	0018      	movs	r0, r3
 800055c:	f000 fe96 	bl	800128c <HAL_ADC_Init>
 8000560:	1e03      	subs	r3, r0, #0
 8000562:	d001      	beq.n	8000568 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000564:	f000 fbac 	bl	8000cc0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000568:	1d3b      	adds	r3, r7, #4
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800056e:	1d3b      	adds	r3, r7, #4
 8000570:	2280      	movs	r2, #128	@ 0x80
 8000572:	0152      	lsls	r2, r2, #5
 8000574:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	2280      	movs	r2, #128	@ 0x80
 800057a:	0552      	lsls	r2, r2, #21
 800057c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800057e:	1d3a      	adds	r2, r7, #4
 8000580:	4b13      	ldr	r3, [pc, #76]	@ (80005d0 <MX_ADC_Init+0xe4>)
 8000582:	0011      	movs	r1, r2
 8000584:	0018      	movs	r0, r3
 8000586:	f000 ffc1 	bl	800150c <HAL_ADC_ConfigChannel>
 800058a:	1e03      	subs	r3, r0, #0
 800058c:	d001      	beq.n	8000592 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800058e:	f000 fb97 	bl	8000cc0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2201      	movs	r2, #1
 8000596:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000598:	1d3a      	adds	r2, r7, #4
 800059a:	4b0d      	ldr	r3, [pc, #52]	@ (80005d0 <MX_ADC_Init+0xe4>)
 800059c:	0011      	movs	r1, r2
 800059e:	0018      	movs	r0, r3
 80005a0:	f000 ffb4 	bl	800150c <HAL_ADC_ConfigChannel>
 80005a4:	1e03      	subs	r3, r0, #0
 80005a6:	d001      	beq.n	80005ac <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 80005a8:	f000 fb8a 	bl	8000cc0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	2202      	movs	r2, #2
 80005b0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80005b2:	1d3a      	adds	r2, r7, #4
 80005b4:	4b06      	ldr	r3, [pc, #24]	@ (80005d0 <MX_ADC_Init+0xe4>)
 80005b6:	0011      	movs	r1, r2
 80005b8:	0018      	movs	r0, r3
 80005ba:	f000 ffa7 	bl	800150c <HAL_ADC_ConfigChannel>
 80005be:	1e03      	subs	r3, r0, #0
 80005c0:	d001      	beq.n	80005c6 <MX_ADC_Init+0xda>
  {
    Error_Handler();
 80005c2:	f000 fb7d 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80005c6:	46c0      	nop			@ (mov r8, r8)
 80005c8:	46bd      	mov	sp, r7
 80005ca:	b004      	add	sp, #16
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			@ (mov r8, r8)
 80005d0:	20000028 	.word	0x20000028
 80005d4:	40012400 	.word	0x40012400

080005d8 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 80005dc:	4b17      	ldr	r3, [pc, #92]	@ (800063c <MX_CAN_Init+0x64>)
 80005de:	4a18      	ldr	r2, [pc, #96]	@ (8000640 <MX_CAN_Init+0x68>)
 80005e0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 80005e2:	4b16      	ldr	r3, [pc, #88]	@ (800063c <MX_CAN_Init+0x64>)
 80005e4:	2210      	movs	r2, #16
 80005e6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80005e8:	4b14      	ldr	r3, [pc, #80]	@ (800063c <MX_CAN_Init+0x64>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005ee:	4b13      	ldr	r3, [pc, #76]	@ (800063c <MX_CAN_Init+0x64>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 80005f4:	4b11      	ldr	r3, [pc, #68]	@ (800063c <MX_CAN_Init+0x64>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80005fa:	4b10      	ldr	r3, [pc, #64]	@ (800063c <MX_CAN_Init+0x64>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000600:	4b0e      	ldr	r3, [pc, #56]	@ (800063c <MX_CAN_Init+0x64>)
 8000602:	2200      	movs	r2, #0
 8000604:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000606:	4b0d      	ldr	r3, [pc, #52]	@ (800063c <MX_CAN_Init+0x64>)
 8000608:	2200      	movs	r2, #0
 800060a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800060c:	4b0b      	ldr	r3, [pc, #44]	@ (800063c <MX_CAN_Init+0x64>)
 800060e:	2200      	movs	r2, #0
 8000610:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000612:	4b0a      	ldr	r3, [pc, #40]	@ (800063c <MX_CAN_Init+0x64>)
 8000614:	2200      	movs	r2, #0
 8000616:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000618:	4b08      	ldr	r3, [pc, #32]	@ (800063c <MX_CAN_Init+0x64>)
 800061a:	2200      	movs	r2, #0
 800061c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800061e:	4b07      	ldr	r3, [pc, #28]	@ (800063c <MX_CAN_Init+0x64>)
 8000620:	2200      	movs	r2, #0
 8000622:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000624:	4b05      	ldr	r3, [pc, #20]	@ (800063c <MX_CAN_Init+0x64>)
 8000626:	0018      	movs	r0, r3
 8000628:	f001 f87e 	bl	8001728 <HAL_CAN_Init>
 800062c:	1e03      	subs	r3, r0, #0
 800062e:	d001      	beq.n	8000634 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000630:	f000 fb46 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000634:	46c0      	nop			@ (mov r8, r8)
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	46c0      	nop			@ (mov r8, r8)
 800063c:	20000068 	.word	0x20000068
 8000640:	40006400 	.word	0x40006400

08000644 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000648:	4b1b      	ldr	r3, [pc, #108]	@ (80006b8 <MX_SPI1_Init+0x74>)
 800064a:	4a1c      	ldr	r2, [pc, #112]	@ (80006bc <MX_SPI1_Init+0x78>)
 800064c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800064e:	4b1a      	ldr	r3, [pc, #104]	@ (80006b8 <MX_SPI1_Init+0x74>)
 8000650:	2282      	movs	r2, #130	@ 0x82
 8000652:	0052      	lsls	r2, r2, #1
 8000654:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000656:	4b18      	ldr	r3, [pc, #96]	@ (80006b8 <MX_SPI1_Init+0x74>)
 8000658:	2200      	movs	r2, #0
 800065a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800065c:	4b16      	ldr	r3, [pc, #88]	@ (80006b8 <MX_SPI1_Init+0x74>)
 800065e:	22e0      	movs	r2, #224	@ 0xe0
 8000660:	00d2      	lsls	r2, r2, #3
 8000662:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000664:	4b14      	ldr	r3, [pc, #80]	@ (80006b8 <MX_SPI1_Init+0x74>)
 8000666:	2200      	movs	r2, #0
 8000668:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800066a:	4b13      	ldr	r3, [pc, #76]	@ (80006b8 <MX_SPI1_Init+0x74>)
 800066c:	2200      	movs	r2, #0
 800066e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000670:	4b11      	ldr	r3, [pc, #68]	@ (80006b8 <MX_SPI1_Init+0x74>)
 8000672:	2280      	movs	r2, #128	@ 0x80
 8000674:	0092      	lsls	r2, r2, #2
 8000676:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000678:	4b0f      	ldr	r3, [pc, #60]	@ (80006b8 <MX_SPI1_Init+0x74>)
 800067a:	2200      	movs	r2, #0
 800067c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800067e:	4b0e      	ldr	r3, [pc, #56]	@ (80006b8 <MX_SPI1_Init+0x74>)
 8000680:	2200      	movs	r2, #0
 8000682:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <MX_SPI1_Init+0x74>)
 8000686:	2200      	movs	r2, #0
 8000688:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800068a:	4b0b      	ldr	r3, [pc, #44]	@ (80006b8 <MX_SPI1_Init+0x74>)
 800068c:	2200      	movs	r2, #0
 800068e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000690:	4b09      	ldr	r3, [pc, #36]	@ (80006b8 <MX_SPI1_Init+0x74>)
 8000692:	2207      	movs	r2, #7
 8000694:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000696:	4b08      	ldr	r3, [pc, #32]	@ (80006b8 <MX_SPI1_Init+0x74>)
 8000698:	2200      	movs	r2, #0
 800069a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <MX_SPI1_Init+0x74>)
 800069e:	2208      	movs	r2, #8
 80006a0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006a2:	4b05      	ldr	r3, [pc, #20]	@ (80006b8 <MX_SPI1_Init+0x74>)
 80006a4:	0018      	movs	r0, r3
 80006a6:	f002 f981 	bl	80029ac <HAL_SPI_Init>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80006ae:	f000 fb07 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006b2:	46c0      	nop			@ (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	20000090 	.word	0x20000090
 80006bc:	40013000 	.word	0x40013000

080006c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b092      	sub	sp, #72	@ 0x48
 80006c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006c6:	2340      	movs	r3, #64	@ 0x40
 80006c8:	18fb      	adds	r3, r7, r3
 80006ca:	0018      	movs	r0, r3
 80006cc:	2308      	movs	r3, #8
 80006ce:	001a      	movs	r2, r3
 80006d0:	2100      	movs	r1, #0
 80006d2:	f003 fb63 	bl	8003d9c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006d6:	2324      	movs	r3, #36	@ 0x24
 80006d8:	18fb      	adds	r3, r7, r3
 80006da:	0018      	movs	r0, r3
 80006dc:	231c      	movs	r3, #28
 80006de:	001a      	movs	r2, r3
 80006e0:	2100      	movs	r1, #0
 80006e2:	f003 fb5b 	bl	8003d9c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	0018      	movs	r0, r3
 80006ea:	2320      	movs	r3, #32
 80006ec:	001a      	movs	r2, r3
 80006ee:	2100      	movs	r1, #0
 80006f0:	f003 fb54 	bl	8003d9c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006f4:	4b40      	ldr	r3, [pc, #256]	@ (80007f8 <MX_TIM1_Init+0x138>)
 80006f6:	4a41      	ldr	r2, [pc, #260]	@ (80007fc <MX_TIM1_Init+0x13c>)
 80006f8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80006fa:	4b3f      	ldr	r3, [pc, #252]	@ (80007f8 <MX_TIM1_Init+0x138>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000700:	4b3d      	ldr	r3, [pc, #244]	@ (80007f8 <MX_TIM1_Init+0x138>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000706:	4b3c      	ldr	r3, [pc, #240]	@ (80007f8 <MX_TIM1_Init+0x138>)
 8000708:	4a3d      	ldr	r2, [pc, #244]	@ (8000800 <MX_TIM1_Init+0x140>)
 800070a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800070c:	4b3a      	ldr	r3, [pc, #232]	@ (80007f8 <MX_TIM1_Init+0x138>)
 800070e:	2200      	movs	r2, #0
 8000710:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000712:	4b39      	ldr	r3, [pc, #228]	@ (80007f8 <MX_TIM1_Init+0x138>)
 8000714:	2200      	movs	r2, #0
 8000716:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000718:	4b37      	ldr	r3, [pc, #220]	@ (80007f8 <MX_TIM1_Init+0x138>)
 800071a:	2200      	movs	r2, #0
 800071c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800071e:	4b36      	ldr	r3, [pc, #216]	@ (80007f8 <MX_TIM1_Init+0x138>)
 8000720:	0018      	movs	r0, r3
 8000722:	f002 fa97 	bl	8002c54 <HAL_TIM_OC_Init>
 8000726:	1e03      	subs	r3, r0, #0
 8000728:	d001      	beq.n	800072e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800072a:	f000 fac9 	bl	8000cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800072e:	2140      	movs	r1, #64	@ 0x40
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000736:	187b      	adds	r3, r7, r1
 8000738:	2200      	movs	r2, #0
 800073a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800073c:	187a      	adds	r2, r7, r1
 800073e:	4b2e      	ldr	r3, [pc, #184]	@ (80007f8 <MX_TIM1_Init+0x138>)
 8000740:	0011      	movs	r1, r2
 8000742:	0018      	movs	r0, r3
 8000744:	f002 fea0 	bl	8003488 <HAL_TIMEx_MasterConfigSynchronization>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800074c:	f000 fab8 	bl	8000cc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000750:	2124      	movs	r1, #36	@ 0x24
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2200      	movs	r2, #0
 800075c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2200      	movs	r2, #0
 8000762:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000764:	187b      	adds	r3, r7, r1
 8000766:	2200      	movs	r2, #0
 8000768:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800076a:	187b      	adds	r3, r7, r1
 800076c:	2200      	movs	r2, #0
 800076e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2200      	movs	r2, #0
 8000774:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000776:	187b      	adds	r3, r7, r1
 8000778:	2200      	movs	r2, #0
 800077a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800077c:	1879      	adds	r1, r7, r1
 800077e:	4b1e      	ldr	r3, [pc, #120]	@ (80007f8 <MX_TIM1_Init+0x138>)
 8000780:	2200      	movs	r2, #0
 8000782:	0018      	movs	r0, r3
 8000784:	f002 fba4 	bl	8002ed0 <HAL_TIM_OC_ConfigChannel>
 8000788:	1e03      	subs	r3, r0, #0
 800078a:	d001      	beq.n	8000790 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 800078c:	f000 fa98 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000790:	2324      	movs	r3, #36	@ 0x24
 8000792:	18f9      	adds	r1, r7, r3
 8000794:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <MX_TIM1_Init+0x138>)
 8000796:	2204      	movs	r2, #4
 8000798:	0018      	movs	r0, r3
 800079a:	f002 fb99 	bl	8002ed0 <HAL_TIM_OC_ConfigChannel>
 800079e:	1e03      	subs	r3, r0, #0
 80007a0:	d001      	beq.n	80007a6 <MX_TIM1_Init+0xe6>
  {
    Error_Handler();
 80007a2:	f000 fa8d 	bl	8000cc0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	2200      	movs	r2, #0
 80007aa:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	2200      	movs	r2, #0
 80007b0:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2200      	movs	r2, #0
 80007b6:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2200      	movs	r2, #0
 80007bc:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	2280      	movs	r2, #128	@ 0x80
 80007c8:	0192      	lsls	r2, r2, #6
 80007ca:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007d2:	1d3a      	adds	r2, r7, #4
 80007d4:	4b08      	ldr	r3, [pc, #32]	@ (80007f8 <MX_TIM1_Init+0x138>)
 80007d6:	0011      	movs	r1, r2
 80007d8:	0018      	movs	r0, r3
 80007da:	f002 fead 	bl	8003538 <HAL_TIMEx_ConfigBreakDeadTime>
 80007de:	1e03      	subs	r3, r0, #0
 80007e0:	d001      	beq.n	80007e6 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80007e2:	f000 fa6d 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007e6:	4b04      	ldr	r3, [pc, #16]	@ (80007f8 <MX_TIM1_Init+0x138>)
 80007e8:	0018      	movs	r0, r3
 80007ea:	f000 fc03 	bl	8000ff4 <HAL_TIM_MspPostInit>

}
 80007ee:	46c0      	nop			@ (mov r8, r8)
 80007f0:	46bd      	mov	sp, r7
 80007f2:	b012      	add	sp, #72	@ 0x48
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	200000f4 	.word	0x200000f4
 80007fc:	40012c00 	.word	0x40012c00
 8000800:	0000ffff 	.word	0x0000ffff

08000804 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080a:	003b      	movs	r3, r7
 800080c:	0018      	movs	r0, r3
 800080e:	2308      	movs	r3, #8
 8000810:	001a      	movs	r2, r3
 8000812:	2100      	movs	r1, #0
 8000814:	f003 fac2 	bl	8003d9c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000818:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <MX_TIM2_Init+0x74>)
 800081a:	2280      	movs	r2, #128	@ 0x80
 800081c:	05d2      	lsls	r2, r2, #23
 800081e:	601a      	str	r2, [r3, #0]
  // Configure for commutation timing
  // System clock is 8MHz, timer clock is 8MHz
  // Prescaler = 8000-1 gives timer frequency = 8MHz/8000 = 1kHz
  // Period = 20-1 gives interrupt every 20ms = 50Hz commutation rate
  // Adjust period to change speed: smaller period = faster commutation
  htim2.Init.Prescaler = 1000 - 1;  // 8MHz / 8000 = 1kHz timer frequency
 8000820:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <MX_TIM2_Init+0x74>)
 8000822:	4a16      	ldr	r2, [pc, #88]	@ (800087c <MX_TIM2_Init+0x78>)
 8000824:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000826:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_TIM2_Init+0x74>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20 - 1;       // 20ms period = 50Hz commutation (adjust for speed)
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <MX_TIM2_Init+0x74>)
 800082e:	2213      	movs	r2, #19
 8000830:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000832:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <MX_TIM2_Init+0x74>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000838:	4b0f      	ldr	r3, [pc, #60]	@ (8000878 <MX_TIM2_Init+0x74>)
 800083a:	2200      	movs	r2, #0
 800083c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800083e:	4b0e      	ldr	r3, [pc, #56]	@ (8000878 <MX_TIM2_Init+0x74>)
 8000840:	0018      	movs	r0, r3
 8000842:	f002 f96b 	bl	8002b1c <HAL_TIM_Base_Init>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <MX_TIM2_Init+0x4a>
  {
    Error_Handler();
 800084a:	f000 fa39 	bl	8000cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800084e:	003b      	movs	r3, r7
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000854:	003b      	movs	r3, r7
 8000856:	2200      	movs	r2, #0
 8000858:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800085a:	003a      	movs	r2, r7
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_TIM2_Init+0x74>)
 800085e:	0011      	movs	r1, r2
 8000860:	0018      	movs	r0, r3
 8000862:	f002 fe11 	bl	8003488 <HAL_TIMEx_MasterConfigSynchronization>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800086a:	f000 fa29 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	b002      	add	sp, #8
 8000874:	bd80      	pop	{r7, pc}
 8000876:	46c0      	nop			@ (mov r8, r8)
 8000878:	2000013c 	.word	0x2000013c
 800087c:	000003e7 	.word	0x000003e7

08000880 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08a      	sub	sp, #40	@ 0x28
 8000884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000886:	2320      	movs	r3, #32
 8000888:	18fb      	adds	r3, r7, r3
 800088a:	0018      	movs	r0, r3
 800088c:	2308      	movs	r3, #8
 800088e:	001a      	movs	r2, r3
 8000890:	2100      	movs	r1, #0
 8000892:	f003 fa83 	bl	8003d9c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	0018      	movs	r0, r3
 800089a:	231c      	movs	r3, #28
 800089c:	001a      	movs	r2, r3
 800089e:	2100      	movs	r1, #0
 80008a0:	f003 fa7c 	bl	8003d9c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008a4:	4b29      	ldr	r3, [pc, #164]	@ (800094c <MX_TIM3_Init+0xcc>)
 80008a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000950 <MX_TIM3_Init+0xd0>)
 80008a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80008aa:	4b28      	ldr	r3, [pc, #160]	@ (800094c <MX_TIM3_Init+0xcc>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b0:	4b26      	ldr	r3, [pc, #152]	@ (800094c <MX_TIM3_Init+0xcc>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80008b6:	4b25      	ldr	r3, [pc, #148]	@ (800094c <MX_TIM3_Init+0xcc>)
 80008b8:	4a26      	ldr	r2, [pc, #152]	@ (8000954 <MX_TIM3_Init+0xd4>)
 80008ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008bc:	4b23      	ldr	r3, [pc, #140]	@ (800094c <MX_TIM3_Init+0xcc>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c2:	4b22      	ldr	r3, [pc, #136]	@ (800094c <MX_TIM3_Init+0xcc>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 80008c8:	4b20      	ldr	r3, [pc, #128]	@ (800094c <MX_TIM3_Init+0xcc>)
 80008ca:	0018      	movs	r0, r3
 80008cc:	f002 f9c2 	bl	8002c54 <HAL_TIM_OC_Init>
 80008d0:	1e03      	subs	r3, r0, #0
 80008d2:	d001      	beq.n	80008d8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80008d4:	f000 f9f4 	bl	8000cc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008d8:	2120      	movs	r1, #32
 80008da:	187b      	adds	r3, r7, r1
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2200      	movs	r2, #0
 80008e4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80008e6:	187a      	adds	r2, r7, r1
 80008e8:	4b18      	ldr	r3, [pc, #96]	@ (800094c <MX_TIM3_Init+0xcc>)
 80008ea:	0011      	movs	r1, r2
 80008ec:	0018      	movs	r0, r3
 80008ee:	f002 fdcb 	bl	8003488 <HAL_TIMEx_MasterConfigSynchronization>
 80008f2:	1e03      	subs	r3, r0, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80008f6:	f000 f9e3 	bl	8000cc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	2200      	movs	r2, #0
 8000904:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000912:	1d39      	adds	r1, r7, #4
 8000914:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <MX_TIM3_Init+0xcc>)
 8000916:	2200      	movs	r2, #0
 8000918:	0018      	movs	r0, r3
 800091a:	f002 fad9 	bl	8002ed0 <HAL_TIM_OC_ConfigChannel>
 800091e:	1e03      	subs	r3, r0, #0
 8000920:	d001      	beq.n	8000926 <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8000922:	f000 f9cd 	bl	8000cc0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000926:	1d39      	adds	r1, r7, #4
 8000928:	4b08      	ldr	r3, [pc, #32]	@ (800094c <MX_TIM3_Init+0xcc>)
 800092a:	2204      	movs	r2, #4
 800092c:	0018      	movs	r0, r3
 800092e:	f002 facf 	bl	8002ed0 <HAL_TIM_OC_ConfigChannel>
 8000932:	1e03      	subs	r3, r0, #0
 8000934:	d001      	beq.n	800093a <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000936:	f000 f9c3 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800093a:	4b04      	ldr	r3, [pc, #16]	@ (800094c <MX_TIM3_Init+0xcc>)
 800093c:	0018      	movs	r0, r3
 800093e:	f000 fb59 	bl	8000ff4 <HAL_TIM_MspPostInit>

}
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b00a      	add	sp, #40	@ 0x28
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	20000184 	.word	0x20000184
 8000950:	40000400 	.word	0x40000400
 8000954:	0000ffff 	.word	0x0000ffff

08000958 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800095c:	4b14      	ldr	r3, [pc, #80]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 800095e:	4a15      	ldr	r2, [pc, #84]	@ (80009b4 <MX_USART1_UART_Init+0x5c>)
 8000960:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8000962:	4b13      	ldr	r3, [pc, #76]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 8000964:	2296      	movs	r2, #150	@ 0x96
 8000966:	0212      	lsls	r2, r2, #8
 8000968:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800096a:	4b11      	ldr	r3, [pc, #68]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000970:	4b0f      	ldr	r3, [pc, #60]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 8000972:	2200      	movs	r2, #0
 8000974:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000976:	4b0e      	ldr	r3, [pc, #56]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 8000978:	2200      	movs	r2, #0
 800097a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800097c:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 800097e:	220c      	movs	r2, #12
 8000980:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000982:	4b0b      	ldr	r3, [pc, #44]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 8000984:	2200      	movs	r2, #0
 8000986:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 800098a:	2200      	movs	r2, #0
 800098c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800098e:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 8000990:	2200      	movs	r2, #0
 8000992:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 8000996:	2200      	movs	r2, #0
 8000998:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800099a:	4b05      	ldr	r3, [pc, #20]	@ (80009b0 <MX_USART1_UART_Init+0x58>)
 800099c:	0018      	movs	r0, r3
 800099e:	f002 fe39 	bl	8003614 <HAL_UART_Init>
 80009a2:	1e03      	subs	r3, r0, #0
 80009a4:	d001      	beq.n	80009aa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80009a6:	f000 f98b 	bl	8000cc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009aa:	46c0      	nop			@ (mov r8, r8)
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	200001cc 	.word	0x200001cc
 80009b4:	40013800 	.word	0x40013800

080009b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009b8:	b590      	push	{r4, r7, lr}
 80009ba:	b089      	sub	sp, #36	@ 0x24
 80009bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009be:	240c      	movs	r4, #12
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	0018      	movs	r0, r3
 80009c4:	2314      	movs	r3, #20
 80009c6:	001a      	movs	r2, r3
 80009c8:	2100      	movs	r1, #0
 80009ca:	f003 f9e7 	bl	8003d9c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ce:	4b5b      	ldr	r3, [pc, #364]	@ (8000b3c <MX_GPIO_Init+0x184>)
 80009d0:	695a      	ldr	r2, [r3, #20]
 80009d2:	4b5a      	ldr	r3, [pc, #360]	@ (8000b3c <MX_GPIO_Init+0x184>)
 80009d4:	2180      	movs	r1, #128	@ 0x80
 80009d6:	0289      	lsls	r1, r1, #10
 80009d8:	430a      	orrs	r2, r1
 80009da:	615a      	str	r2, [r3, #20]
 80009dc:	4b57      	ldr	r3, [pc, #348]	@ (8000b3c <MX_GPIO_Init+0x184>)
 80009de:	695a      	ldr	r2, [r3, #20]
 80009e0:	2380      	movs	r3, #128	@ 0x80
 80009e2:	029b      	lsls	r3, r3, #10
 80009e4:	4013      	ands	r3, r2
 80009e6:	60bb      	str	r3, [r7, #8]
 80009e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ea:	4b54      	ldr	r3, [pc, #336]	@ (8000b3c <MX_GPIO_Init+0x184>)
 80009ec:	695a      	ldr	r2, [r3, #20]
 80009ee:	4b53      	ldr	r3, [pc, #332]	@ (8000b3c <MX_GPIO_Init+0x184>)
 80009f0:	2180      	movs	r1, #128	@ 0x80
 80009f2:	02c9      	lsls	r1, r1, #11
 80009f4:	430a      	orrs	r2, r1
 80009f6:	615a      	str	r2, [r3, #20]
 80009f8:	4b50      	ldr	r3, [pc, #320]	@ (8000b3c <MX_GPIO_Init+0x184>)
 80009fa:	695a      	ldr	r2, [r3, #20]
 80009fc:	2380      	movs	r3, #128	@ 0x80
 80009fe:	02db      	lsls	r3, r3, #11
 8000a00:	4013      	ands	r3, r2
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a06:	4b4d      	ldr	r3, [pc, #308]	@ (8000b3c <MX_GPIO_Init+0x184>)
 8000a08:	695a      	ldr	r2, [r3, #20]
 8000a0a:	4b4c      	ldr	r3, [pc, #304]	@ (8000b3c <MX_GPIO_Init+0x184>)
 8000a0c:	2180      	movs	r1, #128	@ 0x80
 8000a0e:	03c9      	lsls	r1, r1, #15
 8000a10:	430a      	orrs	r2, r1
 8000a12:	615a      	str	r2, [r3, #20]
 8000a14:	4b49      	ldr	r3, [pc, #292]	@ (8000b3c <MX_GPIO_Init+0x184>)
 8000a16:	695a      	ldr	r2, [r3, #20]
 8000a18:	2380      	movs	r3, #128	@ 0x80
 8000a1a:	03db      	lsls	r3, r3, #15
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|DE_RE_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8000a22:	23c2      	movs	r3, #194	@ 0xc2
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	4846      	ldr	r0, [pc, #280]	@ (8000b40 <MX_GPIO_Init+0x188>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	0019      	movs	r1, r3
 8000a2c:	f001 f9c0 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_11, GPIO_PIN_RESET);
 8000a30:	2380      	movs	r3, #128	@ 0x80
 8000a32:	011b      	lsls	r3, r3, #4
 8000a34:	4843      	ldr	r0, [pc, #268]	@ (8000b44 <MX_GPIO_Init+0x18c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	0019      	movs	r1, r3
 8000a3a:	f001 f9b9 	bl	8001db0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB2 DE_RE_Pin PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|DE_RE_Pin|GPIO_PIN_8;
 8000a3e:	193b      	adds	r3, r7, r4
 8000a40:	22c2      	movs	r2, #194	@ 0xc2
 8000a42:	0052      	lsls	r2, r2, #1
 8000a44:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	193b      	adds	r3, r7, r4
 8000a48:	2201      	movs	r2, #1
 8000a4a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	2200      	movs	r2, #0
 8000a56:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	4a39      	ldr	r2, [pc, #228]	@ (8000b40 <MX_GPIO_Init+0x188>)
 8000a5c:	0019      	movs	r1, r3
 8000a5e:	0010      	movs	r0, r2
 8000a60:	f001 f83e 	bl	8001ae0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a64:	0021      	movs	r1, r4
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	2280      	movs	r2, #128	@ 0x80
 8000a6a:	0112      	lsls	r2, r2, #4
 8000a6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6e:	000c      	movs	r4, r1
 8000a70:	193b      	adds	r3, r7, r4
 8000a72:	2201      	movs	r2, #1
 8000a74:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	193b      	adds	r3, r7, r4
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7c:	193b      	adds	r3, r7, r4
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a82:	193b      	adds	r3, r7, r4
 8000a84:	4a2f      	ldr	r2, [pc, #188]	@ (8000b44 <MX_GPIO_Init+0x18c>)
 8000a86:	0019      	movs	r1, r3
 8000a88:	0010      	movs	r0, r2
 8000a8a:	f001 f829 	bl	8001ae0 <HAL_GPIO_Init>

  /*Configure Motor Control Pins as Outputs */
  /* Motor Phase A: PA15 (high), PB3 (low) */
  /* Motor Phase B: PA6 (high), PA7 (low) */
  /* Motor Phase C: PA9 (high), PA8 (low) */
  HAL_GPIO_WritePin(MOTOR_A_HIGH_GPIO_Port, MOTOR_A_HIGH_Pin, GPIO_PIN_RESET);
 8000a8e:	2380      	movs	r3, #128	@ 0x80
 8000a90:	0219      	lsls	r1, r3, #8
 8000a92:	2390      	movs	r3, #144	@ 0x90
 8000a94:	05db      	lsls	r3, r3, #23
 8000a96:	2200      	movs	r2, #0
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f001 f989 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_A_LOW_GPIO_Port, MOTOR_A_LOW_Pin, GPIO_PIN_RESET);
 8000a9e:	4b28      	ldr	r3, [pc, #160]	@ (8000b40 <MX_GPIO_Init+0x188>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	2108      	movs	r1, #8
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f001 f983 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_B_HIGH_GPIO_Port, MOTOR_B_HIGH_Pin, GPIO_PIN_RESET);
 8000aaa:	2390      	movs	r3, #144	@ 0x90
 8000aac:	05db      	lsls	r3, r3, #23
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2140      	movs	r1, #64	@ 0x40
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f001 f97c 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_B_LOW_GPIO_Port, MOTOR_B_LOW_Pin, GPIO_PIN_RESET);
 8000ab8:	2390      	movs	r3, #144	@ 0x90
 8000aba:	05db      	lsls	r3, r3, #23
 8000abc:	2200      	movs	r2, #0
 8000abe:	2180      	movs	r1, #128	@ 0x80
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f001 f975 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_C_HIGH_GPIO_Port, MOTOR_C_HIGH_Pin, GPIO_PIN_RESET);
 8000ac6:	2380      	movs	r3, #128	@ 0x80
 8000ac8:	0099      	lsls	r1, r3, #2
 8000aca:	2390      	movs	r3, #144	@ 0x90
 8000acc:	05db      	lsls	r3, r3, #23
 8000ace:	2200      	movs	r2, #0
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f001 f96d 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_C_LOW_GPIO_Port, MOTOR_C_LOW_Pin, GPIO_PIN_RESET);
 8000ad6:	2380      	movs	r3, #128	@ 0x80
 8000ad8:	0059      	lsls	r1, r3, #1
 8000ada:	2390      	movs	r3, #144	@ 0x90
 8000adc:	05db      	lsls	r3, r3, #23
 8000ade:	2200      	movs	r2, #0
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f001 f965 	bl	8001db0 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = MOTOR_A_HIGH_Pin|MOTOR_B_HIGH_Pin|MOTOR_B_LOW_Pin|MOTOR_C_HIGH_Pin|MOTOR_C_LOW_Pin;
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	4a17      	ldr	r2, [pc, #92]	@ (8000b48 <MX_GPIO_Init+0x190>)
 8000aea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aec:	193b      	adds	r3, r7, r4
 8000aee:	2201      	movs	r2, #1
 8000af0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	193b      	adds	r3, r7, r4
 8000af4:	2200      	movs	r2, #0
 8000af6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // High speed for motor control
 8000af8:	193b      	adds	r3, r7, r4
 8000afa:	2203      	movs	r2, #3
 8000afc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afe:	193a      	adds	r2, r7, r4
 8000b00:	2390      	movs	r3, #144	@ 0x90
 8000b02:	05db      	lsls	r3, r3, #23
 8000b04:	0011      	movs	r1, r2
 8000b06:	0018      	movs	r0, r3
 8000b08:	f000 ffea 	bl	8001ae0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = MOTOR_A_LOW_Pin;
 8000b0c:	0021      	movs	r1, r4
 8000b0e:	187b      	adds	r3, r7, r1
 8000b10:	2208      	movs	r2, #8
 8000b12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2201      	movs	r2, #1
 8000b18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	187b      	adds	r3, r7, r1
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b20:	187b      	adds	r3, r7, r1
 8000b22:	2203      	movs	r2, #3
 8000b24:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b26:	187b      	adds	r3, r7, r1
 8000b28:	4a05      	ldr	r2, [pc, #20]	@ (8000b40 <MX_GPIO_Init+0x188>)
 8000b2a:	0019      	movs	r1, r3
 8000b2c:	0010      	movs	r0, r2
 8000b2e:	f000 ffd7 	bl	8001ae0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b32:	46c0      	nop			@ (mov r8, r8)
 8000b34:	46bd      	mov	sp, r7
 8000b36:	b009      	add	sp, #36	@ 0x24
 8000b38:	bd90      	pop	{r4, r7, pc}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	48000400 	.word	0x48000400
 8000b44:	48001400 	.word	0x48001400
 8000b48:	000083c0 	.word	0x000083c0

08000b4c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2)
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	2380      	movs	r3, #128	@ 0x80
 8000b5a:	05db      	lsls	r3, r3, #23
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d101      	bne.n	8000b64 <HAL_TIM_PeriodElapsedCallback+0x18>
  {
    Motor_Commutation_Step();
 8000b60:	f000 f804 	bl	8000b6c <Motor_Commutation_Step>
  }
}
 8000b64:	46c0      	nop			@ (mov r8, r8)
 8000b66:	46bd      	mov	sp, r7
 8000b68:	b002      	add	sp, #8
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <Motor_Commutation_Step>:
/**
  * @brief  Motor commutation step function - 6-step commutation
  * @retval None
  */
void Motor_Commutation_Step(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  // Turn off all phases first
  HAL_GPIO_WritePin(MOTOR_A_HIGH_GPIO_Port, MOTOR_A_HIGH_Pin, GPIO_PIN_RESET);
 8000b70:	2380      	movs	r3, #128	@ 0x80
 8000b72:	0219      	lsls	r1, r3, #8
 8000b74:	2390      	movs	r3, #144	@ 0x90
 8000b76:	05db      	lsls	r3, r3, #23
 8000b78:	2200      	movs	r2, #0
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f001 f918 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_A_LOW_GPIO_Port, MOTOR_A_LOW_Pin, GPIO_PIN_RESET);
 8000b80:	4b4c      	ldr	r3, [pc, #304]	@ (8000cb4 <Motor_Commutation_Step+0x148>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	2108      	movs	r1, #8
 8000b86:	0018      	movs	r0, r3
 8000b88:	f001 f912 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_B_HIGH_GPIO_Port, MOTOR_B_HIGH_Pin, GPIO_PIN_RESET);
 8000b8c:	2390      	movs	r3, #144	@ 0x90
 8000b8e:	05db      	lsls	r3, r3, #23
 8000b90:	2200      	movs	r2, #0
 8000b92:	2140      	movs	r1, #64	@ 0x40
 8000b94:	0018      	movs	r0, r3
 8000b96:	f001 f90b 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_B_LOW_GPIO_Port, MOTOR_B_LOW_Pin, GPIO_PIN_RESET);
 8000b9a:	2390      	movs	r3, #144	@ 0x90
 8000b9c:	05db      	lsls	r3, r3, #23
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2180      	movs	r1, #128	@ 0x80
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f001 f904 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_C_HIGH_GPIO_Port, MOTOR_C_HIGH_Pin, GPIO_PIN_RESET);
 8000ba8:	2380      	movs	r3, #128	@ 0x80
 8000baa:	0099      	lsls	r1, r3, #2
 8000bac:	2390      	movs	r3, #144	@ 0x90
 8000bae:	05db      	lsls	r3, r3, #23
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f001 f8fc 	bl	8001db0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MOTOR_C_LOW_GPIO_Port, MOTOR_C_LOW_Pin, GPIO_PIN_RESET);
 8000bb8:	2380      	movs	r3, #128	@ 0x80
 8000bba:	0059      	lsls	r1, r3, #1
 8000bbc:	2390      	movs	r3, #144	@ 0x90
 8000bbe:	05db      	lsls	r3, r3, #23
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f001 f8f4 	bl	8001db0 <HAL_GPIO_WritePin>
  
  // 6-step commutation sequence
  switch(commutation_step)
 8000bc8:	4b3b      	ldr	r3, [pc, #236]	@ (8000cb8 <Motor_Commutation_Step+0x14c>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b05      	cmp	r3, #5
 8000bce:	d862      	bhi.n	8000c96 <Motor_Commutation_Step+0x12a>
 8000bd0:	009a      	lsls	r2, r3, #2
 8000bd2:	4b3a      	ldr	r3, [pc, #232]	@ (8000cbc <Motor_Commutation_Step+0x150>)
 8000bd4:	18d3      	adds	r3, r2, r3
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	469f      	mov	pc, r3
  {
    case 0: // Step 1: A+ B-
      HAL_GPIO_WritePin(MOTOR_A_HIGH_GPIO_Port, MOTOR_A_HIGH_Pin, GPIO_PIN_SET);
 8000bda:	2380      	movs	r3, #128	@ 0x80
 8000bdc:	0219      	lsls	r1, r3, #8
 8000bde:	2390      	movs	r3, #144	@ 0x90
 8000be0:	05db      	lsls	r3, r3, #23
 8000be2:	2201      	movs	r2, #1
 8000be4:	0018      	movs	r0, r3
 8000be6:	f001 f8e3 	bl	8001db0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(MOTOR_B_LOW_GPIO_Port, MOTOR_B_LOW_Pin, GPIO_PIN_SET);
 8000bea:	2390      	movs	r3, #144	@ 0x90
 8000bec:	05db      	lsls	r3, r3, #23
 8000bee:	2201      	movs	r2, #1
 8000bf0:	2180      	movs	r1, #128	@ 0x80
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f001 f8dc 	bl	8001db0 <HAL_GPIO_WritePin>
      break;
 8000bf8:	e04d      	b.n	8000c96 <Motor_Commutation_Step+0x12a>
      
    case 1: // Step 2: A+ C-
      HAL_GPIO_WritePin(MOTOR_A_HIGH_GPIO_Port, MOTOR_A_HIGH_Pin, GPIO_PIN_SET);
 8000bfa:	2380      	movs	r3, #128	@ 0x80
 8000bfc:	0219      	lsls	r1, r3, #8
 8000bfe:	2390      	movs	r3, #144	@ 0x90
 8000c00:	05db      	lsls	r3, r3, #23
 8000c02:	2201      	movs	r2, #1
 8000c04:	0018      	movs	r0, r3
 8000c06:	f001 f8d3 	bl	8001db0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(MOTOR_C_LOW_GPIO_Port, MOTOR_C_LOW_Pin, GPIO_PIN_SET);
 8000c0a:	2380      	movs	r3, #128	@ 0x80
 8000c0c:	0059      	lsls	r1, r3, #1
 8000c0e:	2390      	movs	r3, #144	@ 0x90
 8000c10:	05db      	lsls	r3, r3, #23
 8000c12:	2201      	movs	r2, #1
 8000c14:	0018      	movs	r0, r3
 8000c16:	f001 f8cb 	bl	8001db0 <HAL_GPIO_WritePin>
      break;
 8000c1a:	e03c      	b.n	8000c96 <Motor_Commutation_Step+0x12a>
      
    case 2: // Step 3: B+ C-
      HAL_GPIO_WritePin(MOTOR_B_HIGH_GPIO_Port, MOTOR_B_HIGH_Pin, GPIO_PIN_SET);
 8000c1c:	2390      	movs	r3, #144	@ 0x90
 8000c1e:	05db      	lsls	r3, r3, #23
 8000c20:	2201      	movs	r2, #1
 8000c22:	2140      	movs	r1, #64	@ 0x40
 8000c24:	0018      	movs	r0, r3
 8000c26:	f001 f8c3 	bl	8001db0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(MOTOR_C_LOW_GPIO_Port, MOTOR_C_LOW_Pin, GPIO_PIN_SET);
 8000c2a:	2380      	movs	r3, #128	@ 0x80
 8000c2c:	0059      	lsls	r1, r3, #1
 8000c2e:	2390      	movs	r3, #144	@ 0x90
 8000c30:	05db      	lsls	r3, r3, #23
 8000c32:	2201      	movs	r2, #1
 8000c34:	0018      	movs	r0, r3
 8000c36:	f001 f8bb 	bl	8001db0 <HAL_GPIO_WritePin>
      break;
 8000c3a:	e02c      	b.n	8000c96 <Motor_Commutation_Step+0x12a>
      
    case 3: // Step 4: B+ A-
      HAL_GPIO_WritePin(MOTOR_B_HIGH_GPIO_Port, MOTOR_B_HIGH_Pin, GPIO_PIN_SET);
 8000c3c:	2390      	movs	r3, #144	@ 0x90
 8000c3e:	05db      	lsls	r3, r3, #23
 8000c40:	2201      	movs	r2, #1
 8000c42:	2140      	movs	r1, #64	@ 0x40
 8000c44:	0018      	movs	r0, r3
 8000c46:	f001 f8b3 	bl	8001db0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(MOTOR_A_LOW_GPIO_Port, MOTOR_A_LOW_Pin, GPIO_PIN_SET);
 8000c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb4 <Motor_Commutation_Step+0x148>)
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2108      	movs	r1, #8
 8000c50:	0018      	movs	r0, r3
 8000c52:	f001 f8ad 	bl	8001db0 <HAL_GPIO_WritePin>
      break;
 8000c56:	e01e      	b.n	8000c96 <Motor_Commutation_Step+0x12a>
      
    case 4: // Step 5: C+ A-
      HAL_GPIO_WritePin(MOTOR_C_HIGH_GPIO_Port, MOTOR_C_HIGH_Pin, GPIO_PIN_SET);
 8000c58:	2380      	movs	r3, #128	@ 0x80
 8000c5a:	0099      	lsls	r1, r3, #2
 8000c5c:	2390      	movs	r3, #144	@ 0x90
 8000c5e:	05db      	lsls	r3, r3, #23
 8000c60:	2201      	movs	r2, #1
 8000c62:	0018      	movs	r0, r3
 8000c64:	f001 f8a4 	bl	8001db0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(MOTOR_A_LOW_GPIO_Port, MOTOR_A_LOW_Pin, GPIO_PIN_SET);
 8000c68:	4b12      	ldr	r3, [pc, #72]	@ (8000cb4 <Motor_Commutation_Step+0x148>)
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	2108      	movs	r1, #8
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f001 f89e 	bl	8001db0 <HAL_GPIO_WritePin>
      break;
 8000c74:	e00f      	b.n	8000c96 <Motor_Commutation_Step+0x12a>
      
    case 5: // Step 6: C+ B-
      HAL_GPIO_WritePin(MOTOR_C_HIGH_GPIO_Port, MOTOR_C_HIGH_Pin, GPIO_PIN_SET);
 8000c76:	2380      	movs	r3, #128	@ 0x80
 8000c78:	0099      	lsls	r1, r3, #2
 8000c7a:	2390      	movs	r3, #144	@ 0x90
 8000c7c:	05db      	lsls	r3, r3, #23
 8000c7e:	2201      	movs	r2, #1
 8000c80:	0018      	movs	r0, r3
 8000c82:	f001 f895 	bl	8001db0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(MOTOR_B_LOW_GPIO_Port, MOTOR_B_LOW_Pin, GPIO_PIN_SET);
 8000c86:	2390      	movs	r3, #144	@ 0x90
 8000c88:	05db      	lsls	r3, r3, #23
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	2180      	movs	r1, #128	@ 0x80
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f001 f88e 	bl	8001db0 <HAL_GPIO_WritePin>
      break;
 8000c94:	46c0      	nop			@ (mov r8, r8)
  }
  
  // Move to next step
  commutation_step = (commutation_step + 1) % 6;
 8000c96:	4b08      	ldr	r3, [pc, #32]	@ (8000cb8 <Motor_Commutation_Step+0x14c>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	3301      	adds	r3, #1
 8000c9c:	2106      	movs	r1, #6
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f7ff fba2 	bl	80003e8 <__aeabi_idivmod>
 8000ca4:	000b      	movs	r3, r1
 8000ca6:	b2da      	uxtb	r2, r3
 8000ca8:	4b03      	ldr	r3, [pc, #12]	@ (8000cb8 <Motor_Commutation_Step+0x14c>)
 8000caa:	701a      	strb	r2, [r3, #0]
}
 8000cac:	46c0      	nop			@ (mov r8, r8)
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			@ (mov r8, r8)
 8000cb4:	48000400 	.word	0x48000400
 8000cb8:	20000254 	.word	0x20000254
 8000cbc:	08003e0c 	.word	0x08003e0c

08000cc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc4:	b672      	cpsid	i
}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cc8:	46c0      	nop			@ (mov r8, r8)
 8000cca:	e7fd      	b.n	8000cc8 <Error_Handler+0x8>

08000ccc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <HAL_MspInit+0x44>)
 8000cd4:	699a      	ldr	r2, [r3, #24]
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d10 <HAL_MspInit+0x44>)
 8000cd8:	2101      	movs	r1, #1
 8000cda:	430a      	orrs	r2, r1
 8000cdc:	619a      	str	r2, [r3, #24]
 8000cde:	4b0c      	ldr	r3, [pc, #48]	@ (8000d10 <HAL_MspInit+0x44>)
 8000ce0:	699b      	ldr	r3, [r3, #24]
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	4013      	ands	r3, r2
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cea:	4b09      	ldr	r3, [pc, #36]	@ (8000d10 <HAL_MspInit+0x44>)
 8000cec:	69da      	ldr	r2, [r3, #28]
 8000cee:	4b08      	ldr	r3, [pc, #32]	@ (8000d10 <HAL_MspInit+0x44>)
 8000cf0:	2180      	movs	r1, #128	@ 0x80
 8000cf2:	0549      	lsls	r1, r1, #21
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	61da      	str	r2, [r3, #28]
 8000cf8:	4b05      	ldr	r3, [pc, #20]	@ (8000d10 <HAL_MspInit+0x44>)
 8000cfa:	69da      	ldr	r2, [r3, #28]
 8000cfc:	2380      	movs	r3, #128	@ 0x80
 8000cfe:	055b      	lsls	r3, r3, #21
 8000d00:	4013      	ands	r3, r2
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b002      	add	sp, #8
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			@ (mov r8, r8)
 8000d10:	40021000 	.word	0x40021000

08000d14 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d14:	b590      	push	{r4, r7, lr}
 8000d16:	b08b      	sub	sp, #44	@ 0x2c
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1c:	2414      	movs	r4, #20
 8000d1e:	193b      	adds	r3, r7, r4
 8000d20:	0018      	movs	r0, r3
 8000d22:	2314      	movs	r3, #20
 8000d24:	001a      	movs	r2, r3
 8000d26:	2100      	movs	r1, #0
 8000d28:	f003 f838 	bl	8003d9c <memset>
  if(hadc->Instance==ADC1)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a19      	ldr	r2, [pc, #100]	@ (8000d98 <HAL_ADC_MspInit+0x84>)
 8000d32:	4293      	cmp	r3, r2
 8000d34:	d12b      	bne.n	8000d8e <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d36:	4b19      	ldr	r3, [pc, #100]	@ (8000d9c <HAL_ADC_MspInit+0x88>)
 8000d38:	699a      	ldr	r2, [r3, #24]
 8000d3a:	4b18      	ldr	r3, [pc, #96]	@ (8000d9c <HAL_ADC_MspInit+0x88>)
 8000d3c:	2180      	movs	r1, #128	@ 0x80
 8000d3e:	0089      	lsls	r1, r1, #2
 8000d40:	430a      	orrs	r2, r1
 8000d42:	619a      	str	r2, [r3, #24]
 8000d44:	4b15      	ldr	r3, [pc, #84]	@ (8000d9c <HAL_ADC_MspInit+0x88>)
 8000d46:	699a      	ldr	r2, [r3, #24]
 8000d48:	2380      	movs	r3, #128	@ 0x80
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
 8000d50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d52:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <HAL_ADC_MspInit+0x88>)
 8000d54:	695a      	ldr	r2, [r3, #20]
 8000d56:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <HAL_ADC_MspInit+0x88>)
 8000d58:	2180      	movs	r1, #128	@ 0x80
 8000d5a:	0289      	lsls	r1, r1, #10
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	615a      	str	r2, [r3, #20]
 8000d60:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <HAL_ADC_MspInit+0x88>)
 8000d62:	695a      	ldr	r2, [r3, #20]
 8000d64:	2380      	movs	r3, #128	@ 0x80
 8000d66:	029b      	lsls	r3, r3, #10
 8000d68:	4013      	ands	r3, r2
 8000d6a:	60fb      	str	r3, [r7, #12]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000d6e:	193b      	adds	r3, r7, r4
 8000d70:	2207      	movs	r2, #7
 8000d72:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d74:	193b      	adds	r3, r7, r4
 8000d76:	2203      	movs	r2, #3
 8000d78:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7a:	193b      	adds	r3, r7, r4
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	193a      	adds	r2, r7, r4
 8000d82:	2390      	movs	r3, #144	@ 0x90
 8000d84:	05db      	lsls	r3, r3, #23
 8000d86:	0011      	movs	r1, r2
 8000d88:	0018      	movs	r0, r3
 8000d8a:	f000 fea9 	bl	8001ae0 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d8e:	46c0      	nop			@ (mov r8, r8)
 8000d90:	46bd      	mov	sp, r7
 8000d92:	b00b      	add	sp, #44	@ 0x2c
 8000d94:	bd90      	pop	{r4, r7, pc}
 8000d96:	46c0      	nop			@ (mov r8, r8)
 8000d98:	40012400 	.word	0x40012400
 8000d9c:	40021000 	.word	0x40021000

08000da0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000da0:	b590      	push	{r4, r7, lr}
 8000da2:	b08b      	sub	sp, #44	@ 0x2c
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	2414      	movs	r4, #20
 8000daa:	193b      	adds	r3, r7, r4
 8000dac:	0018      	movs	r0, r3
 8000dae:	2314      	movs	r3, #20
 8000db0:	001a      	movs	r2, r3
 8000db2:	2100      	movs	r1, #0
 8000db4:	f002 fff2 	bl	8003d9c <memset>
  if(hcan->Instance==CAN)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8000e34 <HAL_CAN_MspInit+0x94>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d133      	bne.n	8000e2a <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000dc2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e38 <HAL_CAN_MspInit+0x98>)
 8000dc4:	69da      	ldr	r2, [r3, #28]
 8000dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e38 <HAL_CAN_MspInit+0x98>)
 8000dc8:	2180      	movs	r1, #128	@ 0x80
 8000dca:	0489      	lsls	r1, r1, #18
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	61da      	str	r2, [r3, #28]
 8000dd0:	4b19      	ldr	r3, [pc, #100]	@ (8000e38 <HAL_CAN_MspInit+0x98>)
 8000dd2:	69da      	ldr	r2, [r3, #28]
 8000dd4:	2380      	movs	r3, #128	@ 0x80
 8000dd6:	049b      	lsls	r3, r3, #18
 8000dd8:	4013      	ands	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
 8000ddc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	4b16      	ldr	r3, [pc, #88]	@ (8000e38 <HAL_CAN_MspInit+0x98>)
 8000de0:	695a      	ldr	r2, [r3, #20]
 8000de2:	4b15      	ldr	r3, [pc, #84]	@ (8000e38 <HAL_CAN_MspInit+0x98>)
 8000de4:	2180      	movs	r1, #128	@ 0x80
 8000de6:	0289      	lsls	r1, r1, #10
 8000de8:	430a      	orrs	r2, r1
 8000dea:	615a      	str	r2, [r3, #20]
 8000dec:	4b12      	ldr	r3, [pc, #72]	@ (8000e38 <HAL_CAN_MspInit+0x98>)
 8000dee:	695a      	ldr	r2, [r3, #20]
 8000df0:	2380      	movs	r3, #128	@ 0x80
 8000df2:	029b      	lsls	r3, r3, #10
 8000df4:	4013      	ands	r3, r2
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000dfa:	193b      	adds	r3, r7, r4
 8000dfc:	22c0      	movs	r2, #192	@ 0xc0
 8000dfe:	0152      	lsls	r2, r2, #5
 8000e00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e02:	0021      	movs	r1, r4
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	2202      	movs	r2, #2
 8000e08:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	187b      	adds	r3, r7, r1
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e10:	187b      	adds	r3, r7, r1
 8000e12:	2203      	movs	r2, #3
 8000e14:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000e16:	187b      	adds	r3, r7, r1
 8000e18:	2204      	movs	r2, #4
 8000e1a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1c:	187a      	adds	r2, r7, r1
 8000e1e:	2390      	movs	r3, #144	@ 0x90
 8000e20:	05db      	lsls	r3, r3, #23
 8000e22:	0011      	movs	r1, r2
 8000e24:	0018      	movs	r0, r3
 8000e26:	f000 fe5b 	bl	8001ae0 <HAL_GPIO_Init>

  /* USER CODE END CAN_MspInit 1 */

  }

}
 8000e2a:	46c0      	nop			@ (mov r8, r8)
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	b00b      	add	sp, #44	@ 0x2c
 8000e30:	bd90      	pop	{r4, r7, pc}
 8000e32:	46c0      	nop			@ (mov r8, r8)
 8000e34:	40006400 	.word	0x40006400
 8000e38:	40021000 	.word	0x40021000

08000e3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e3c:	b590      	push	{r4, r7, lr}
 8000e3e:	b08b      	sub	sp, #44	@ 0x2c
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e44:	2414      	movs	r4, #20
 8000e46:	193b      	adds	r3, r7, r4
 8000e48:	0018      	movs	r0, r3
 8000e4a:	2314      	movs	r3, #20
 8000e4c:	001a      	movs	r2, r3
 8000e4e:	2100      	movs	r1, #0
 8000e50:	f002 ffa4 	bl	8003d9c <memset>
  if(hspi->Instance==SPI1)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	4a2e      	ldr	r2, [pc, #184]	@ (8000f14 <HAL_SPI_MspInit+0xd8>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d155      	bne.n	8000f0a <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e5e:	4b2e      	ldr	r3, [pc, #184]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000e60:	699a      	ldr	r2, [r3, #24]
 8000e62:	4b2d      	ldr	r3, [pc, #180]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000e64:	2180      	movs	r1, #128	@ 0x80
 8000e66:	0149      	lsls	r1, r1, #5
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	619a      	str	r2, [r3, #24]
 8000e6c:	4b2a      	ldr	r3, [pc, #168]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000e6e:	699a      	ldr	r2, [r3, #24]
 8000e70:	2380      	movs	r3, #128	@ 0x80
 8000e72:	015b      	lsls	r3, r3, #5
 8000e74:	4013      	ands	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
 8000e78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7a:	4b27      	ldr	r3, [pc, #156]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000e7c:	695a      	ldr	r2, [r3, #20]
 8000e7e:	4b26      	ldr	r3, [pc, #152]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000e80:	2180      	movs	r1, #128	@ 0x80
 8000e82:	0289      	lsls	r1, r1, #10
 8000e84:	430a      	orrs	r2, r1
 8000e86:	615a      	str	r2, [r3, #20]
 8000e88:	4b23      	ldr	r3, [pc, #140]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000e8a:	695a      	ldr	r2, [r3, #20]
 8000e8c:	2380      	movs	r3, #128	@ 0x80
 8000e8e:	029b      	lsls	r3, r3, #10
 8000e90:	4013      	ands	r3, r2
 8000e92:	60fb      	str	r3, [r7, #12]
 8000e94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e96:	4b20      	ldr	r3, [pc, #128]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000e98:	695a      	ldr	r2, [r3, #20]
 8000e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000e9c:	2180      	movs	r1, #128	@ 0x80
 8000e9e:	02c9      	lsls	r1, r1, #11
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	615a      	str	r2, [r3, #20]
 8000ea4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f18 <HAL_SPI_MspInit+0xdc>)
 8000ea6:	695a      	ldr	r2, [r3, #20]
 8000ea8:	2380      	movs	r3, #128	@ 0x80
 8000eaa:	02db      	lsls	r3, r3, #11
 8000eac:	4013      	ands	r3, r2
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000eb2:	193b      	adds	r3, r7, r4
 8000eb4:	2220      	movs	r2, #32
 8000eb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb8:	193b      	adds	r3, r7, r4
 8000eba:	2202      	movs	r2, #2
 8000ebc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebe:	193b      	adds	r3, r7, r4
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ec4:	193b      	adds	r3, r7, r4
 8000ec6:	2203      	movs	r2, #3
 8000ec8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000eca:	193b      	adds	r3, r7, r4
 8000ecc:	2200      	movs	r2, #0
 8000ece:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed0:	193a      	adds	r2, r7, r4
 8000ed2:	2390      	movs	r3, #144	@ 0x90
 8000ed4:	05db      	lsls	r3, r3, #23
 8000ed6:	0011      	movs	r1, r2
 8000ed8:	0018      	movs	r0, r3
 8000eda:	f000 fe01 	bl	8001ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000ede:	0021      	movs	r1, r4
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	2230      	movs	r2, #48	@ 0x30
 8000ee4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	2202      	movs	r2, #2
 8000eea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	2200      	movs	r2, #0
 8000efc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	4a06      	ldr	r2, [pc, #24]	@ (8000f1c <HAL_SPI_MspInit+0xe0>)
 8000f02:	0019      	movs	r1, r3
 8000f04:	0010      	movs	r0, r2
 8000f06:	f000 fdeb 	bl	8001ae0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000f0a:	46c0      	nop			@ (mov r8, r8)
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	b00b      	add	sp, #44	@ 0x2c
 8000f10:	bd90      	pop	{r4, r7, pc}
 8000f12:	46c0      	nop			@ (mov r8, r8)
 8000f14:	40013000 	.word	0x40013000
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	48000400 	.word	0x48000400

08000f20 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b086      	sub	sp, #24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000fa0 <HAL_TIM_OC_MspInit+0x80>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d10e      	bne.n	8000f50 <HAL_TIM_OC_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f32:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f34:	699a      	ldr	r2, [r3, #24]
 8000f36:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f38:	2180      	movs	r1, #128	@ 0x80
 8000f3a:	0109      	lsls	r1, r1, #4
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	619a      	str	r2, [r3, #24]
 8000f40:	4b18      	ldr	r3, [pc, #96]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f42:	699a      	ldr	r2, [r3, #24]
 8000f44:	2380      	movs	r3, #128	@ 0x80
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	4013      	ands	r3, r2
 8000f4a:	617b      	str	r3, [r7, #20]
 8000f4c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f4e:	e023      	b.n	8000f98 <HAL_TIM_OC_MspInit+0x78>
  else if(htim_oc->Instance==TIM2)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	2380      	movs	r3, #128	@ 0x80
 8000f56:	05db      	lsls	r3, r3, #23
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d10c      	bne.n	8000f76 <HAL_TIM_OC_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f5c:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f5e:	69da      	ldr	r2, [r3, #28]
 8000f60:	4b10      	ldr	r3, [pc, #64]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f62:	2101      	movs	r1, #1
 8000f64:	430a      	orrs	r2, r1
 8000f66:	61da      	str	r2, [r3, #28]
 8000f68:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f6a:	69db      	ldr	r3, [r3, #28]
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	4013      	ands	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
 8000f72:	693b      	ldr	r3, [r7, #16]
}
 8000f74:	e010      	b.n	8000f98 <HAL_TIM_OC_MspInit+0x78>
  else if(htim_oc->Instance==TIM3)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa8 <HAL_TIM_OC_MspInit+0x88>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d10b      	bne.n	8000f98 <HAL_TIM_OC_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f80:	4b08      	ldr	r3, [pc, #32]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f82:	69da      	ldr	r2, [r3, #28]
 8000f84:	4b07      	ldr	r3, [pc, #28]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f86:	2102      	movs	r1, #2
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	61da      	str	r2, [r3, #28]
 8000f8c:	4b05      	ldr	r3, [pc, #20]	@ (8000fa4 <HAL_TIM_OC_MspInit+0x84>)
 8000f8e:	69db      	ldr	r3, [r3, #28]
 8000f90:	2202      	movs	r2, #2
 8000f92:	4013      	ands	r3, r2
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	68fb      	ldr	r3, [r7, #12]
}
 8000f98:	46c0      	nop			@ (mov r8, r8)
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	b006      	add	sp, #24
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40012c00 	.word	0x40012c00
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40000400 	.word	0x40000400

08000fac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	2380      	movs	r3, #128	@ 0x80
 8000fba:	05db      	lsls	r3, r3, #23
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d113      	bne.n	8000fe8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <HAL_TIM_Base_MspInit+0x44>)
 8000fc2:	69da      	ldr	r2, [r3, #28]
 8000fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff0 <HAL_TIM_Base_MspInit+0x44>)
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	430a      	orrs	r2, r1
 8000fca:	61da      	str	r2, [r3, #28]
 8000fcc:	4b08      	ldr	r3, [pc, #32]	@ (8000ff0 <HAL_TIM_Base_MspInit+0x44>)
 8000fce:	69db      	ldr	r3, [r3, #28]
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	60fb      	str	r3, [r7, #12]
 8000fd6:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2100      	movs	r1, #0
 8000fdc:	200f      	movs	r0, #15
 8000fde:	f000 fd4d 	bl	8001a7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000fe2:	200f      	movs	r0, #15
 8000fe4:	f000 fd5f 	bl	8001aa6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000fe8:	46c0      	nop			@ (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	b004      	add	sp, #16
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40021000 	.word	0x40021000

08000ff4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  // TIM1, TIM2, and TIM3 pins are used for motor control as GPIO, not timer AF
  // So we skip the post-init configuration
  // GPIO configuration is done in MX_GPIO_Init instead
}
 8000ffc:	46c0      	nop			@ (mov r8, r8)
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b002      	add	sp, #8
 8001002:	bd80      	pop	{r7, pc}

08001004 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001004:	b590      	push	{r4, r7, lr}
 8001006:	b08b      	sub	sp, #44	@ 0x2c
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	2414      	movs	r4, #20
 800100e:	193b      	adds	r3, r7, r4
 8001010:	0018      	movs	r0, r3
 8001012:	2314      	movs	r3, #20
 8001014:	001a      	movs	r2, r3
 8001016:	2100      	movs	r1, #0
 8001018:	f002 fec0 	bl	8003d9c <memset>
  if(huart->Instance==USART1)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a2e      	ldr	r2, [pc, #184]	@ (80010dc <HAL_UART_MspInit+0xd8>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d156      	bne.n	80010d4 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001026:	4b2e      	ldr	r3, [pc, #184]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 8001028:	699a      	ldr	r2, [r3, #24]
 800102a:	4b2d      	ldr	r3, [pc, #180]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 800102c:	2180      	movs	r1, #128	@ 0x80
 800102e:	01c9      	lsls	r1, r1, #7
 8001030:	430a      	orrs	r2, r1
 8001032:	619a      	str	r2, [r3, #24]
 8001034:	4b2a      	ldr	r3, [pc, #168]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 8001036:	699a      	ldr	r2, [r3, #24]
 8001038:	2380      	movs	r3, #128	@ 0x80
 800103a:	01db      	lsls	r3, r3, #7
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
 8001040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	4b27      	ldr	r3, [pc, #156]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 8001044:	695a      	ldr	r2, [r3, #20]
 8001046:	4b26      	ldr	r3, [pc, #152]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 8001048:	2180      	movs	r1, #128	@ 0x80
 800104a:	0289      	lsls	r1, r1, #10
 800104c:	430a      	orrs	r2, r1
 800104e:	615a      	str	r2, [r3, #20]
 8001050:	4b23      	ldr	r3, [pc, #140]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 8001052:	695a      	ldr	r2, [r3, #20]
 8001054:	2380      	movs	r3, #128	@ 0x80
 8001056:	029b      	lsls	r3, r3, #10
 8001058:	4013      	ands	r3, r2
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800105e:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 8001060:	695a      	ldr	r2, [r3, #20]
 8001062:	4b1f      	ldr	r3, [pc, #124]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 8001064:	2180      	movs	r1, #128	@ 0x80
 8001066:	02c9      	lsls	r1, r1, #11
 8001068:	430a      	orrs	r2, r1
 800106a:	615a      	str	r2, [r3, #20]
 800106c:	4b1c      	ldr	r3, [pc, #112]	@ (80010e0 <HAL_UART_MspInit+0xdc>)
 800106e:	695a      	ldr	r2, [r3, #20]
 8001070:	2380      	movs	r3, #128	@ 0x80
 8001072:	02db      	lsls	r3, r3, #11
 8001074:	4013      	ands	r3, r2
 8001076:	60bb      	str	r3, [r7, #8]
 8001078:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800107a:	193b      	adds	r3, r7, r4
 800107c:	2280      	movs	r2, #128	@ 0x80
 800107e:	00d2      	lsls	r2, r2, #3
 8001080:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001082:	193b      	adds	r3, r7, r4
 8001084:	2202      	movs	r2, #2
 8001086:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	193b      	adds	r3, r7, r4
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800108e:	193b      	adds	r3, r7, r4
 8001090:	2203      	movs	r2, #3
 8001092:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001094:	193b      	adds	r3, r7, r4
 8001096:	2201      	movs	r2, #1
 8001098:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109a:	193a      	adds	r2, r7, r4
 800109c:	2390      	movs	r3, #144	@ 0x90
 800109e:	05db      	lsls	r3, r3, #23
 80010a0:	0011      	movs	r1, r2
 80010a2:	0018      	movs	r0, r3
 80010a4:	f000 fd1c 	bl	8001ae0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010a8:	0021      	movs	r1, r4
 80010aa:	187b      	adds	r3, r7, r1
 80010ac:	2240      	movs	r2, #64	@ 0x40
 80010ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	2202      	movs	r2, #2
 80010b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	2203      	movs	r2, #3
 80010c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80010c2:	187b      	adds	r3, r7, r1
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010c8:	187b      	adds	r3, r7, r1
 80010ca:	4a06      	ldr	r2, [pc, #24]	@ (80010e4 <HAL_UART_MspInit+0xe0>)
 80010cc:	0019      	movs	r1, r3
 80010ce:	0010      	movs	r0, r2
 80010d0:	f000 fd06 	bl	8001ae0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80010d4:	46c0      	nop			@ (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b00b      	add	sp, #44	@ 0x2c
 80010da:	bd90      	pop	{r4, r7, pc}
 80010dc:	40013800 	.word	0x40013800
 80010e0:	40021000 	.word	0x40021000
 80010e4:	48000400 	.word	0x48000400

080010e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ec:	46c0      	nop			@ (mov r8, r8)
 80010ee:	e7fd      	b.n	80010ec <NMI_Handler+0x4>

080010f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010f4:	46c0      	nop			@ (mov r8, r8)
 80010f6:	e7fd      	b.n	80010f4 <HardFault_Handler+0x4>

080010f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80010fc:	46c0      	nop			@ (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001106:	46c0      	nop			@ (mov r8, r8)
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}

0800110c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001110:	f000 f8a0 	bl	8001254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001114:	46c0      	nop			@ (mov r8, r8)
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001120:	4b03      	ldr	r3, [pc, #12]	@ (8001130 <TIM2_IRQHandler+0x14>)
 8001122:	0018      	movs	r0, r3
 8001124:	f001 fde6 	bl	8002cf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001128:	46c0      	nop			@ (mov r8, r8)
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	46c0      	nop			@ (mov r8, r8)
 8001130:	2000013c 	.word	0x2000013c

08001134 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001138:	46c0      	nop			@ (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001140:	4813      	ldr	r0, [pc, #76]	@ (8001190 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001142:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001144:	f7ff fff6 	bl	8001134 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8001148:	4812      	ldr	r0, [pc, #72]	@ (8001194 <LoopForever+0x6>)
    LDR R1, [R0]
 800114a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 800114c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800114e:	4a12      	ldr	r2, [pc, #72]	@ (8001198 <LoopForever+0xa>)
    CMP R1, R2
 8001150:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001152:	d105      	bne.n	8001160 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001154:	4811      	ldr	r0, [pc, #68]	@ (800119c <LoopForever+0xe>)
    LDR R1,=0x00000001
 8001156:	4912      	ldr	r1, [pc, #72]	@ (80011a0 <LoopForever+0x12>)
    STR R1, [R0]
 8001158:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800115a:	4812      	ldr	r0, [pc, #72]	@ (80011a4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 800115c:	4912      	ldr	r1, [pc, #72]	@ (80011a8 <LoopForever+0x1a>)
    STR R1, [R0]
 800115e:	6001      	str	r1, [r0, #0]

08001160 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001160:	4812      	ldr	r0, [pc, #72]	@ (80011ac <LoopForever+0x1e>)
  ldr r1, =_edata
 8001162:	4913      	ldr	r1, [pc, #76]	@ (80011b0 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001164:	4a13      	ldr	r2, [pc, #76]	@ (80011b4 <LoopForever+0x26>)
  movs r3, #0
 8001166:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001168:	e002      	b.n	8001170 <LoopCopyDataInit>

0800116a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800116a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800116c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800116e:	3304      	adds	r3, #4

08001170 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001170:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001172:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001174:	d3f9      	bcc.n	800116a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001176:	4a10      	ldr	r2, [pc, #64]	@ (80011b8 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001178:	4c10      	ldr	r4, [pc, #64]	@ (80011bc <LoopForever+0x2e>)
  movs r3, #0
 800117a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800117c:	e001      	b.n	8001182 <LoopFillZerobss>

0800117e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800117e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001180:	3204      	adds	r2, #4

08001182 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001182:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001184:	d3fb      	bcc.n	800117e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001186:	f002 fe11 	bl	8003dac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800118a:	f7ff f933 	bl	80003f4 <main>

0800118e <LoopForever>:

LoopForever:
    b LoopForever
 800118e:	e7fe      	b.n	800118e <LoopForever>
  ldr   r0, =_estack
 8001190:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001194:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001198:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 800119c:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80011a0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80011a4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80011a8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80011ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80011b4:	08003e64 	.word	0x08003e64
  ldr r2, =_sbss
 80011b8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80011bc:	2000025c 	.word	0x2000025c

080011c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011c0:	e7fe      	b.n	80011c0 <ADC1_IRQHandler>
	...

080011c4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011c8:	4b07      	ldr	r3, [pc, #28]	@ (80011e8 <HAL_Init+0x24>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b06      	ldr	r3, [pc, #24]	@ (80011e8 <HAL_Init+0x24>)
 80011ce:	2110      	movs	r1, #16
 80011d0:	430a      	orrs	r2, r1
 80011d2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80011d4:	2003      	movs	r0, #3
 80011d6:	f000 f809 	bl	80011ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011da:	f7ff fd77 	bl	8000ccc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011de:	2300      	movs	r3, #0
}
 80011e0:	0018      	movs	r0, r3
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	46c0      	nop			@ (mov r8, r8)
 80011e8:	40022000 	.word	0x40022000

080011ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011f4:	4b14      	ldr	r3, [pc, #80]	@ (8001248 <HAL_InitTick+0x5c>)
 80011f6:	681c      	ldr	r4, [r3, #0]
 80011f8:	4b14      	ldr	r3, [pc, #80]	@ (800124c <HAL_InitTick+0x60>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	0019      	movs	r1, r3
 80011fe:	23fa      	movs	r3, #250	@ 0xfa
 8001200:	0098      	lsls	r0, r3, #2
 8001202:	f7fe ff81 	bl	8000108 <__udivsi3>
 8001206:	0003      	movs	r3, r0
 8001208:	0019      	movs	r1, r3
 800120a:	0020      	movs	r0, r4
 800120c:	f7fe ff7c 	bl	8000108 <__udivsi3>
 8001210:	0003      	movs	r3, r0
 8001212:	0018      	movs	r0, r3
 8001214:	f000 fc57 	bl	8001ac6 <HAL_SYSTICK_Config>
 8001218:	1e03      	subs	r3, r0, #0
 800121a:	d001      	beq.n	8001220 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e00f      	b.n	8001240 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b03      	cmp	r3, #3
 8001224:	d80b      	bhi.n	800123e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001226:	6879      	ldr	r1, [r7, #4]
 8001228:	2301      	movs	r3, #1
 800122a:	425b      	negs	r3, r3
 800122c:	2200      	movs	r2, #0
 800122e:	0018      	movs	r0, r3
 8001230:	f000 fc24 	bl	8001a7c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001234:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <HAL_InitTick+0x64>)
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	e000      	b.n	8001240 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
}
 8001240:	0018      	movs	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	b003      	add	sp, #12
 8001246:	bd90      	pop	{r4, r7, pc}
 8001248:	20000000 	.word	0x20000000
 800124c:	20000008 	.word	0x20000008
 8001250:	20000004 	.word	0x20000004

08001254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001258:	4b05      	ldr	r3, [pc, #20]	@ (8001270 <HAL_IncTick+0x1c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	001a      	movs	r2, r3
 800125e:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <HAL_IncTick+0x20>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	18d2      	adds	r2, r2, r3
 8001264:	4b03      	ldr	r3, [pc, #12]	@ (8001274 <HAL_IncTick+0x20>)
 8001266:	601a      	str	r2, [r3, #0]
}
 8001268:	46c0      	nop			@ (mov r8, r8)
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	46c0      	nop			@ (mov r8, r8)
 8001270:	20000008 	.word	0x20000008
 8001274:	20000258 	.word	0x20000258

08001278 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  return uwTick;
 800127c:	4b02      	ldr	r3, [pc, #8]	@ (8001288 <HAL_GetTick+0x10>)
 800127e:	681b      	ldr	r3, [r3, #0]
}
 8001280:	0018      	movs	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	46c0      	nop			@ (mov r8, r8)
 8001288:	20000258 	.word	0x20000258

0800128c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001294:	230f      	movs	r3, #15
 8001296:	18fb      	adds	r3, r7, r3
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e125      	b.n	80014f6 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d10a      	bne.n	80012c8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2200      	movs	r2, #0
 80012b6:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2234      	movs	r2, #52	@ 0x34
 80012bc:	2100      	movs	r1, #0
 80012be:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	0018      	movs	r0, r3
 80012c4:	f7ff fd26 	bl	8000d14 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012cc:	2210      	movs	r2, #16
 80012ce:	4013      	ands	r3, r2
 80012d0:	d000      	beq.n	80012d4 <HAL_ADC_Init+0x48>
 80012d2:	e103      	b.n	80014dc <HAL_ADC_Init+0x250>
 80012d4:	230f      	movs	r3, #15
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d000      	beq.n	80012e0 <HAL_ADC_Init+0x54>
 80012de:	e0fd      	b.n	80014dc <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	2204      	movs	r2, #4
 80012e8:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80012ea:	d000      	beq.n	80012ee <HAL_ADC_Init+0x62>
 80012ec:	e0f6      	b.n	80014dc <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80012f2:	4a83      	ldr	r2, [pc, #524]	@ (8001500 <HAL_ADC_Init+0x274>)
 80012f4:	4013      	ands	r3, r2
 80012f6:	2202      	movs	r2, #2
 80012f8:	431a      	orrs	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	2203      	movs	r2, #3
 8001306:	4013      	ands	r3, r2
 8001308:	2b01      	cmp	r3, #1
 800130a:	d112      	bne.n	8001332 <HAL_ADC_Init+0xa6>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2201      	movs	r2, #1
 8001314:	4013      	ands	r3, r2
 8001316:	2b01      	cmp	r3, #1
 8001318:	d009      	beq.n	800132e <HAL_ADC_Init+0xa2>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	68da      	ldr	r2, [r3, #12]
 8001320:	2380      	movs	r3, #128	@ 0x80
 8001322:	021b      	lsls	r3, r3, #8
 8001324:	401a      	ands	r2, r3
 8001326:	2380      	movs	r3, #128	@ 0x80
 8001328:	021b      	lsls	r3, r3, #8
 800132a:	429a      	cmp	r2, r3
 800132c:	d101      	bne.n	8001332 <HAL_ADC_Init+0xa6>
 800132e:	2301      	movs	r3, #1
 8001330:	e000      	b.n	8001334 <HAL_ADC_Init+0xa8>
 8001332:	2300      	movs	r3, #0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d116      	bne.n	8001366 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	2218      	movs	r2, #24
 8001340:	4393      	bics	r3, r2
 8001342:	0019      	movs	r1, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	689a      	ldr	r2, [r3, #8]
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	430a      	orrs	r2, r1
 800134e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	0899      	lsrs	r1, r3, #2
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	685a      	ldr	r2, [r3, #4]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	430a      	orrs	r2, r1
 8001364:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4964      	ldr	r1, [pc, #400]	@ (8001504 <HAL_ADC_Init+0x278>)
 8001372:	400a      	ands	r2, r1
 8001374:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	7e1b      	ldrb	r3, [r3, #24]
 800137a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	7e5b      	ldrb	r3, [r3, #25]
 8001380:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001382:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	7e9b      	ldrb	r3, [r3, #26]
 8001388:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800138a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001390:	2b01      	cmp	r3, #1
 8001392:	d002      	beq.n	800139a <HAL_ADC_Init+0x10e>
 8001394:	2380      	movs	r3, #128	@ 0x80
 8001396:	015b      	lsls	r3, r3, #5
 8001398:	e000      	b.n	800139c <HAL_ADC_Init+0x110>
 800139a:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800139c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80013a2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	691b      	ldr	r3, [r3, #16]
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d101      	bne.n	80013b0 <HAL_ADC_Init+0x124>
 80013ac:	2304      	movs	r3, #4
 80013ae:	e000      	b.n	80013b2 <HAL_ADC_Init+0x126>
 80013b0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80013b2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2124      	movs	r1, #36	@ 0x24
 80013b8:	5c5b      	ldrb	r3, [r3, r1]
 80013ba:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80013bc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	7edb      	ldrb	r3, [r3, #27]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d115      	bne.n	80013f8 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	7e9b      	ldrb	r3, [r3, #26]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d105      	bne.n	80013e0 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	2280      	movs	r2, #128	@ 0x80
 80013d8:	0252      	lsls	r2, r2, #9
 80013da:	4313      	orrs	r3, r2
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	e00b      	b.n	80013f8 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013e4:	2220      	movs	r2, #32
 80013e6:	431a      	orrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013f0:	2201      	movs	r2, #1
 80013f2:	431a      	orrs	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	69da      	ldr	r2, [r3, #28]
 80013fc:	23c2      	movs	r3, #194	@ 0xc2
 80013fe:	33ff      	adds	r3, #255	@ 0xff
 8001400:	429a      	cmp	r2, r3
 8001402:	d007      	beq.n	8001414 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800140c:	4313      	orrs	r3, r2
 800140e:	68ba      	ldr	r2, [r7, #8]
 8001410:	4313      	orrs	r3, r2
 8001412:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	68d9      	ldr	r1, [r3, #12]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	430a      	orrs	r2, r1
 8001422:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001428:	2380      	movs	r3, #128	@ 0x80
 800142a:	055b      	lsls	r3, r3, #21
 800142c:	429a      	cmp	r2, r3
 800142e:	d01b      	beq.n	8001468 <HAL_ADC_Init+0x1dc>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001434:	2b01      	cmp	r3, #1
 8001436:	d017      	beq.n	8001468 <HAL_ADC_Init+0x1dc>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800143c:	2b02      	cmp	r3, #2
 800143e:	d013      	beq.n	8001468 <HAL_ADC_Init+0x1dc>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001444:	2b03      	cmp	r3, #3
 8001446:	d00f      	beq.n	8001468 <HAL_ADC_Init+0x1dc>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800144c:	2b04      	cmp	r3, #4
 800144e:	d00b      	beq.n	8001468 <HAL_ADC_Init+0x1dc>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001454:	2b05      	cmp	r3, #5
 8001456:	d007      	beq.n	8001468 <HAL_ADC_Init+0x1dc>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800145c:	2b06      	cmp	r3, #6
 800145e:	d003      	beq.n	8001468 <HAL_ADC_Init+0x1dc>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001464:	2b07      	cmp	r3, #7
 8001466:	d112      	bne.n	800148e <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	695a      	ldr	r2, [r3, #20]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2107      	movs	r1, #7
 8001474:	438a      	bics	r2, r1
 8001476:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6959      	ldr	r1, [r3, #20]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001482:	2207      	movs	r2, #7
 8001484:	401a      	ands	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	430a      	orrs	r2, r1
 800148c:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	4a1c      	ldr	r2, [pc, #112]	@ (8001508 <HAL_ADC_Init+0x27c>)
 8001496:	4013      	ands	r3, r2
 8001498:	68ba      	ldr	r2, [r7, #8]
 800149a:	429a      	cmp	r2, r3
 800149c:	d10b      	bne.n	80014b6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2200      	movs	r2, #0
 80014a2:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014a8:	2203      	movs	r2, #3
 80014aa:	4393      	bics	r3, r2
 80014ac:	2201      	movs	r2, #1
 80014ae:	431a      	orrs	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014b4:	e01c      	b.n	80014f0 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014ba:	2212      	movs	r2, #18
 80014bc:	4393      	bics	r3, r2
 80014be:	2210      	movs	r2, #16
 80014c0:	431a      	orrs	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014ca:	2201      	movs	r2, #1
 80014cc:	431a      	orrs	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80014d2:	230f      	movs	r3, #15
 80014d4:	18fb      	adds	r3, r7, r3
 80014d6:	2201      	movs	r2, #1
 80014d8:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014da:	e009      	b.n	80014f0 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014e0:	2210      	movs	r2, #16
 80014e2:	431a      	orrs	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 80014e8:	230f      	movs	r3, #15
 80014ea:	18fb      	adds	r3, r7, r3
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014f0:	230f      	movs	r3, #15
 80014f2:	18fb      	adds	r3, r7, r3
 80014f4:	781b      	ldrb	r3, [r3, #0]
}
 80014f6:	0018      	movs	r0, r3
 80014f8:	46bd      	mov	sp, r7
 80014fa:	b004      	add	sp, #16
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	46c0      	nop			@ (mov r8, r8)
 8001500:	fffffefd 	.word	0xfffffefd
 8001504:	fffe0219 	.word	0xfffe0219
 8001508:	833fffe7 	.word	0x833fffe7

0800150c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001516:	230f      	movs	r3, #15
 8001518:	18fb      	adds	r3, r7, r3
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800151e:	2300      	movs	r3, #0
 8001520:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001526:	2380      	movs	r3, #128	@ 0x80
 8001528:	055b      	lsls	r3, r3, #21
 800152a:	429a      	cmp	r2, r3
 800152c:	d011      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x46>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001532:	2b01      	cmp	r3, #1
 8001534:	d00d      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x46>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800153a:	2b02      	cmp	r3, #2
 800153c:	d009      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x46>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001542:	2b03      	cmp	r3, #3
 8001544:	d005      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x46>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800154a:	2b04      	cmp	r3, #4
 800154c:	d001      	beq.n	8001552 <HAL_ADC_ConfigChannel+0x46>
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2234      	movs	r2, #52	@ 0x34
 8001556:	5c9b      	ldrb	r3, [r3, r2]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d101      	bne.n	8001560 <HAL_ADC_ConfigChannel+0x54>
 800155c:	2302      	movs	r3, #2
 800155e:	e0d0      	b.n	8001702 <HAL_ADC_ConfigChannel+0x1f6>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2234      	movs	r2, #52	@ 0x34
 8001564:	2101      	movs	r1, #1
 8001566:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	2204      	movs	r2, #4
 8001570:	4013      	ands	r3, r2
 8001572:	d000      	beq.n	8001576 <HAL_ADC_ConfigChannel+0x6a>
 8001574:	e0b4      	b.n	80016e0 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	4a64      	ldr	r2, [pc, #400]	@ (800170c <HAL_ADC_ConfigChannel+0x200>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d100      	bne.n	8001582 <HAL_ADC_ConfigChannel+0x76>
 8001580:	e082      	b.n	8001688 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2201      	movs	r2, #1
 800158e:	409a      	lsls	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	430a      	orrs	r2, r1
 8001596:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800159c:	2380      	movs	r3, #128	@ 0x80
 800159e:	055b      	lsls	r3, r3, #21
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d037      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d033      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d02f      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015b8:	2b03      	cmp	r3, #3
 80015ba:	d02b      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015c0:	2b04      	cmp	r3, #4
 80015c2:	d027      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015c8:	2b05      	cmp	r3, #5
 80015ca:	d023      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d0:	2b06      	cmp	r3, #6
 80015d2:	d01f      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d8:	2b07      	cmp	r3, #7
 80015da:	d01b      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	2107      	movs	r1, #7
 80015e8:	400b      	ands	r3, r1
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d012      	beq.n	8001614 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	695a      	ldr	r2, [r3, #20]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2107      	movs	r1, #7
 80015fa:	438a      	bics	r2, r1
 80015fc:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	6959      	ldr	r1, [r3, #20]
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	2207      	movs	r2, #7
 800160a:	401a      	ands	r2, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b10      	cmp	r3, #16
 800161a:	d007      	beq.n	800162c <HAL_ADC_ConfigChannel+0x120>
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b11      	cmp	r3, #17
 8001622:	d003      	beq.n	800162c <HAL_ADC_ConfigChannel+0x120>
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b12      	cmp	r3, #18
 800162a:	d163      	bne.n	80016f4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800162c:	4b38      	ldr	r3, [pc, #224]	@ (8001710 <HAL_ADC_ConfigChannel+0x204>)
 800162e:	6819      	ldr	r1, [r3, #0]
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	2b10      	cmp	r3, #16
 8001636:	d009      	beq.n	800164c <HAL_ADC_ConfigChannel+0x140>
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2b11      	cmp	r3, #17
 800163e:	d102      	bne.n	8001646 <HAL_ADC_ConfigChannel+0x13a>
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	03db      	lsls	r3, r3, #15
 8001644:	e004      	b.n	8001650 <HAL_ADC_ConfigChannel+0x144>
 8001646:	2380      	movs	r3, #128	@ 0x80
 8001648:	045b      	lsls	r3, r3, #17
 800164a:	e001      	b.n	8001650 <HAL_ADC_ConfigChannel+0x144>
 800164c:	2380      	movs	r3, #128	@ 0x80
 800164e:	041b      	lsls	r3, r3, #16
 8001650:	4a2f      	ldr	r2, [pc, #188]	@ (8001710 <HAL_ADC_ConfigChannel+0x204>)
 8001652:	430b      	orrs	r3, r1
 8001654:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2b10      	cmp	r3, #16
 800165c:	d14a      	bne.n	80016f4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800165e:	4b2d      	ldr	r3, [pc, #180]	@ (8001714 <HAL_ADC_ConfigChannel+0x208>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	492d      	ldr	r1, [pc, #180]	@ (8001718 <HAL_ADC_ConfigChannel+0x20c>)
 8001664:	0018      	movs	r0, r3
 8001666:	f7fe fd4f 	bl	8000108 <__udivsi3>
 800166a:	0003      	movs	r3, r0
 800166c:	001a      	movs	r2, r3
 800166e:	0013      	movs	r3, r2
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	189b      	adds	r3, r3, r2
 8001674:	005b      	lsls	r3, r3, #1
 8001676:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001678:	e002      	b.n	8001680 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	3b01      	subs	r3, #1
 800167e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f9      	bne.n	800167a <HAL_ADC_ConfigChannel+0x16e>
 8001686:	e035      	b.n	80016f4 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2101      	movs	r1, #1
 8001694:	4099      	lsls	r1, r3
 8001696:	000b      	movs	r3, r1
 8001698:	43d9      	mvns	r1, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	400a      	ands	r2, r1
 80016a0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b10      	cmp	r3, #16
 80016a8:	d007      	beq.n	80016ba <HAL_ADC_ConfigChannel+0x1ae>
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b11      	cmp	r3, #17
 80016b0:	d003      	beq.n	80016ba <HAL_ADC_ConfigChannel+0x1ae>
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2b12      	cmp	r3, #18
 80016b8:	d11c      	bne.n	80016f4 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80016ba:	4b15      	ldr	r3, [pc, #84]	@ (8001710 <HAL_ADC_ConfigChannel+0x204>)
 80016bc:	6819      	ldr	r1, [r3, #0]
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2b10      	cmp	r3, #16
 80016c4:	d007      	beq.n	80016d6 <HAL_ADC_ConfigChannel+0x1ca>
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b11      	cmp	r3, #17
 80016cc:	d101      	bne.n	80016d2 <HAL_ADC_ConfigChannel+0x1c6>
 80016ce:	4b13      	ldr	r3, [pc, #76]	@ (800171c <HAL_ADC_ConfigChannel+0x210>)
 80016d0:	e002      	b.n	80016d8 <HAL_ADC_ConfigChannel+0x1cc>
 80016d2:	4b13      	ldr	r3, [pc, #76]	@ (8001720 <HAL_ADC_ConfigChannel+0x214>)
 80016d4:	e000      	b.n	80016d8 <HAL_ADC_ConfigChannel+0x1cc>
 80016d6:	4b13      	ldr	r3, [pc, #76]	@ (8001724 <HAL_ADC_ConfigChannel+0x218>)
 80016d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001710 <HAL_ADC_ConfigChannel+0x204>)
 80016da:	400b      	ands	r3, r1
 80016dc:	6013      	str	r3, [r2, #0]
 80016de:	e009      	b.n	80016f4 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016e4:	2220      	movs	r2, #32
 80016e6:	431a      	orrs	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 80016ec:	230f      	movs	r3, #15
 80016ee:	18fb      	adds	r3, r7, r3
 80016f0:	2201      	movs	r2, #1
 80016f2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2234      	movs	r2, #52	@ 0x34
 80016f8:	2100      	movs	r1, #0
 80016fa:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80016fc:	230f      	movs	r3, #15
 80016fe:	18fb      	adds	r3, r7, r3
 8001700:	781b      	ldrb	r3, [r3, #0]
}
 8001702:	0018      	movs	r0, r3
 8001704:	46bd      	mov	sp, r7
 8001706:	b004      	add	sp, #16
 8001708:	bd80      	pop	{r7, pc}
 800170a:	46c0      	nop			@ (mov r8, r8)
 800170c:	00001001 	.word	0x00001001
 8001710:	40012708 	.word	0x40012708
 8001714:	20000000 	.word	0x20000000
 8001718:	000f4240 	.word	0x000f4240
 800171c:	ffbfffff 	.word	0xffbfffff
 8001720:	feffffff 	.word	0xfeffffff
 8001724:	ff7fffff 	.word	0xff7fffff

08001728 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d101      	bne.n	800173a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e0f0      	b.n	800191c <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2220      	movs	r2, #32
 800173e:	5c9b      	ldrb	r3, [r3, r2]
 8001740:	b2db      	uxtb	r3, r3
 8001742:	2b00      	cmp	r3, #0
 8001744:	d103      	bne.n	800174e <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	0018      	movs	r0, r3
 800174a:	f7ff fb29 	bl	8000da0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2101      	movs	r1, #1
 800175a:	430a      	orrs	r2, r1
 800175c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800175e:	f7ff fd8b 	bl	8001278 <HAL_GetTick>
 8001762:	0003      	movs	r3, r0
 8001764:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001766:	e013      	b.n	8001790 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001768:	f7ff fd86 	bl	8001278 <HAL_GetTick>
 800176c:	0002      	movs	r2, r0
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b0a      	cmp	r3, #10
 8001774:	d90c      	bls.n	8001790 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177a:	2280      	movs	r2, #128	@ 0x80
 800177c:	0292      	lsls	r2, r2, #10
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2220      	movs	r2, #32
 8001788:	2105      	movs	r1, #5
 800178a:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e0c5      	b.n	800191c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	4013      	ands	r3, r2
 800179a:	d0e5      	beq.n	8001768 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2102      	movs	r1, #2
 80017a8:	438a      	bics	r2, r1
 80017aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80017ac:	f7ff fd64 	bl	8001278 <HAL_GetTick>
 80017b0:	0003      	movs	r3, r0
 80017b2:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017b4:	e013      	b.n	80017de <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017b6:	f7ff fd5f 	bl	8001278 <HAL_GetTick>
 80017ba:	0002      	movs	r2, r0
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	2b0a      	cmp	r3, #10
 80017c2:	d90c      	bls.n	80017de <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c8:	2280      	movs	r2, #128	@ 0x80
 80017ca:	0292      	lsls	r2, r2, #10
 80017cc:	431a      	orrs	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2220      	movs	r2, #32
 80017d6:	2105      	movs	r1, #5
 80017d8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e09e      	b.n	800191c <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	2202      	movs	r2, #2
 80017e6:	4013      	ands	r3, r2
 80017e8:	d1e5      	bne.n	80017b6 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	7e1b      	ldrb	r3, [r3, #24]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d108      	bne.n	8001804 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2180      	movs	r1, #128	@ 0x80
 80017fe:	430a      	orrs	r2, r1
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	e007      	b.n	8001814 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2180      	movs	r1, #128	@ 0x80
 8001810:	438a      	bics	r2, r1
 8001812:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	7e5b      	ldrb	r3, [r3, #25]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d108      	bne.n	800182e <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	2140      	movs	r1, #64	@ 0x40
 8001828:	430a      	orrs	r2, r1
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	e007      	b.n	800183e <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2140      	movs	r1, #64	@ 0x40
 800183a:	438a      	bics	r2, r1
 800183c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	7e9b      	ldrb	r3, [r3, #26]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d108      	bne.n	8001858 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2120      	movs	r1, #32
 8001852:	430a      	orrs	r2, r1
 8001854:	601a      	str	r2, [r3, #0]
 8001856:	e007      	b.n	8001868 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2120      	movs	r1, #32
 8001864:	438a      	bics	r2, r1
 8001866:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	7edb      	ldrb	r3, [r3, #27]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d108      	bne.n	8001882 <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	2110      	movs	r1, #16
 800187c:	438a      	bics	r2, r1
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	e007      	b.n	8001892 <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2110      	movs	r1, #16
 800188e:	430a      	orrs	r2, r1
 8001890:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	7f1b      	ldrb	r3, [r3, #28]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d108      	bne.n	80018ac <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2108      	movs	r1, #8
 80018a6:	430a      	orrs	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	e007      	b.n	80018bc <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2108      	movs	r1, #8
 80018b8:	438a      	bics	r2, r1
 80018ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	7f5b      	ldrb	r3, [r3, #29]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d108      	bne.n	80018d6 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2104      	movs	r1, #4
 80018d0:	430a      	orrs	r2, r1
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	e007      	b.n	80018e6 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2104      	movs	r1, #4
 80018e2:	438a      	bics	r2, r1
 80018e4:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	689a      	ldr	r2, [r3, #8]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	431a      	orrs	r2, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	431a      	orrs	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	695b      	ldr	r3, [r3, #20]
 80018fa:	431a      	orrs	r2, r3
 80018fc:	0011      	movs	r1, r2
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	1e5a      	subs	r2, r3, #1
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	430a      	orrs	r2, r1
 800190a:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2220      	movs	r2, #32
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800191a:	2300      	movs	r3, #0
}
 800191c:	0018      	movs	r0, r3
 800191e:	46bd      	mov	sp, r7
 8001920:	b004      	add	sp, #16
 8001922:	bd80      	pop	{r7, pc}

08001924 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	0002      	movs	r2, r0
 800192c:	1dfb      	adds	r3, r7, #7
 800192e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001930:	1dfb      	adds	r3, r7, #7
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	2b7f      	cmp	r3, #127	@ 0x7f
 8001936:	d809      	bhi.n	800194c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001938:	1dfb      	adds	r3, r7, #7
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	001a      	movs	r2, r3
 800193e:	231f      	movs	r3, #31
 8001940:	401a      	ands	r2, r3
 8001942:	4b04      	ldr	r3, [pc, #16]	@ (8001954 <__NVIC_EnableIRQ+0x30>)
 8001944:	2101      	movs	r1, #1
 8001946:	4091      	lsls	r1, r2
 8001948:	000a      	movs	r2, r1
 800194a:	601a      	str	r2, [r3, #0]
  }
}
 800194c:	46c0      	nop			@ (mov r8, r8)
 800194e:	46bd      	mov	sp, r7
 8001950:	b002      	add	sp, #8
 8001952:	bd80      	pop	{r7, pc}
 8001954:	e000e100 	.word	0xe000e100

08001958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001958:	b590      	push	{r4, r7, lr}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	0002      	movs	r2, r0
 8001960:	6039      	str	r1, [r7, #0]
 8001962:	1dfb      	adds	r3, r7, #7
 8001964:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001966:	1dfb      	adds	r3, r7, #7
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	2b7f      	cmp	r3, #127	@ 0x7f
 800196c:	d828      	bhi.n	80019c0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800196e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a2c <__NVIC_SetPriority+0xd4>)
 8001970:	1dfb      	adds	r3, r7, #7
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	b25b      	sxtb	r3, r3
 8001976:	089b      	lsrs	r3, r3, #2
 8001978:	33c0      	adds	r3, #192	@ 0xc0
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	589b      	ldr	r3, [r3, r2]
 800197e:	1dfa      	adds	r2, r7, #7
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	0011      	movs	r1, r2
 8001984:	2203      	movs	r2, #3
 8001986:	400a      	ands	r2, r1
 8001988:	00d2      	lsls	r2, r2, #3
 800198a:	21ff      	movs	r1, #255	@ 0xff
 800198c:	4091      	lsls	r1, r2
 800198e:	000a      	movs	r2, r1
 8001990:	43d2      	mvns	r2, r2
 8001992:	401a      	ands	r2, r3
 8001994:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	019b      	lsls	r3, r3, #6
 800199a:	22ff      	movs	r2, #255	@ 0xff
 800199c:	401a      	ands	r2, r3
 800199e:	1dfb      	adds	r3, r7, #7
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	0018      	movs	r0, r3
 80019a4:	2303      	movs	r3, #3
 80019a6:	4003      	ands	r3, r0
 80019a8:	00db      	lsls	r3, r3, #3
 80019aa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019ac:	481f      	ldr	r0, [pc, #124]	@ (8001a2c <__NVIC_SetPriority+0xd4>)
 80019ae:	1dfb      	adds	r3, r7, #7
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	b25b      	sxtb	r3, r3
 80019b4:	089b      	lsrs	r3, r3, #2
 80019b6:	430a      	orrs	r2, r1
 80019b8:	33c0      	adds	r3, #192	@ 0xc0
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80019be:	e031      	b.n	8001a24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019c0:	4a1b      	ldr	r2, [pc, #108]	@ (8001a30 <__NVIC_SetPriority+0xd8>)
 80019c2:	1dfb      	adds	r3, r7, #7
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	0019      	movs	r1, r3
 80019c8:	230f      	movs	r3, #15
 80019ca:	400b      	ands	r3, r1
 80019cc:	3b08      	subs	r3, #8
 80019ce:	089b      	lsrs	r3, r3, #2
 80019d0:	3306      	adds	r3, #6
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	18d3      	adds	r3, r2, r3
 80019d6:	3304      	adds	r3, #4
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	1dfa      	adds	r2, r7, #7
 80019dc:	7812      	ldrb	r2, [r2, #0]
 80019de:	0011      	movs	r1, r2
 80019e0:	2203      	movs	r2, #3
 80019e2:	400a      	ands	r2, r1
 80019e4:	00d2      	lsls	r2, r2, #3
 80019e6:	21ff      	movs	r1, #255	@ 0xff
 80019e8:	4091      	lsls	r1, r2
 80019ea:	000a      	movs	r2, r1
 80019ec:	43d2      	mvns	r2, r2
 80019ee:	401a      	ands	r2, r3
 80019f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	019b      	lsls	r3, r3, #6
 80019f6:	22ff      	movs	r2, #255	@ 0xff
 80019f8:	401a      	ands	r2, r3
 80019fa:	1dfb      	adds	r3, r7, #7
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	0018      	movs	r0, r3
 8001a00:	2303      	movs	r3, #3
 8001a02:	4003      	ands	r3, r0
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a08:	4809      	ldr	r0, [pc, #36]	@ (8001a30 <__NVIC_SetPriority+0xd8>)
 8001a0a:	1dfb      	adds	r3, r7, #7
 8001a0c:	781b      	ldrb	r3, [r3, #0]
 8001a0e:	001c      	movs	r4, r3
 8001a10:	230f      	movs	r3, #15
 8001a12:	4023      	ands	r3, r4
 8001a14:	3b08      	subs	r3, #8
 8001a16:	089b      	lsrs	r3, r3, #2
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	3306      	adds	r3, #6
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	18c3      	adds	r3, r0, r3
 8001a20:	3304      	adds	r3, #4
 8001a22:	601a      	str	r2, [r3, #0]
}
 8001a24:	46c0      	nop			@ (mov r8, r8)
 8001a26:	46bd      	mov	sp, r7
 8001a28:	b003      	add	sp, #12
 8001a2a:	bd90      	pop	{r4, r7, pc}
 8001a2c:	e000e100 	.word	0xe000e100
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	1e5a      	subs	r2, r3, #1
 8001a40:	2380      	movs	r3, #128	@ 0x80
 8001a42:	045b      	lsls	r3, r3, #17
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d301      	bcc.n	8001a4c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e010      	b.n	8001a6e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a78 <SysTick_Config+0x44>)
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	3a01      	subs	r2, #1
 8001a52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a54:	2301      	movs	r3, #1
 8001a56:	425b      	negs	r3, r3
 8001a58:	2103      	movs	r1, #3
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f7ff ff7c 	bl	8001958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a60:	4b05      	ldr	r3, [pc, #20]	@ (8001a78 <SysTick_Config+0x44>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a66:	4b04      	ldr	r3, [pc, #16]	@ (8001a78 <SysTick_Config+0x44>)
 8001a68:	2207      	movs	r2, #7
 8001a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	0018      	movs	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	b002      	add	sp, #8
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	46c0      	nop			@ (mov r8, r8)
 8001a78:	e000e010 	.word	0xe000e010

08001a7c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	210f      	movs	r1, #15
 8001a88:	187b      	adds	r3, r7, r1
 8001a8a:	1c02      	adds	r2, r0, #0
 8001a8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	187b      	adds	r3, r7, r1
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	0011      	movs	r1, r2
 8001a98:	0018      	movs	r0, r3
 8001a9a:	f7ff ff5d 	bl	8001958 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001a9e:	46c0      	nop			@ (mov r8, r8)
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	b004      	add	sp, #16
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	0002      	movs	r2, r0
 8001aae:	1dfb      	adds	r3, r7, #7
 8001ab0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab2:	1dfb      	adds	r3, r7, #7
 8001ab4:	781b      	ldrb	r3, [r3, #0]
 8001ab6:	b25b      	sxtb	r3, r3
 8001ab8:	0018      	movs	r0, r3
 8001aba:	f7ff ff33 	bl	8001924 <__NVIC_EnableIRQ>
}
 8001abe:	46c0      	nop			@ (mov r8, r8)
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b002      	add	sp, #8
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	0018      	movs	r0, r3
 8001ad2:	f7ff ffaf 	bl	8001a34 <SysTick_Config>
 8001ad6:	0003      	movs	r3, r0
}
 8001ad8:	0018      	movs	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b002      	add	sp, #8
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001aea:	2300      	movs	r3, #0
 8001aec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aee:	e149      	b.n	8001d84 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2101      	movs	r1, #1
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	4091      	lsls	r1, r2
 8001afa:	000a      	movs	r2, r1
 8001afc:	4013      	ands	r3, r2
 8001afe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d100      	bne.n	8001b08 <HAL_GPIO_Init+0x28>
 8001b06:	e13a      	b.n	8001d7e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2203      	movs	r2, #3
 8001b0e:	4013      	ands	r3, r2
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d005      	beq.n	8001b20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2203      	movs	r2, #3
 8001b1a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b1c:	2b02      	cmp	r3, #2
 8001b1e:	d130      	bne.n	8001b82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	409a      	lsls	r2, r3
 8001b2e:	0013      	movs	r3, r2
 8001b30:	43da      	mvns	r2, r3
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	68da      	ldr	r2, [r3, #12]
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	409a      	lsls	r2, r3
 8001b42:	0013      	movs	r3, r2
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	693a      	ldr	r2, [r7, #16]
 8001b4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b56:	2201      	movs	r2, #1
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	409a      	lsls	r2, r3
 8001b5c:	0013      	movs	r3, r2
 8001b5e:	43da      	mvns	r2, r3
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	4013      	ands	r3, r2
 8001b64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	091b      	lsrs	r3, r3, #4
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	401a      	ands	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	409a      	lsls	r2, r3
 8001b74:	0013      	movs	r3, r2
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	2203      	movs	r2, #3
 8001b88:	4013      	ands	r3, r2
 8001b8a:	2b03      	cmp	r3, #3
 8001b8c:	d017      	beq.n	8001bbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	2203      	movs	r2, #3
 8001b9a:	409a      	lsls	r2, r3
 8001b9c:	0013      	movs	r3, r2
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	689a      	ldr	r2, [r3, #8]
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	005b      	lsls	r3, r3, #1
 8001bae:	409a      	lsls	r2, r3
 8001bb0:	0013      	movs	r3, r2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2203      	movs	r2, #3
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d123      	bne.n	8001c12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	08da      	lsrs	r2, r3, #3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	3208      	adds	r2, #8
 8001bd2:	0092      	lsls	r2, r2, #2
 8001bd4:	58d3      	ldr	r3, [r2, r3]
 8001bd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	2207      	movs	r2, #7
 8001bdc:	4013      	ands	r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	220f      	movs	r2, #15
 8001be2:	409a      	lsls	r2, r3
 8001be4:	0013      	movs	r3, r2
 8001be6:	43da      	mvns	r2, r3
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	691a      	ldr	r2, [r3, #16]
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	2107      	movs	r1, #7
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	409a      	lsls	r2, r3
 8001bfc:	0013      	movs	r3, r2
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	08da      	lsrs	r2, r3, #3
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	3208      	adds	r2, #8
 8001c0c:	0092      	lsls	r2, r2, #2
 8001c0e:	6939      	ldr	r1, [r7, #16]
 8001c10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	2203      	movs	r2, #3
 8001c1e:	409a      	lsls	r2, r3
 8001c20:	0013      	movs	r3, r2
 8001c22:	43da      	mvns	r2, r3
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	4013      	ands	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	2203      	movs	r2, #3
 8001c30:	401a      	ands	r2, r3
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	409a      	lsls	r2, r3
 8001c38:	0013      	movs	r3, r2
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685a      	ldr	r2, [r3, #4]
 8001c4a:	23c0      	movs	r3, #192	@ 0xc0
 8001c4c:	029b      	lsls	r3, r3, #10
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d100      	bne.n	8001c54 <HAL_GPIO_Init+0x174>
 8001c52:	e094      	b.n	8001d7e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c54:	4b51      	ldr	r3, [pc, #324]	@ (8001d9c <HAL_GPIO_Init+0x2bc>)
 8001c56:	699a      	ldr	r2, [r3, #24]
 8001c58:	4b50      	ldr	r3, [pc, #320]	@ (8001d9c <HAL_GPIO_Init+0x2bc>)
 8001c5a:	2101      	movs	r1, #1
 8001c5c:	430a      	orrs	r2, r1
 8001c5e:	619a      	str	r2, [r3, #24]
 8001c60:	4b4e      	ldr	r3, [pc, #312]	@ (8001d9c <HAL_GPIO_Init+0x2bc>)
 8001c62:	699b      	ldr	r3, [r3, #24]
 8001c64:	2201      	movs	r2, #1
 8001c66:	4013      	ands	r3, r2
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c6c:	4a4c      	ldr	r2, [pc, #304]	@ (8001da0 <HAL_GPIO_Init+0x2c0>)
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	089b      	lsrs	r3, r3, #2
 8001c72:	3302      	adds	r3, #2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	589b      	ldr	r3, [r3, r2]
 8001c78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	2203      	movs	r2, #3
 8001c7e:	4013      	ands	r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	220f      	movs	r2, #15
 8001c84:	409a      	lsls	r2, r3
 8001c86:	0013      	movs	r3, r2
 8001c88:	43da      	mvns	r2, r3
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	2390      	movs	r3, #144	@ 0x90
 8001c94:	05db      	lsls	r3, r3, #23
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d00d      	beq.n	8001cb6 <HAL_GPIO_Init+0x1d6>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a41      	ldr	r2, [pc, #260]	@ (8001da4 <HAL_GPIO_Init+0x2c4>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d007      	beq.n	8001cb2 <HAL_GPIO_Init+0x1d2>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a40      	ldr	r2, [pc, #256]	@ (8001da8 <HAL_GPIO_Init+0x2c8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d101      	bne.n	8001cae <HAL_GPIO_Init+0x1ce>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e004      	b.n	8001cb8 <HAL_GPIO_Init+0x1d8>
 8001cae:	2305      	movs	r3, #5
 8001cb0:	e002      	b.n	8001cb8 <HAL_GPIO_Init+0x1d8>
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e000      	b.n	8001cb8 <HAL_GPIO_Init+0x1d8>
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	697a      	ldr	r2, [r7, #20]
 8001cba:	2103      	movs	r1, #3
 8001cbc:	400a      	ands	r2, r1
 8001cbe:	0092      	lsls	r2, r2, #2
 8001cc0:	4093      	lsls	r3, r2
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cc8:	4935      	ldr	r1, [pc, #212]	@ (8001da0 <HAL_GPIO_Init+0x2c0>)
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	089b      	lsrs	r3, r3, #2
 8001cce:	3302      	adds	r3, #2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cd6:	4b35      	ldr	r3, [pc, #212]	@ (8001dac <HAL_GPIO_Init+0x2cc>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	43da      	mvns	r2, r3
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	685a      	ldr	r2, [r3, #4]
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	035b      	lsls	r3, r3, #13
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d003      	beq.n	8001cfa <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8001dac <HAL_GPIO_Init+0x2cc>)
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001d00:	4b2a      	ldr	r3, [pc, #168]	@ (8001dac <HAL_GPIO_Init+0x2cc>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	43da      	mvns	r2, r3
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685a      	ldr	r2, [r3, #4]
 8001d14:	2380      	movs	r3, #128	@ 0x80
 8001d16:	039b      	lsls	r3, r3, #14
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d003      	beq.n	8001d24 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d24:	4b21      	ldr	r3, [pc, #132]	@ (8001dac <HAL_GPIO_Init+0x2cc>)
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8001d2a:	4b20      	ldr	r3, [pc, #128]	@ (8001dac <HAL_GPIO_Init+0x2cc>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	43da      	mvns	r2, r3
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	4013      	ands	r3, r2
 8001d38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	2380      	movs	r3, #128	@ 0x80
 8001d40:	029b      	lsls	r3, r3, #10
 8001d42:	4013      	ands	r3, r2
 8001d44:	d003      	beq.n	8001d4e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d4e:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <HAL_GPIO_Init+0x2cc>)
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001d54:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <HAL_GPIO_Init+0x2cc>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	43da      	mvns	r2, r3
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	4013      	ands	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	2380      	movs	r3, #128	@ 0x80
 8001d6a:	025b      	lsls	r3, r3, #9
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	d003      	beq.n	8001d78 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <HAL_GPIO_Init+0x2cc>)
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	3301      	adds	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	40da      	lsrs	r2, r3
 8001d8c:	1e13      	subs	r3, r2, #0
 8001d8e:	d000      	beq.n	8001d92 <HAL_GPIO_Init+0x2b2>
 8001d90:	e6ae      	b.n	8001af0 <HAL_GPIO_Init+0x10>
  } 
}
 8001d92:	46c0      	nop			@ (mov r8, r8)
 8001d94:	46c0      	nop			@ (mov r8, r8)
 8001d96:	46bd      	mov	sp, r7
 8001d98:	b006      	add	sp, #24
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	40021000 	.word	0x40021000
 8001da0:	40010000 	.word	0x40010000
 8001da4:	48000400 	.word	0x48000400
 8001da8:	48000800 	.word	0x48000800
 8001dac:	40010400 	.word	0x40010400

08001db0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	0008      	movs	r0, r1
 8001dba:	0011      	movs	r1, r2
 8001dbc:	1cbb      	adds	r3, r7, #2
 8001dbe:	1c02      	adds	r2, r0, #0
 8001dc0:	801a      	strh	r2, [r3, #0]
 8001dc2:	1c7b      	adds	r3, r7, #1
 8001dc4:	1c0a      	adds	r2, r1, #0
 8001dc6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dc8:	1c7b      	adds	r3, r7, #1
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d004      	beq.n	8001dda <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dd0:	1cbb      	adds	r3, r7, #2
 8001dd2:	881a      	ldrh	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dd8:	e003      	b.n	8001de2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dda:	1cbb      	adds	r3, r7, #2
 8001ddc:	881a      	ldrh	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001de2:	46c0      	nop			@ (mov r8, r8)
 8001de4:	46bd      	mov	sp, r7
 8001de6:	b002      	add	sp, #8
 8001de8:	bd80      	pop	{r7, pc}
	...

08001dec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b088      	sub	sp, #32
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d102      	bne.n	8001e00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	f000 fb76 	bl	80024ec <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2201      	movs	r2, #1
 8001e06:	4013      	ands	r3, r2
 8001e08:	d100      	bne.n	8001e0c <HAL_RCC_OscConfig+0x20>
 8001e0a:	e08e      	b.n	8001f2a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001e0c:	4bc5      	ldr	r3, [pc, #788]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	220c      	movs	r2, #12
 8001e12:	4013      	ands	r3, r2
 8001e14:	2b04      	cmp	r3, #4
 8001e16:	d00e      	beq.n	8001e36 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e18:	4bc2      	ldr	r3, [pc, #776]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	220c      	movs	r2, #12
 8001e1e:	4013      	ands	r3, r2
 8001e20:	2b08      	cmp	r3, #8
 8001e22:	d117      	bne.n	8001e54 <HAL_RCC_OscConfig+0x68>
 8001e24:	4bbf      	ldr	r3, [pc, #764]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	23c0      	movs	r3, #192	@ 0xc0
 8001e2a:	025b      	lsls	r3, r3, #9
 8001e2c:	401a      	ands	r2, r3
 8001e2e:	2380      	movs	r3, #128	@ 0x80
 8001e30:	025b      	lsls	r3, r3, #9
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d10e      	bne.n	8001e54 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e36:	4bbb      	ldr	r3, [pc, #748]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	2380      	movs	r3, #128	@ 0x80
 8001e3c:	029b      	lsls	r3, r3, #10
 8001e3e:	4013      	ands	r3, r2
 8001e40:	d100      	bne.n	8001e44 <HAL_RCC_OscConfig+0x58>
 8001e42:	e071      	b.n	8001f28 <HAL_RCC_OscConfig+0x13c>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d000      	beq.n	8001e4e <HAL_RCC_OscConfig+0x62>
 8001e4c:	e06c      	b.n	8001f28 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	f000 fb4c 	bl	80024ec <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d107      	bne.n	8001e6c <HAL_RCC_OscConfig+0x80>
 8001e5c:	4bb1      	ldr	r3, [pc, #708]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	4bb0      	ldr	r3, [pc, #704]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e62:	2180      	movs	r1, #128	@ 0x80
 8001e64:	0249      	lsls	r1, r1, #9
 8001e66:	430a      	orrs	r2, r1
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	e02f      	b.n	8001ecc <HAL_RCC_OscConfig+0xe0>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d10c      	bne.n	8001e8e <HAL_RCC_OscConfig+0xa2>
 8001e74:	4bab      	ldr	r3, [pc, #684]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4baa      	ldr	r3, [pc, #680]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e7a:	49ab      	ldr	r1, [pc, #684]	@ (8002128 <HAL_RCC_OscConfig+0x33c>)
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	4ba8      	ldr	r3, [pc, #672]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4ba7      	ldr	r3, [pc, #668]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e86:	49a9      	ldr	r1, [pc, #676]	@ (800212c <HAL_RCC_OscConfig+0x340>)
 8001e88:	400a      	ands	r2, r1
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	e01e      	b.n	8001ecc <HAL_RCC_OscConfig+0xe0>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	2b05      	cmp	r3, #5
 8001e94:	d10e      	bne.n	8001eb4 <HAL_RCC_OscConfig+0xc8>
 8001e96:	4ba3      	ldr	r3, [pc, #652]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	4ba2      	ldr	r3, [pc, #648]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001e9c:	2180      	movs	r1, #128	@ 0x80
 8001e9e:	02c9      	lsls	r1, r1, #11
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	4b9f      	ldr	r3, [pc, #636]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4b9e      	ldr	r3, [pc, #632]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001eaa:	2180      	movs	r1, #128	@ 0x80
 8001eac:	0249      	lsls	r1, r1, #9
 8001eae:	430a      	orrs	r2, r1
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	e00b      	b.n	8001ecc <HAL_RCC_OscConfig+0xe0>
 8001eb4:	4b9b      	ldr	r3, [pc, #620]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4b9a      	ldr	r3, [pc, #616]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001eba:	499b      	ldr	r1, [pc, #620]	@ (8002128 <HAL_RCC_OscConfig+0x33c>)
 8001ebc:	400a      	ands	r2, r1
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	4b98      	ldr	r3, [pc, #608]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	4b97      	ldr	r3, [pc, #604]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001ec6:	4999      	ldr	r1, [pc, #612]	@ (800212c <HAL_RCC_OscConfig+0x340>)
 8001ec8:	400a      	ands	r2, r1
 8001eca:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d014      	beq.n	8001efe <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed4:	f7ff f9d0 	bl	8001278 <HAL_GetTick>
 8001ed8:	0003      	movs	r3, r0
 8001eda:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001edc:	e008      	b.n	8001ef0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ede:	f7ff f9cb 	bl	8001278 <HAL_GetTick>
 8001ee2:	0002      	movs	r2, r0
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b64      	cmp	r3, #100	@ 0x64
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e2fd      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef0:	4b8c      	ldr	r3, [pc, #560]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	2380      	movs	r3, #128	@ 0x80
 8001ef6:	029b      	lsls	r3, r3, #10
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d0f0      	beq.n	8001ede <HAL_RCC_OscConfig+0xf2>
 8001efc:	e015      	b.n	8001f2a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efe:	f7ff f9bb 	bl	8001278 <HAL_GetTick>
 8001f02:	0003      	movs	r3, r0
 8001f04:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f08:	f7ff f9b6 	bl	8001278 <HAL_GetTick>
 8001f0c:	0002      	movs	r2, r0
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b64      	cmp	r3, #100	@ 0x64
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e2e8      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f1a:	4b82      	ldr	r3, [pc, #520]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	2380      	movs	r3, #128	@ 0x80
 8001f20:	029b      	lsls	r3, r3, #10
 8001f22:	4013      	ands	r3, r2
 8001f24:	d1f0      	bne.n	8001f08 <HAL_RCC_OscConfig+0x11c>
 8001f26:	e000      	b.n	8001f2a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f28:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	4013      	ands	r3, r2
 8001f32:	d100      	bne.n	8001f36 <HAL_RCC_OscConfig+0x14a>
 8001f34:	e06c      	b.n	8002010 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f36:	4b7b      	ldr	r3, [pc, #492]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	220c      	movs	r2, #12
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d00e      	beq.n	8001f5e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001f40:	4b78      	ldr	r3, [pc, #480]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	220c      	movs	r2, #12
 8001f46:	4013      	ands	r3, r2
 8001f48:	2b08      	cmp	r3, #8
 8001f4a:	d11f      	bne.n	8001f8c <HAL_RCC_OscConfig+0x1a0>
 8001f4c:	4b75      	ldr	r3, [pc, #468]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	23c0      	movs	r3, #192	@ 0xc0
 8001f52:	025b      	lsls	r3, r3, #9
 8001f54:	401a      	ands	r2, r3
 8001f56:	2380      	movs	r3, #128	@ 0x80
 8001f58:	021b      	lsls	r3, r3, #8
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d116      	bne.n	8001f8c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f5e:	4b71      	ldr	r3, [pc, #452]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2202      	movs	r2, #2
 8001f64:	4013      	ands	r3, r2
 8001f66:	d005      	beq.n	8001f74 <HAL_RCC_OscConfig+0x188>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d001      	beq.n	8001f74 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
 8001f72:	e2bb      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f74:	4b6b      	ldr	r3, [pc, #428]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	22f8      	movs	r2, #248	@ 0xf8
 8001f7a:	4393      	bics	r3, r2
 8001f7c:	0019      	movs	r1, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	00da      	lsls	r2, r3, #3
 8001f84:	4b67      	ldr	r3, [pc, #412]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f86:	430a      	orrs	r2, r1
 8001f88:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f8a:	e041      	b.n	8002010 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d024      	beq.n	8001fde <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f94:	4b63      	ldr	r3, [pc, #396]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	4b62      	ldr	r3, [pc, #392]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001f9a:	2101      	movs	r1, #1
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fa0:	f7ff f96a 	bl	8001278 <HAL_GetTick>
 8001fa4:	0003      	movs	r3, r0
 8001fa6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa8:	e008      	b.n	8001fbc <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001faa:	f7ff f965 	bl	8001278 <HAL_GetTick>
 8001fae:	0002      	movs	r2, r0
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e297      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fbc:	4b59      	ldr	r3, [pc, #356]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2202      	movs	r2, #2
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	d0f1      	beq.n	8001faa <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc6:	4b57      	ldr	r3, [pc, #348]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	22f8      	movs	r2, #248	@ 0xf8
 8001fcc:	4393      	bics	r3, r2
 8001fce:	0019      	movs	r1, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	00da      	lsls	r2, r3, #3
 8001fd6:	4b53      	ldr	r3, [pc, #332]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	e018      	b.n	8002010 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fde:	4b51      	ldr	r3, [pc, #324]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	4b50      	ldr	r3, [pc, #320]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8001fe4:	2101      	movs	r1, #1
 8001fe6:	438a      	bics	r2, r1
 8001fe8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fea:	f7ff f945 	bl	8001278 <HAL_GetTick>
 8001fee:	0003      	movs	r3, r0
 8001ff0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ff4:	f7ff f940 	bl	8001278 <HAL_GetTick>
 8001ff8:	0002      	movs	r2, r0
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e272      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002006:	4b47      	ldr	r3, [pc, #284]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2202      	movs	r2, #2
 800200c:	4013      	ands	r3, r2
 800200e:	d1f1      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2208      	movs	r2, #8
 8002016:	4013      	ands	r3, r2
 8002018:	d036      	beq.n	8002088 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d019      	beq.n	8002056 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002022:	4b40      	ldr	r3, [pc, #256]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8002024:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002026:	4b3f      	ldr	r3, [pc, #252]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8002028:	2101      	movs	r1, #1
 800202a:	430a      	orrs	r2, r1
 800202c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800202e:	f7ff f923 	bl	8001278 <HAL_GetTick>
 8002032:	0003      	movs	r3, r0
 8002034:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002038:	f7ff f91e 	bl	8001278 <HAL_GetTick>
 800203c:	0002      	movs	r2, r0
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e250      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800204a:	4b36      	ldr	r3, [pc, #216]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 800204c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204e:	2202      	movs	r2, #2
 8002050:	4013      	ands	r3, r2
 8002052:	d0f1      	beq.n	8002038 <HAL_RCC_OscConfig+0x24c>
 8002054:	e018      	b.n	8002088 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002056:	4b33      	ldr	r3, [pc, #204]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8002058:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800205a:	4b32      	ldr	r3, [pc, #200]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 800205c:	2101      	movs	r1, #1
 800205e:	438a      	bics	r2, r1
 8002060:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002062:	f7ff f909 	bl	8001278 <HAL_GetTick>
 8002066:	0003      	movs	r3, r0
 8002068:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800206c:	f7ff f904 	bl	8001278 <HAL_GetTick>
 8002070:	0002      	movs	r2, r0
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e236      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800207e:	4b29      	ldr	r3, [pc, #164]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8002080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002082:	2202      	movs	r2, #2
 8002084:	4013      	ands	r3, r2
 8002086:	d1f1      	bne.n	800206c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2204      	movs	r2, #4
 800208e:	4013      	ands	r3, r2
 8002090:	d100      	bne.n	8002094 <HAL_RCC_OscConfig+0x2a8>
 8002092:	e0b5      	b.n	8002200 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002094:	201f      	movs	r0, #31
 8002096:	183b      	adds	r3, r7, r0
 8002098:	2200      	movs	r2, #0
 800209a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800209c:	4b21      	ldr	r3, [pc, #132]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 800209e:	69da      	ldr	r2, [r3, #28]
 80020a0:	2380      	movs	r3, #128	@ 0x80
 80020a2:	055b      	lsls	r3, r3, #21
 80020a4:	4013      	ands	r3, r2
 80020a6:	d110      	bne.n	80020ca <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 80020aa:	69da      	ldr	r2, [r3, #28]
 80020ac:	4b1d      	ldr	r3, [pc, #116]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 80020ae:	2180      	movs	r1, #128	@ 0x80
 80020b0:	0549      	lsls	r1, r1, #21
 80020b2:	430a      	orrs	r2, r1
 80020b4:	61da      	str	r2, [r3, #28]
 80020b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 80020b8:	69da      	ldr	r2, [r3, #28]
 80020ba:	2380      	movs	r3, #128	@ 0x80
 80020bc:	055b      	lsls	r3, r3, #21
 80020be:	4013      	ands	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80020c4:	183b      	adds	r3, r7, r0
 80020c6:	2201      	movs	r2, #1
 80020c8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ca:	4b19      	ldr	r3, [pc, #100]	@ (8002130 <HAL_RCC_OscConfig+0x344>)
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	2380      	movs	r3, #128	@ 0x80
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	4013      	ands	r3, r2
 80020d4:	d11a      	bne.n	800210c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020d6:	4b16      	ldr	r3, [pc, #88]	@ (8002130 <HAL_RCC_OscConfig+0x344>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	4b15      	ldr	r3, [pc, #84]	@ (8002130 <HAL_RCC_OscConfig+0x344>)
 80020dc:	2180      	movs	r1, #128	@ 0x80
 80020de:	0049      	lsls	r1, r1, #1
 80020e0:	430a      	orrs	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020e4:	f7ff f8c8 	bl	8001278 <HAL_GetTick>
 80020e8:	0003      	movs	r3, r0
 80020ea:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ee:	f7ff f8c3 	bl	8001278 <HAL_GetTick>
 80020f2:	0002      	movs	r2, r0
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b64      	cmp	r3, #100	@ 0x64
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e1f5      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002100:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <HAL_RCC_OscConfig+0x344>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	4013      	ands	r3, r2
 800210a:	d0f0      	beq.n	80020ee <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d10f      	bne.n	8002134 <HAL_RCC_OscConfig+0x348>
 8002114:	4b03      	ldr	r3, [pc, #12]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 8002116:	6a1a      	ldr	r2, [r3, #32]
 8002118:	4b02      	ldr	r3, [pc, #8]	@ (8002124 <HAL_RCC_OscConfig+0x338>)
 800211a:	2101      	movs	r1, #1
 800211c:	430a      	orrs	r2, r1
 800211e:	621a      	str	r2, [r3, #32]
 8002120:	e036      	b.n	8002190 <HAL_RCC_OscConfig+0x3a4>
 8002122:	46c0      	nop			@ (mov r8, r8)
 8002124:	40021000 	.word	0x40021000
 8002128:	fffeffff 	.word	0xfffeffff
 800212c:	fffbffff 	.word	0xfffbffff
 8002130:	40007000 	.word	0x40007000
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d10c      	bne.n	8002156 <HAL_RCC_OscConfig+0x36a>
 800213c:	4bca      	ldr	r3, [pc, #808]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800213e:	6a1a      	ldr	r2, [r3, #32]
 8002140:	4bc9      	ldr	r3, [pc, #804]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002142:	2101      	movs	r1, #1
 8002144:	438a      	bics	r2, r1
 8002146:	621a      	str	r2, [r3, #32]
 8002148:	4bc7      	ldr	r3, [pc, #796]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800214a:	6a1a      	ldr	r2, [r3, #32]
 800214c:	4bc6      	ldr	r3, [pc, #792]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800214e:	2104      	movs	r1, #4
 8002150:	438a      	bics	r2, r1
 8002152:	621a      	str	r2, [r3, #32]
 8002154:	e01c      	b.n	8002190 <HAL_RCC_OscConfig+0x3a4>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	2b05      	cmp	r3, #5
 800215c:	d10c      	bne.n	8002178 <HAL_RCC_OscConfig+0x38c>
 800215e:	4bc2      	ldr	r3, [pc, #776]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002160:	6a1a      	ldr	r2, [r3, #32]
 8002162:	4bc1      	ldr	r3, [pc, #772]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002164:	2104      	movs	r1, #4
 8002166:	430a      	orrs	r2, r1
 8002168:	621a      	str	r2, [r3, #32]
 800216a:	4bbf      	ldr	r3, [pc, #764]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800216c:	6a1a      	ldr	r2, [r3, #32]
 800216e:	4bbe      	ldr	r3, [pc, #760]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002170:	2101      	movs	r1, #1
 8002172:	430a      	orrs	r2, r1
 8002174:	621a      	str	r2, [r3, #32]
 8002176:	e00b      	b.n	8002190 <HAL_RCC_OscConfig+0x3a4>
 8002178:	4bbb      	ldr	r3, [pc, #748]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800217a:	6a1a      	ldr	r2, [r3, #32]
 800217c:	4bba      	ldr	r3, [pc, #744]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800217e:	2101      	movs	r1, #1
 8002180:	438a      	bics	r2, r1
 8002182:	621a      	str	r2, [r3, #32]
 8002184:	4bb8      	ldr	r3, [pc, #736]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002186:	6a1a      	ldr	r2, [r3, #32]
 8002188:	4bb7      	ldr	r3, [pc, #732]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800218a:	2104      	movs	r1, #4
 800218c:	438a      	bics	r2, r1
 800218e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d014      	beq.n	80021c2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002198:	f7ff f86e 	bl	8001278 <HAL_GetTick>
 800219c:	0003      	movs	r3, r0
 800219e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021a0:	e009      	b.n	80021b6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021a2:	f7ff f869 	bl	8001278 <HAL_GetTick>
 80021a6:	0002      	movs	r2, r0
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	4aaf      	ldr	r2, [pc, #700]	@ (800246c <HAL_RCC_OscConfig+0x680>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e19a      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b6:	4bac      	ldr	r3, [pc, #688]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80021b8:	6a1b      	ldr	r3, [r3, #32]
 80021ba:	2202      	movs	r2, #2
 80021bc:	4013      	ands	r3, r2
 80021be:	d0f0      	beq.n	80021a2 <HAL_RCC_OscConfig+0x3b6>
 80021c0:	e013      	b.n	80021ea <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c2:	f7ff f859 	bl	8001278 <HAL_GetTick>
 80021c6:	0003      	movs	r3, r0
 80021c8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ca:	e009      	b.n	80021e0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021cc:	f7ff f854 	bl	8001278 <HAL_GetTick>
 80021d0:	0002      	movs	r2, r0
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	4aa5      	ldr	r2, [pc, #660]	@ (800246c <HAL_RCC_OscConfig+0x680>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e185      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021e0:	4ba1      	ldr	r3, [pc, #644]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	2202      	movs	r2, #2
 80021e6:	4013      	ands	r3, r2
 80021e8:	d1f0      	bne.n	80021cc <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021ea:	231f      	movs	r3, #31
 80021ec:	18fb      	adds	r3, r7, r3
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d105      	bne.n	8002200 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f4:	4b9c      	ldr	r3, [pc, #624]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80021f6:	69da      	ldr	r2, [r3, #28]
 80021f8:	4b9b      	ldr	r3, [pc, #620]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80021fa:	499d      	ldr	r1, [pc, #628]	@ (8002470 <HAL_RCC_OscConfig+0x684>)
 80021fc:	400a      	ands	r2, r1
 80021fe:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2210      	movs	r2, #16
 8002206:	4013      	ands	r3, r2
 8002208:	d063      	beq.n	80022d2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	695b      	ldr	r3, [r3, #20]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d12a      	bne.n	8002268 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002212:	4b95      	ldr	r3, [pc, #596]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002214:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002216:	4b94      	ldr	r3, [pc, #592]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002218:	2104      	movs	r1, #4
 800221a:	430a      	orrs	r2, r1
 800221c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800221e:	4b92      	ldr	r3, [pc, #584]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002220:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002222:	4b91      	ldr	r3, [pc, #580]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002224:	2101      	movs	r1, #1
 8002226:	430a      	orrs	r2, r1
 8002228:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800222a:	f7ff f825 	bl	8001278 <HAL_GetTick>
 800222e:	0003      	movs	r3, r0
 8002230:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002232:	e008      	b.n	8002246 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002234:	f7ff f820 	bl	8001278 <HAL_GetTick>
 8002238:	0002      	movs	r2, r0
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	2b02      	cmp	r3, #2
 8002240:	d901      	bls.n	8002246 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e152      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002246:	4b88      	ldr	r3, [pc, #544]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800224a:	2202      	movs	r2, #2
 800224c:	4013      	ands	r3, r2
 800224e:	d0f1      	beq.n	8002234 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002250:	4b85      	ldr	r3, [pc, #532]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002252:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002254:	22f8      	movs	r2, #248	@ 0xf8
 8002256:	4393      	bics	r3, r2
 8002258:	0019      	movs	r1, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	00da      	lsls	r2, r3, #3
 8002260:	4b81      	ldr	r3, [pc, #516]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002262:	430a      	orrs	r2, r1
 8002264:	635a      	str	r2, [r3, #52]	@ 0x34
 8002266:	e034      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	695b      	ldr	r3, [r3, #20]
 800226c:	3305      	adds	r3, #5
 800226e:	d111      	bne.n	8002294 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002270:	4b7d      	ldr	r3, [pc, #500]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002272:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002274:	4b7c      	ldr	r3, [pc, #496]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002276:	2104      	movs	r1, #4
 8002278:	438a      	bics	r2, r1
 800227a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800227c:	4b7a      	ldr	r3, [pc, #488]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800227e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002280:	22f8      	movs	r2, #248	@ 0xf8
 8002282:	4393      	bics	r3, r2
 8002284:	0019      	movs	r1, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	00da      	lsls	r2, r3, #3
 800228c:	4b76      	ldr	r3, [pc, #472]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800228e:	430a      	orrs	r2, r1
 8002290:	635a      	str	r2, [r3, #52]	@ 0x34
 8002292:	e01e      	b.n	80022d2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002294:	4b74      	ldr	r3, [pc, #464]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002296:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002298:	4b73      	ldr	r3, [pc, #460]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800229a:	2104      	movs	r1, #4
 800229c:	430a      	orrs	r2, r1
 800229e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80022a0:	4b71      	ldr	r3, [pc, #452]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80022a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022a4:	4b70      	ldr	r3, [pc, #448]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80022a6:	2101      	movs	r1, #1
 80022a8:	438a      	bics	r2, r1
 80022aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ac:	f7fe ffe4 	bl	8001278 <HAL_GetTick>
 80022b0:	0003      	movs	r3, r0
 80022b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80022b6:	f7fe ffdf 	bl	8001278 <HAL_GetTick>
 80022ba:	0002      	movs	r2, r0
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e111      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80022c8:	4b67      	ldr	r3, [pc, #412]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80022ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022cc:	2202      	movs	r2, #2
 80022ce:	4013      	ands	r3, r2
 80022d0:	d1f1      	bne.n	80022b6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2220      	movs	r2, #32
 80022d8:	4013      	ands	r3, r2
 80022da:	d05c      	beq.n	8002396 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80022dc:	4b62      	ldr	r3, [pc, #392]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	220c      	movs	r2, #12
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b0c      	cmp	r3, #12
 80022e6:	d00e      	beq.n	8002306 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80022e8:	4b5f      	ldr	r3, [pc, #380]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	220c      	movs	r2, #12
 80022ee:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80022f0:	2b08      	cmp	r3, #8
 80022f2:	d114      	bne.n	800231e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80022f4:	4b5c      	ldr	r3, [pc, #368]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80022f6:	685a      	ldr	r2, [r3, #4]
 80022f8:	23c0      	movs	r3, #192	@ 0xc0
 80022fa:	025b      	lsls	r3, r3, #9
 80022fc:	401a      	ands	r2, r3
 80022fe:	23c0      	movs	r3, #192	@ 0xc0
 8002300:	025b      	lsls	r3, r3, #9
 8002302:	429a      	cmp	r2, r3
 8002304:	d10b      	bne.n	800231e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002306:	4b58      	ldr	r3, [pc, #352]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002308:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800230a:	2380      	movs	r3, #128	@ 0x80
 800230c:	029b      	lsls	r3, r3, #10
 800230e:	4013      	ands	r3, r2
 8002310:	d040      	beq.n	8002394 <HAL_RCC_OscConfig+0x5a8>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a1b      	ldr	r3, [r3, #32]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d03c      	beq.n	8002394 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e0e6      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a1b      	ldr	r3, [r3, #32]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d01b      	beq.n	800235e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002326:	4b50      	ldr	r3, [pc, #320]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002328:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800232a:	4b4f      	ldr	r3, [pc, #316]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800232c:	2180      	movs	r1, #128	@ 0x80
 800232e:	0249      	lsls	r1, r1, #9
 8002330:	430a      	orrs	r2, r1
 8002332:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002334:	f7fe ffa0 	bl	8001278 <HAL_GetTick>
 8002338:	0003      	movs	r3, r0
 800233a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800233c:	e008      	b.n	8002350 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800233e:	f7fe ff9b 	bl	8001278 <HAL_GetTick>
 8002342:	0002      	movs	r2, r0
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b02      	cmp	r3, #2
 800234a:	d901      	bls.n	8002350 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e0cd      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002350:	4b45      	ldr	r3, [pc, #276]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002352:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002354:	2380      	movs	r3, #128	@ 0x80
 8002356:	029b      	lsls	r3, r3, #10
 8002358:	4013      	ands	r3, r2
 800235a:	d0f0      	beq.n	800233e <HAL_RCC_OscConfig+0x552>
 800235c:	e01b      	b.n	8002396 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800235e:	4b42      	ldr	r3, [pc, #264]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002360:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002362:	4b41      	ldr	r3, [pc, #260]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002364:	4943      	ldr	r1, [pc, #268]	@ (8002474 <HAL_RCC_OscConfig+0x688>)
 8002366:	400a      	ands	r2, r1
 8002368:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800236a:	f7fe ff85 	bl	8001278 <HAL_GetTick>
 800236e:	0003      	movs	r3, r0
 8002370:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002372:	e008      	b.n	8002386 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002374:	f7fe ff80 	bl	8001278 <HAL_GetTick>
 8002378:	0002      	movs	r2, r0
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b02      	cmp	r3, #2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e0b2      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002386:	4b38      	ldr	r3, [pc, #224]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002388:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800238a:	2380      	movs	r3, #128	@ 0x80
 800238c:	029b      	lsls	r3, r3, #10
 800238e:	4013      	ands	r3, r2
 8002390:	d1f0      	bne.n	8002374 <HAL_RCC_OscConfig+0x588>
 8002392:	e000      	b.n	8002396 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002394:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800239a:	2b00      	cmp	r3, #0
 800239c:	d100      	bne.n	80023a0 <HAL_RCC_OscConfig+0x5b4>
 800239e:	e0a4      	b.n	80024ea <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023a0:	4b31      	ldr	r3, [pc, #196]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	220c      	movs	r2, #12
 80023a6:	4013      	ands	r3, r2
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d100      	bne.n	80023ae <HAL_RCC_OscConfig+0x5c2>
 80023ac:	e078      	b.n	80024a0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d14c      	bne.n	8002450 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b6:	4b2c      	ldr	r3, [pc, #176]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80023bc:	492e      	ldr	r1, [pc, #184]	@ (8002478 <HAL_RCC_OscConfig+0x68c>)
 80023be:	400a      	ands	r2, r1
 80023c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c2:	f7fe ff59 	bl	8001278 <HAL_GetTick>
 80023c6:	0003      	movs	r3, r0
 80023c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023cc:	f7fe ff54 	bl	8001278 <HAL_GetTick>
 80023d0:	0002      	movs	r2, r0
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e086      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023de:	4b22      	ldr	r3, [pc, #136]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	2380      	movs	r3, #128	@ 0x80
 80023e4:	049b      	lsls	r3, r3, #18
 80023e6:	4013      	ands	r3, r2
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80023ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ee:	220f      	movs	r2, #15
 80023f0:	4393      	bics	r3, r2
 80023f2:	0019      	movs	r1, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80023f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 80023fa:	430a      	orrs	r2, r1
 80023fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80023fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	4a1e      	ldr	r2, [pc, #120]	@ (800247c <HAL_RCC_OscConfig+0x690>)
 8002404:	4013      	ands	r3, r2
 8002406:	0019      	movs	r1, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002410:	431a      	orrs	r2, r3
 8002412:	4b15      	ldr	r3, [pc, #84]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002414:	430a      	orrs	r2, r1
 8002416:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002418:	4b13      	ldr	r3, [pc, #76]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	4b12      	ldr	r3, [pc, #72]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 800241e:	2180      	movs	r1, #128	@ 0x80
 8002420:	0449      	lsls	r1, r1, #17
 8002422:	430a      	orrs	r2, r1
 8002424:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002426:	f7fe ff27 	bl	8001278 <HAL_GetTick>
 800242a:	0003      	movs	r3, r0
 800242c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002430:	f7fe ff22 	bl	8001278 <HAL_GetTick>
 8002434:	0002      	movs	r2, r0
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e054      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002442:	4b09      	ldr	r3, [pc, #36]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	2380      	movs	r3, #128	@ 0x80
 8002448:	049b      	lsls	r3, r3, #18
 800244a:	4013      	ands	r3, r2
 800244c:	d0f0      	beq.n	8002430 <HAL_RCC_OscConfig+0x644>
 800244e:	e04c      	b.n	80024ea <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002450:	4b05      	ldr	r3, [pc, #20]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	4b04      	ldr	r3, [pc, #16]	@ (8002468 <HAL_RCC_OscConfig+0x67c>)
 8002456:	4908      	ldr	r1, [pc, #32]	@ (8002478 <HAL_RCC_OscConfig+0x68c>)
 8002458:	400a      	ands	r2, r1
 800245a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245c:	f7fe ff0c 	bl	8001278 <HAL_GetTick>
 8002460:	0003      	movs	r3, r0
 8002462:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002464:	e015      	b.n	8002492 <HAL_RCC_OscConfig+0x6a6>
 8002466:	46c0      	nop			@ (mov r8, r8)
 8002468:	40021000 	.word	0x40021000
 800246c:	00001388 	.word	0x00001388
 8002470:	efffffff 	.word	0xefffffff
 8002474:	fffeffff 	.word	0xfffeffff
 8002478:	feffffff 	.word	0xfeffffff
 800247c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002480:	f7fe fefa 	bl	8001278 <HAL_GetTick>
 8002484:	0002      	movs	r2, r0
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e02c      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002492:	4b18      	ldr	r3, [pc, #96]	@ (80024f4 <HAL_RCC_OscConfig+0x708>)
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	2380      	movs	r3, #128	@ 0x80
 8002498:	049b      	lsls	r3, r3, #18
 800249a:	4013      	ands	r3, r2
 800249c:	d1f0      	bne.n	8002480 <HAL_RCC_OscConfig+0x694>
 800249e:	e024      	b.n	80024ea <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d101      	bne.n	80024ac <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e01f      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80024ac:	4b11      	ldr	r3, [pc, #68]	@ (80024f4 <HAL_RCC_OscConfig+0x708>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80024b2:	4b10      	ldr	r3, [pc, #64]	@ (80024f4 <HAL_RCC_OscConfig+0x708>)
 80024b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024b6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	23c0      	movs	r3, #192	@ 0xc0
 80024bc:	025b      	lsls	r3, r3, #9
 80024be:	401a      	ands	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d10e      	bne.n	80024e6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	220f      	movs	r2, #15
 80024cc:	401a      	ands	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d107      	bne.n	80024e6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	23f0      	movs	r3, #240	@ 0xf0
 80024da:	039b      	lsls	r3, r3, #14
 80024dc:	401a      	ands	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d001      	beq.n	80024ea <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e000      	b.n	80024ec <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	0018      	movs	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b008      	add	sp, #32
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40021000 	.word	0x40021000

080024f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e0bf      	b.n	800268c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800250c:	4b61      	ldr	r3, [pc, #388]	@ (8002694 <HAL_RCC_ClockConfig+0x19c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2201      	movs	r2, #1
 8002512:	4013      	ands	r3, r2
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d911      	bls.n	800253e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251a:	4b5e      	ldr	r3, [pc, #376]	@ (8002694 <HAL_RCC_ClockConfig+0x19c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2201      	movs	r2, #1
 8002520:	4393      	bics	r3, r2
 8002522:	0019      	movs	r1, r3
 8002524:	4b5b      	ldr	r3, [pc, #364]	@ (8002694 <HAL_RCC_ClockConfig+0x19c>)
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	430a      	orrs	r2, r1
 800252a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800252c:	4b59      	ldr	r3, [pc, #356]	@ (8002694 <HAL_RCC_ClockConfig+0x19c>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2201      	movs	r2, #1
 8002532:	4013      	ands	r3, r2
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	429a      	cmp	r2, r3
 8002538:	d001      	beq.n	800253e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e0a6      	b.n	800268c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	2202      	movs	r2, #2
 8002544:	4013      	ands	r3, r2
 8002546:	d015      	beq.n	8002574 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2204      	movs	r2, #4
 800254e:	4013      	ands	r3, r2
 8002550:	d006      	beq.n	8002560 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002552:	4b51      	ldr	r3, [pc, #324]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	4b50      	ldr	r3, [pc, #320]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002558:	21e0      	movs	r1, #224	@ 0xe0
 800255a:	00c9      	lsls	r1, r1, #3
 800255c:	430a      	orrs	r2, r1
 800255e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002560:	4b4d      	ldr	r3, [pc, #308]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	22f0      	movs	r2, #240	@ 0xf0
 8002566:	4393      	bics	r3, r2
 8002568:	0019      	movs	r1, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	689a      	ldr	r2, [r3, #8]
 800256e:	4b4a      	ldr	r3, [pc, #296]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002570:	430a      	orrs	r2, r1
 8002572:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2201      	movs	r2, #1
 800257a:	4013      	ands	r3, r2
 800257c:	d04c      	beq.n	8002618 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2b01      	cmp	r3, #1
 8002584:	d107      	bne.n	8002596 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002586:	4b44      	ldr	r3, [pc, #272]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	2380      	movs	r3, #128	@ 0x80
 800258c:	029b      	lsls	r3, r3, #10
 800258e:	4013      	ands	r3, r2
 8002590:	d120      	bne.n	80025d4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e07a      	b.n	800268c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	2b02      	cmp	r3, #2
 800259c:	d107      	bne.n	80025ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800259e:	4b3e      	ldr	r3, [pc, #248]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	2380      	movs	r3, #128	@ 0x80
 80025a4:	049b      	lsls	r3, r3, #18
 80025a6:	4013      	ands	r3, r2
 80025a8:	d114      	bne.n	80025d4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e06e      	b.n	800268c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	2b03      	cmp	r3, #3
 80025b4:	d107      	bne.n	80025c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80025b6:	4b38      	ldr	r3, [pc, #224]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 80025b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025ba:	2380      	movs	r3, #128	@ 0x80
 80025bc:	029b      	lsls	r3, r3, #10
 80025be:	4013      	ands	r3, r2
 80025c0:	d108      	bne.n	80025d4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e062      	b.n	800268c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025c6:	4b34      	ldr	r3, [pc, #208]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2202      	movs	r2, #2
 80025cc:	4013      	ands	r3, r2
 80025ce:	d101      	bne.n	80025d4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e05b      	b.n	800268c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025d4:	4b30      	ldr	r3, [pc, #192]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	2203      	movs	r2, #3
 80025da:	4393      	bics	r3, r2
 80025dc:	0019      	movs	r1, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685a      	ldr	r2, [r3, #4]
 80025e2:	4b2d      	ldr	r3, [pc, #180]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 80025e4:	430a      	orrs	r2, r1
 80025e6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025e8:	f7fe fe46 	bl	8001278 <HAL_GetTick>
 80025ec:	0003      	movs	r3, r0
 80025ee:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025f0:	e009      	b.n	8002606 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025f2:	f7fe fe41 	bl	8001278 <HAL_GetTick>
 80025f6:	0002      	movs	r2, r0
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	4a27      	ldr	r2, [pc, #156]	@ (800269c <HAL_RCC_ClockConfig+0x1a4>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d901      	bls.n	8002606 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002602:	2303      	movs	r3, #3
 8002604:	e042      	b.n	800268c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002606:	4b24      	ldr	r3, [pc, #144]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	220c      	movs	r2, #12
 800260c:	401a      	ands	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	429a      	cmp	r2, r3
 8002616:	d1ec      	bne.n	80025f2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002618:	4b1e      	ldr	r3, [pc, #120]	@ (8002694 <HAL_RCC_ClockConfig+0x19c>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2201      	movs	r2, #1
 800261e:	4013      	ands	r3, r2
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d211      	bcs.n	800264a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002626:	4b1b      	ldr	r3, [pc, #108]	@ (8002694 <HAL_RCC_ClockConfig+0x19c>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2201      	movs	r2, #1
 800262c:	4393      	bics	r3, r2
 800262e:	0019      	movs	r1, r3
 8002630:	4b18      	ldr	r3, [pc, #96]	@ (8002694 <HAL_RCC_ClockConfig+0x19c>)
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002638:	4b16      	ldr	r3, [pc, #88]	@ (8002694 <HAL_RCC_ClockConfig+0x19c>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2201      	movs	r2, #1
 800263e:	4013      	ands	r3, r2
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	429a      	cmp	r2, r3
 8002644:	d001      	beq.n	800264a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e020      	b.n	800268c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2204      	movs	r2, #4
 8002650:	4013      	ands	r3, r2
 8002652:	d009      	beq.n	8002668 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002654:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	4a11      	ldr	r2, [pc, #68]	@ (80026a0 <HAL_RCC_ClockConfig+0x1a8>)
 800265a:	4013      	ands	r3, r2
 800265c:	0019      	movs	r1, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	68da      	ldr	r2, [r3, #12]
 8002662:	4b0d      	ldr	r3, [pc, #52]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002664:	430a      	orrs	r2, r1
 8002666:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002668:	f000 f820 	bl	80026ac <HAL_RCC_GetSysClockFreq>
 800266c:	0001      	movs	r1, r0
 800266e:	4b0a      	ldr	r3, [pc, #40]	@ (8002698 <HAL_RCC_ClockConfig+0x1a0>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	091b      	lsrs	r3, r3, #4
 8002674:	220f      	movs	r2, #15
 8002676:	4013      	ands	r3, r2
 8002678:	4a0a      	ldr	r2, [pc, #40]	@ (80026a4 <HAL_RCC_ClockConfig+0x1ac>)
 800267a:	5cd3      	ldrb	r3, [r2, r3]
 800267c:	000a      	movs	r2, r1
 800267e:	40da      	lsrs	r2, r3
 8002680:	4b09      	ldr	r3, [pc, #36]	@ (80026a8 <HAL_RCC_ClockConfig+0x1b0>)
 8002682:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002684:	2003      	movs	r0, #3
 8002686:	f7fe fdb1 	bl	80011ec <HAL_InitTick>
  
  return HAL_OK;
 800268a:	2300      	movs	r3, #0
}
 800268c:	0018      	movs	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	b004      	add	sp, #16
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40022000 	.word	0x40022000
 8002698:	40021000 	.word	0x40021000
 800269c:	00001388 	.word	0x00001388
 80026a0:	fffff8ff 	.word	0xfffff8ff
 80026a4:	08003e24 	.word	0x08003e24
 80026a8:	20000000 	.word	0x20000000

080026ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026b2:	2300      	movs	r3, #0
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	2300      	movs	r3, #0
 80026c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80026c6:	4b2d      	ldr	r3, [pc, #180]	@ (800277c <HAL_RCC_GetSysClockFreq+0xd0>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	220c      	movs	r2, #12
 80026d0:	4013      	ands	r3, r2
 80026d2:	2b0c      	cmp	r3, #12
 80026d4:	d046      	beq.n	8002764 <HAL_RCC_GetSysClockFreq+0xb8>
 80026d6:	d848      	bhi.n	800276a <HAL_RCC_GetSysClockFreq+0xbe>
 80026d8:	2b04      	cmp	r3, #4
 80026da:	d002      	beq.n	80026e2 <HAL_RCC_GetSysClockFreq+0x36>
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d003      	beq.n	80026e8 <HAL_RCC_GetSysClockFreq+0x3c>
 80026e0:	e043      	b.n	800276a <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026e2:	4b27      	ldr	r3, [pc, #156]	@ (8002780 <HAL_RCC_GetSysClockFreq+0xd4>)
 80026e4:	613b      	str	r3, [r7, #16]
      break;
 80026e6:	e043      	b.n	8002770 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	0c9b      	lsrs	r3, r3, #18
 80026ec:	220f      	movs	r2, #15
 80026ee:	4013      	ands	r3, r2
 80026f0:	4a24      	ldr	r2, [pc, #144]	@ (8002784 <HAL_RCC_GetSysClockFreq+0xd8>)
 80026f2:	5cd3      	ldrb	r3, [r2, r3]
 80026f4:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80026f6:	4b21      	ldr	r3, [pc, #132]	@ (800277c <HAL_RCC_GetSysClockFreq+0xd0>)
 80026f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fa:	220f      	movs	r2, #15
 80026fc:	4013      	ands	r3, r2
 80026fe:	4a22      	ldr	r2, [pc, #136]	@ (8002788 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002700:	5cd3      	ldrb	r3, [r2, r3]
 8002702:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	23c0      	movs	r3, #192	@ 0xc0
 8002708:	025b      	lsls	r3, r3, #9
 800270a:	401a      	ands	r2, r3
 800270c:	2380      	movs	r3, #128	@ 0x80
 800270e:	025b      	lsls	r3, r3, #9
 8002710:	429a      	cmp	r2, r3
 8002712:	d109      	bne.n	8002728 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002714:	68b9      	ldr	r1, [r7, #8]
 8002716:	481a      	ldr	r0, [pc, #104]	@ (8002780 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002718:	f7fd fcf6 	bl	8000108 <__udivsi3>
 800271c:	0003      	movs	r3, r0
 800271e:	001a      	movs	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4353      	muls	r3, r2
 8002724:	617b      	str	r3, [r7, #20]
 8002726:	e01a      	b.n	800275e <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	23c0      	movs	r3, #192	@ 0xc0
 800272c:	025b      	lsls	r3, r3, #9
 800272e:	401a      	ands	r2, r3
 8002730:	23c0      	movs	r3, #192	@ 0xc0
 8002732:	025b      	lsls	r3, r3, #9
 8002734:	429a      	cmp	r2, r3
 8002736:	d109      	bne.n	800274c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	4814      	ldr	r0, [pc, #80]	@ (800278c <HAL_RCC_GetSysClockFreq+0xe0>)
 800273c:	f7fd fce4 	bl	8000108 <__udivsi3>
 8002740:	0003      	movs	r3, r0
 8002742:	001a      	movs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4353      	muls	r3, r2
 8002748:	617b      	str	r3, [r7, #20]
 800274a:	e008      	b.n	800275e <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800274c:	68b9      	ldr	r1, [r7, #8]
 800274e:	480c      	ldr	r0, [pc, #48]	@ (8002780 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002750:	f7fd fcda 	bl	8000108 <__udivsi3>
 8002754:	0003      	movs	r3, r0
 8002756:	001a      	movs	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4353      	muls	r3, r2
 800275c:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	613b      	str	r3, [r7, #16]
      break;
 8002762:	e005      	b.n	8002770 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002764:	4b09      	ldr	r3, [pc, #36]	@ (800278c <HAL_RCC_GetSysClockFreq+0xe0>)
 8002766:	613b      	str	r3, [r7, #16]
      break;
 8002768:	e002      	b.n	8002770 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800276a:	4b05      	ldr	r3, [pc, #20]	@ (8002780 <HAL_RCC_GetSysClockFreq+0xd4>)
 800276c:	613b      	str	r3, [r7, #16]
      break;
 800276e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002770:	693b      	ldr	r3, [r7, #16]
}
 8002772:	0018      	movs	r0, r3
 8002774:	46bd      	mov	sp, r7
 8002776:	b006      	add	sp, #24
 8002778:	bd80      	pop	{r7, pc}
 800277a:	46c0      	nop			@ (mov r8, r8)
 800277c:	40021000 	.word	0x40021000
 8002780:	007a1200 	.word	0x007a1200
 8002784:	08003e3c 	.word	0x08003e3c
 8002788:	08003e4c 	.word	0x08003e4c
 800278c:	02dc6c00 	.word	0x02dc6c00

08002790 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002794:	4b02      	ldr	r3, [pc, #8]	@ (80027a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002796:	681b      	ldr	r3, [r3, #0]
}
 8002798:	0018      	movs	r0, r3
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	46c0      	nop			@ (mov r8, r8)
 80027a0:	20000000 	.word	0x20000000

080027a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80027a8:	f7ff fff2 	bl	8002790 <HAL_RCC_GetHCLKFreq>
 80027ac:	0001      	movs	r1, r0
 80027ae:	4b06      	ldr	r3, [pc, #24]	@ (80027c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	0a1b      	lsrs	r3, r3, #8
 80027b4:	2207      	movs	r2, #7
 80027b6:	4013      	ands	r3, r2
 80027b8:	4a04      	ldr	r2, [pc, #16]	@ (80027cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80027ba:	5cd3      	ldrb	r3, [r2, r3]
 80027bc:	40d9      	lsrs	r1, r3
 80027be:	000b      	movs	r3, r1
}    
 80027c0:	0018      	movs	r0, r3
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	46c0      	nop			@ (mov r8, r8)
 80027c8:	40021000 	.word	0x40021000
 80027cc:	08003e34 	.word	0x08003e34

080027d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80027d8:	2300      	movs	r3, #0
 80027da:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	2380      	movs	r3, #128	@ 0x80
 80027e6:	025b      	lsls	r3, r3, #9
 80027e8:	4013      	ands	r3, r2
 80027ea:	d100      	bne.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80027ec:	e08e      	b.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80027ee:	2017      	movs	r0, #23
 80027f0:	183b      	adds	r3, r7, r0
 80027f2:	2200      	movs	r2, #0
 80027f4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027f6:	4b67      	ldr	r3, [pc, #412]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80027f8:	69da      	ldr	r2, [r3, #28]
 80027fa:	2380      	movs	r3, #128	@ 0x80
 80027fc:	055b      	lsls	r3, r3, #21
 80027fe:	4013      	ands	r3, r2
 8002800:	d110      	bne.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002802:	4b64      	ldr	r3, [pc, #400]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002804:	69da      	ldr	r2, [r3, #28]
 8002806:	4b63      	ldr	r3, [pc, #396]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002808:	2180      	movs	r1, #128	@ 0x80
 800280a:	0549      	lsls	r1, r1, #21
 800280c:	430a      	orrs	r2, r1
 800280e:	61da      	str	r2, [r3, #28]
 8002810:	4b60      	ldr	r3, [pc, #384]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002812:	69da      	ldr	r2, [r3, #28]
 8002814:	2380      	movs	r3, #128	@ 0x80
 8002816:	055b      	lsls	r3, r3, #21
 8002818:	4013      	ands	r3, r2
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800281e:	183b      	adds	r3, r7, r0
 8002820:	2201      	movs	r2, #1
 8002822:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002824:	4b5c      	ldr	r3, [pc, #368]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	2380      	movs	r3, #128	@ 0x80
 800282a:	005b      	lsls	r3, r3, #1
 800282c:	4013      	ands	r3, r2
 800282e:	d11a      	bne.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002830:	4b59      	ldr	r3, [pc, #356]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	4b58      	ldr	r3, [pc, #352]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002836:	2180      	movs	r1, #128	@ 0x80
 8002838:	0049      	lsls	r1, r1, #1
 800283a:	430a      	orrs	r2, r1
 800283c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800283e:	f7fe fd1b 	bl	8001278 <HAL_GetTick>
 8002842:	0003      	movs	r3, r0
 8002844:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002846:	e008      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002848:	f7fe fd16 	bl	8001278 <HAL_GetTick>
 800284c:	0002      	movs	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	@ 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e097      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285a:	4b4f      	ldr	r3, [pc, #316]	@ (8002998 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	2380      	movs	r3, #128	@ 0x80
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	4013      	ands	r3, r2
 8002864:	d0f0      	beq.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002866:	4b4b      	ldr	r3, [pc, #300]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002868:	6a1a      	ldr	r2, [r3, #32]
 800286a:	23c0      	movs	r3, #192	@ 0xc0
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4013      	ands	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d034      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	23c0      	movs	r3, #192	@ 0xc0
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	4013      	ands	r3, r2
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	429a      	cmp	r2, r3
 8002886:	d02c      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002888:	4b42      	ldr	r3, [pc, #264]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800288a:	6a1b      	ldr	r3, [r3, #32]
 800288c:	4a43      	ldr	r2, [pc, #268]	@ (800299c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800288e:	4013      	ands	r3, r2
 8002890:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002892:	4b40      	ldr	r3, [pc, #256]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002894:	6a1a      	ldr	r2, [r3, #32]
 8002896:	4b3f      	ldr	r3, [pc, #252]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002898:	2180      	movs	r1, #128	@ 0x80
 800289a:	0249      	lsls	r1, r1, #9
 800289c:	430a      	orrs	r2, r1
 800289e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80028a0:	4b3c      	ldr	r3, [pc, #240]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80028a2:	6a1a      	ldr	r2, [r3, #32]
 80028a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80028a6:	493e      	ldr	r1, [pc, #248]	@ (80029a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80028a8:	400a      	ands	r2, r1
 80028aa:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80028ac:	4b39      	ldr	r3, [pc, #228]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2201      	movs	r2, #1
 80028b6:	4013      	ands	r3, r2
 80028b8:	d013      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ba:	f7fe fcdd 	bl	8001278 <HAL_GetTick>
 80028be:	0003      	movs	r3, r0
 80028c0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c2:	e009      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c4:	f7fe fcd8 	bl	8001278 <HAL_GetTick>
 80028c8:	0002      	movs	r2, r0
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	4a35      	ldr	r2, [pc, #212]	@ (80029a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e058      	b.n	800298a <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028d8:	4b2e      	ldr	r3, [pc, #184]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	2202      	movs	r2, #2
 80028de:	4013      	ands	r3, r2
 80028e0:	d0f0      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028e2:	4b2c      	ldr	r3, [pc, #176]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	4a2d      	ldr	r2, [pc, #180]	@ (800299c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	0019      	movs	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	4b28      	ldr	r3, [pc, #160]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80028f2:	430a      	orrs	r2, r1
 80028f4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80028f6:	2317      	movs	r3, #23
 80028f8:	18fb      	adds	r3, r7, r3
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d105      	bne.n	800290c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002900:	4b24      	ldr	r3, [pc, #144]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002902:	69da      	ldr	r2, [r3, #28]
 8002904:	4b23      	ldr	r3, [pc, #140]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002906:	4928      	ldr	r1, [pc, #160]	@ (80029a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002908:	400a      	ands	r2, r1
 800290a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2201      	movs	r2, #1
 8002912:	4013      	ands	r3, r2
 8002914:	d009      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002916:	4b1f      	ldr	r3, [pc, #124]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291a:	2203      	movs	r2, #3
 800291c:	4393      	bics	r3, r2
 800291e:	0019      	movs	r1, r3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	4b1b      	ldr	r3, [pc, #108]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002926:	430a      	orrs	r2, r1
 8002928:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	2220      	movs	r2, #32
 8002930:	4013      	ands	r3, r2
 8002932:	d009      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002934:	4b17      	ldr	r3, [pc, #92]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002938:	2210      	movs	r2, #16
 800293a:	4393      	bics	r3, r2
 800293c:	0019      	movs	r1, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68da      	ldr	r2, [r3, #12]
 8002942:	4b14      	ldr	r3, [pc, #80]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002944:	430a      	orrs	r2, r1
 8002946:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	2380      	movs	r3, #128	@ 0x80
 800294e:	029b      	lsls	r3, r3, #10
 8002950:	4013      	ands	r3, r2
 8002952:	d009      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002954:	4b0f      	ldr	r3, [pc, #60]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002958:	2280      	movs	r2, #128	@ 0x80
 800295a:	4393      	bics	r3, r2
 800295c:	0019      	movs	r1, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	695a      	ldr	r2, [r3, #20]
 8002962:	4b0c      	ldr	r3, [pc, #48]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002964:	430a      	orrs	r2, r1
 8002966:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	2380      	movs	r3, #128	@ 0x80
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	4013      	ands	r3, r2
 8002972:	d009      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002974:	4b07      	ldr	r3, [pc, #28]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002978:	2240      	movs	r2, #64	@ 0x40
 800297a:	4393      	bics	r3, r2
 800297c:	0019      	movs	r1, r3
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	691a      	ldr	r2, [r3, #16]
 8002982:	4b04      	ldr	r3, [pc, #16]	@ (8002994 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002984:	430a      	orrs	r2, r1
 8002986:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	0018      	movs	r0, r3
 800298c:	46bd      	mov	sp, r7
 800298e:	b006      	add	sp, #24
 8002990:	bd80      	pop	{r7, pc}
 8002992:	46c0      	nop			@ (mov r8, r8)
 8002994:	40021000 	.word	0x40021000
 8002998:	40007000 	.word	0x40007000
 800299c:	fffffcff 	.word	0xfffffcff
 80029a0:	fffeffff 	.word	0xfffeffff
 80029a4:	00001388 	.word	0x00001388
 80029a8:	efffffff 	.word	0xefffffff

080029ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b084      	sub	sp, #16
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029ba:	2301      	movs	r3, #1
 80029bc:	e0a8      	b.n	8002b10 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d109      	bne.n	80029da <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	2382      	movs	r3, #130	@ 0x82
 80029cc:	005b      	lsls	r3, r3, #1
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d009      	beq.n	80029e6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	61da      	str	r2, [r3, #28]
 80029d8:	e005      	b.n	80029e6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	225d      	movs	r2, #93	@ 0x5d
 80029f0:	5c9b      	ldrb	r3, [r3, r2]
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d107      	bne.n	8002a08 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	225c      	movs	r2, #92	@ 0x5c
 80029fc:	2100      	movs	r1, #0
 80029fe:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	0018      	movs	r0, r3
 8002a04:	f7fe fa1a 	bl	8000e3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	225d      	movs	r2, #93	@ 0x5d
 8002a0c:	2102      	movs	r1, #2
 8002a0e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2140      	movs	r1, #64	@ 0x40
 8002a1c:	438a      	bics	r2, r1
 8002a1e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68da      	ldr	r2, [r3, #12]
 8002a24:	23e0      	movs	r3, #224	@ 0xe0
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d902      	bls.n	8002a32 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	e002      	b.n	8002a38 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a32:	2380      	movs	r3, #128	@ 0x80
 8002a34:	015b      	lsls	r3, r3, #5
 8002a36:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	68da      	ldr	r2, [r3, #12]
 8002a3c:	23f0      	movs	r3, #240	@ 0xf0
 8002a3e:	011b      	lsls	r3, r3, #4
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d008      	beq.n	8002a56 <HAL_SPI_Init+0xaa>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	23e0      	movs	r3, #224	@ 0xe0
 8002a4a:	00db      	lsls	r3, r3, #3
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d002      	beq.n	8002a56 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685a      	ldr	r2, [r3, #4]
 8002a5a:	2382      	movs	r3, #130	@ 0x82
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	401a      	ands	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6899      	ldr	r1, [r3, #8]
 8002a64:	2384      	movs	r3, #132	@ 0x84
 8002a66:	021b      	lsls	r3, r3, #8
 8002a68:	400b      	ands	r3, r1
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	2102      	movs	r1, #2
 8002a72:	400b      	ands	r3, r1
 8002a74:	431a      	orrs	r2, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	400b      	ands	r3, r1
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6999      	ldr	r1, [r3, #24]
 8002a84:	2380      	movs	r3, #128	@ 0x80
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	400b      	ands	r3, r1
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	69db      	ldr	r3, [r3, #28]
 8002a90:	2138      	movs	r1, #56	@ 0x38
 8002a92:	400b      	ands	r3, r1
 8002a94:	431a      	orrs	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a1b      	ldr	r3, [r3, #32]
 8002a9a:	2180      	movs	r1, #128	@ 0x80
 8002a9c:	400b      	ands	r3, r1
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	0011      	movs	r1, r2
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002aa6:	2380      	movs	r3, #128	@ 0x80
 8002aa8:	019b      	lsls	r3, r3, #6
 8002aaa:	401a      	ands	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	0c1b      	lsrs	r3, r3, #16
 8002aba:	2204      	movs	r2, #4
 8002abc:	401a      	ands	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac2:	2110      	movs	r1, #16
 8002ac4:	400b      	ands	r3, r1
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002acc:	2108      	movs	r1, #8
 8002ace:	400b      	ands	r3, r1
 8002ad0:	431a      	orrs	r2, r3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68d9      	ldr	r1, [r3, #12]
 8002ad6:	23f0      	movs	r3, #240	@ 0xf0
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	400b      	ands	r3, r1
 8002adc:	431a      	orrs	r2, r3
 8002ade:	0011      	movs	r1, r2
 8002ae0:	68fa      	ldr	r2, [r7, #12]
 8002ae2:	2380      	movs	r3, #128	@ 0x80
 8002ae4:	015b      	lsls	r3, r3, #5
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	430a      	orrs	r2, r1
 8002aee:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	69da      	ldr	r2, [r3, #28]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4907      	ldr	r1, [pc, #28]	@ (8002b18 <HAL_SPI_Init+0x16c>)
 8002afc:	400a      	ands	r2, r1
 8002afe:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	225d      	movs	r2, #93	@ 0x5d
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	0018      	movs	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b004      	add	sp, #16
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	fffff7ff 	.word	0xfffff7ff

08002b1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b082      	sub	sp, #8
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e042      	b.n	8002bb4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	223d      	movs	r2, #61	@ 0x3d
 8002b32:	5c9b      	ldrb	r3, [r3, r2]
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d107      	bne.n	8002b4a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	223c      	movs	r2, #60	@ 0x3c
 8002b3e:	2100      	movs	r1, #0
 8002b40:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	0018      	movs	r0, r3
 8002b46:	f7fe fa31 	bl	8000fac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	223d      	movs	r2, #61	@ 0x3d
 8002b4e:	2102      	movs	r1, #2
 8002b50:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3304      	adds	r3, #4
 8002b5a:	0019      	movs	r1, r3
 8002b5c:	0010      	movs	r0, r2
 8002b5e:	f000 fa2f 	bl	8002fc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2246      	movs	r2, #70	@ 0x46
 8002b66:	2101      	movs	r1, #1
 8002b68:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	223e      	movs	r2, #62	@ 0x3e
 8002b6e:	2101      	movs	r1, #1
 8002b70:	5499      	strb	r1, [r3, r2]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	223f      	movs	r2, #63	@ 0x3f
 8002b76:	2101      	movs	r1, #1
 8002b78:	5499      	strb	r1, [r3, r2]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2240      	movs	r2, #64	@ 0x40
 8002b7e:	2101      	movs	r1, #1
 8002b80:	5499      	strb	r1, [r3, r2]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2241      	movs	r2, #65	@ 0x41
 8002b86:	2101      	movs	r1, #1
 8002b88:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2242      	movs	r2, #66	@ 0x42
 8002b8e:	2101      	movs	r1, #1
 8002b90:	5499      	strb	r1, [r3, r2]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2243      	movs	r2, #67	@ 0x43
 8002b96:	2101      	movs	r1, #1
 8002b98:	5499      	strb	r1, [r3, r2]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2244      	movs	r2, #68	@ 0x44
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	5499      	strb	r1, [r3, r2]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2245      	movs	r2, #69	@ 0x45
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	223d      	movs	r2, #61	@ 0x3d
 8002bae:	2101      	movs	r1, #1
 8002bb0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b002      	add	sp, #8
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b084      	sub	sp, #16
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	223d      	movs	r2, #61	@ 0x3d
 8002bc8:	5c9b      	ldrb	r3, [r3, r2]
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d001      	beq.n	8002bd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e036      	b.n	8002c42 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	223d      	movs	r2, #61	@ 0x3d
 8002bd8:	2102      	movs	r1, #2
 8002bda:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68da      	ldr	r2, [r3, #12]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2101      	movs	r1, #1
 8002be8:	430a      	orrs	r2, r1
 8002bea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a16      	ldr	r2, [pc, #88]	@ (8002c4c <HAL_TIM_Base_Start_IT+0x90>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d00a      	beq.n	8002c0c <HAL_TIM_Base_Start_IT+0x50>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	2380      	movs	r3, #128	@ 0x80
 8002bfc:	05db      	lsls	r3, r3, #23
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d004      	beq.n	8002c0c <HAL_TIM_Base_Start_IT+0x50>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a12      	ldr	r2, [pc, #72]	@ (8002c50 <HAL_TIM_Base_Start_IT+0x94>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d111      	bne.n	8002c30 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	2207      	movs	r2, #7
 8002c14:	4013      	ands	r3, r2
 8002c16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2b06      	cmp	r3, #6
 8002c1c:	d010      	beq.n	8002c40 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2101      	movs	r1, #1
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c2e:	e007      	b.n	8002c40 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	681a      	ldr	r2, [r3, #0]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	0018      	movs	r0, r3
 8002c44:	46bd      	mov	sp, r7
 8002c46:	b004      	add	sp, #16
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	46c0      	nop			@ (mov r8, r8)
 8002c4c:	40012c00 	.word	0x40012c00
 8002c50:	40000400 	.word	0x40000400

08002c54 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e042      	b.n	8002cec <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	223d      	movs	r2, #61	@ 0x3d
 8002c6a:	5c9b      	ldrb	r3, [r3, r2]
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d107      	bne.n	8002c82 <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	223c      	movs	r2, #60	@ 0x3c
 8002c76:	2100      	movs	r1, #0
 8002c78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	f7fe f94f 	bl	8000f20 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	223d      	movs	r2, #61	@ 0x3d
 8002c86:	2102      	movs	r1, #2
 8002c88:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3304      	adds	r3, #4
 8002c92:	0019      	movs	r1, r3
 8002c94:	0010      	movs	r0, r2
 8002c96:	f000 f993 	bl	8002fc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2246      	movs	r2, #70	@ 0x46
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	223e      	movs	r2, #62	@ 0x3e
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	5499      	strb	r1, [r3, r2]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	223f      	movs	r2, #63	@ 0x3f
 8002cae:	2101      	movs	r1, #1
 8002cb0:	5499      	strb	r1, [r3, r2]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2240      	movs	r2, #64	@ 0x40
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	5499      	strb	r1, [r3, r2]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2241      	movs	r2, #65	@ 0x41
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2242      	movs	r2, #66	@ 0x42
 8002cc6:	2101      	movs	r1, #1
 8002cc8:	5499      	strb	r1, [r3, r2]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2243      	movs	r2, #67	@ 0x43
 8002cce:	2101      	movs	r1, #1
 8002cd0:	5499      	strb	r1, [r3, r2]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2244      	movs	r2, #68	@ 0x44
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	5499      	strb	r1, [r3, r2]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2245      	movs	r2, #69	@ 0x45
 8002cde:	2101      	movs	r1, #1
 8002ce0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	223d      	movs	r2, #61	@ 0x3d
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	0018      	movs	r0, r3
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	b002      	add	sp, #8
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	4013      	ands	r3, r2
 8002d12:	d021      	beq.n	8002d58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2202      	movs	r2, #2
 8002d18:	4013      	ands	r3, r2
 8002d1a:	d01d      	beq.n	8002d58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2203      	movs	r2, #3
 8002d22:	4252      	negs	r2, r2
 8002d24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2201      	movs	r2, #1
 8002d2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699b      	ldr	r3, [r3, #24]
 8002d32:	2203      	movs	r2, #3
 8002d34:	4013      	ands	r3, r2
 8002d36:	d004      	beq.n	8002d42 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f000 f928 	bl	8002f90 <HAL_TIM_IC_CaptureCallback>
 8002d40:	e007      	b.n	8002d52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	0018      	movs	r0, r3
 8002d46:	f000 f91b 	bl	8002f80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f000 f927 	bl	8002fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2200      	movs	r2, #0
 8002d56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2204      	movs	r2, #4
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d022      	beq.n	8002da6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	2204      	movs	r2, #4
 8002d64:	4013      	ands	r3, r2
 8002d66:	d01e      	beq.n	8002da6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2205      	movs	r2, #5
 8002d6e:	4252      	negs	r2, r2
 8002d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2202      	movs	r2, #2
 8002d76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	699a      	ldr	r2, [r3, #24]
 8002d7e:	23c0      	movs	r3, #192	@ 0xc0
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	4013      	ands	r3, r2
 8002d84:	d004      	beq.n	8002d90 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f000 f901 	bl	8002f90 <HAL_TIM_IC_CaptureCallback>
 8002d8e:	e007      	b.n	8002da0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	0018      	movs	r0, r3
 8002d94:	f000 f8f4 	bl	8002f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	f000 f900 	bl	8002fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2200      	movs	r2, #0
 8002da4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2208      	movs	r2, #8
 8002daa:	4013      	ands	r3, r2
 8002dac:	d021      	beq.n	8002df2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2208      	movs	r2, #8
 8002db2:	4013      	ands	r3, r2
 8002db4:	d01d      	beq.n	8002df2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2209      	movs	r2, #9
 8002dbc:	4252      	negs	r2, r2
 8002dbe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2204      	movs	r2, #4
 8002dc4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	69db      	ldr	r3, [r3, #28]
 8002dcc:	2203      	movs	r2, #3
 8002dce:	4013      	ands	r3, r2
 8002dd0:	d004      	beq.n	8002ddc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f000 f8db 	bl	8002f90 <HAL_TIM_IC_CaptureCallback>
 8002dda:	e007      	b.n	8002dec <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	0018      	movs	r0, r3
 8002de0:	f000 f8ce 	bl	8002f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	0018      	movs	r0, r3
 8002de8:	f000 f8da 	bl	8002fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	2210      	movs	r2, #16
 8002df6:	4013      	ands	r3, r2
 8002df8:	d022      	beq.n	8002e40 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2210      	movs	r2, #16
 8002dfe:	4013      	ands	r3, r2
 8002e00:	d01e      	beq.n	8002e40 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2211      	movs	r2, #17
 8002e08:	4252      	negs	r2, r2
 8002e0a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2208      	movs	r2, #8
 8002e10:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	69da      	ldr	r2, [r3, #28]
 8002e18:	23c0      	movs	r3, #192	@ 0xc0
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	d004      	beq.n	8002e2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	0018      	movs	r0, r3
 8002e24:	f000 f8b4 	bl	8002f90 <HAL_TIM_IC_CaptureCallback>
 8002e28:	e007      	b.n	8002e3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 f8a7 	bl	8002f80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	0018      	movs	r0, r3
 8002e36:	f000 f8b3 	bl	8002fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2201      	movs	r2, #1
 8002e44:	4013      	ands	r3, r2
 8002e46:	d00c      	beq.n	8002e62 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d008      	beq.n	8002e62 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2202      	movs	r2, #2
 8002e56:	4252      	negs	r2, r2
 8002e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f7fd fe75 	bl	8000b4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	2280      	movs	r2, #128	@ 0x80
 8002e66:	4013      	ands	r3, r2
 8002e68:	d00c      	beq.n	8002e84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2280      	movs	r2, #128	@ 0x80
 8002e6e:	4013      	ands	r3, r2
 8002e70:	d008      	beq.n	8002e84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2281      	movs	r2, #129	@ 0x81
 8002e78:	4252      	negs	r2, r2
 8002e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f000 fbc0 	bl	8003604 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	2240      	movs	r2, #64	@ 0x40
 8002e88:	4013      	ands	r3, r2
 8002e8a:	d00c      	beq.n	8002ea6 <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2240      	movs	r2, #64	@ 0x40
 8002e90:	4013      	ands	r3, r2
 8002e92:	d008      	beq.n	8002ea6 <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2241      	movs	r2, #65	@ 0x41
 8002e9a:	4252      	negs	r2, r2
 8002e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f000 f885 	bl	8002fb0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	4013      	ands	r3, r2
 8002eac:	d00c      	beq.n	8002ec8 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2220      	movs	r2, #32
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d008      	beq.n	8002ec8 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2221      	movs	r2, #33	@ 0x21
 8002ebc:	4252      	negs	r2, r2
 8002ebe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	0018      	movs	r0, r3
 8002ec4:	f000 fb96 	bl	80035f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ec8:	46c0      	nop			@ (mov r8, r8)
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b004      	add	sp, #16
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002edc:	2317      	movs	r3, #23
 8002ede:	18fb      	adds	r3, r7, r3
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	223c      	movs	r2, #60	@ 0x3c
 8002ee8:	5c9b      	ldrb	r3, [r3, r2]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d101      	bne.n	8002ef2 <HAL_TIM_OC_ConfigChannel+0x22>
 8002eee:	2302      	movs	r3, #2
 8002ef0:	e042      	b.n	8002f78 <HAL_TIM_OC_ConfigChannel+0xa8>
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	223c      	movs	r2, #60	@ 0x3c
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2b0c      	cmp	r3, #12
 8002efe:	d027      	beq.n	8002f50 <HAL_TIM_OC_ConfigChannel+0x80>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2b0c      	cmp	r3, #12
 8002f04:	d82c      	bhi.n	8002f60 <HAL_TIM_OC_ConfigChannel+0x90>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d019      	beq.n	8002f40 <HAL_TIM_OC_ConfigChannel+0x70>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b08      	cmp	r3, #8
 8002f10:	d826      	bhi.n	8002f60 <HAL_TIM_OC_ConfigChannel+0x90>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <HAL_TIM_OC_ConfigChannel+0x50>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b04      	cmp	r3, #4
 8002f1c:	d008      	beq.n	8002f30 <HAL_TIM_OC_ConfigChannel+0x60>
 8002f1e:	e01f      	b.n	8002f60 <HAL_TIM_OC_ConfigChannel+0x90>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68ba      	ldr	r2, [r7, #8]
 8002f26:	0011      	movs	r1, r2
 8002f28:	0018      	movs	r0, r3
 8002f2a:	f000 f8cd 	bl	80030c8 <TIM_OC1_SetConfig>
      break;
 8002f2e:	e01c      	b.n	8002f6a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68ba      	ldr	r2, [r7, #8]
 8002f36:	0011      	movs	r1, r2
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f000 f943 	bl	80031c4 <TIM_OC2_SetConfig>
      break;
 8002f3e:	e014      	b.n	8002f6a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	0011      	movs	r1, r2
 8002f48:	0018      	movs	r0, r3
 8002f4a:	f000 f9b9 	bl	80032c0 <TIM_OC3_SetConfig>
      break;
 8002f4e:	e00c      	b.n	8002f6a <HAL_TIM_OC_ConfigChannel+0x9a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	68ba      	ldr	r2, [r7, #8]
 8002f56:	0011      	movs	r1, r2
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f000 fa31 	bl	80033c0 <TIM_OC4_SetConfig>
      break;
 8002f5e:	e004      	b.n	8002f6a <HAL_TIM_OC_ConfigChannel+0x9a>
    }

    default:
      status = HAL_ERROR;
 8002f60:	2317      	movs	r3, #23
 8002f62:	18fb      	adds	r3, r7, r3
 8002f64:	2201      	movs	r2, #1
 8002f66:	701a      	strb	r2, [r3, #0]
      break;
 8002f68:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	223c      	movs	r2, #60	@ 0x3c
 8002f6e:	2100      	movs	r1, #0
 8002f70:	5499      	strb	r1, [r3, r2]

  return status;
 8002f72:	2317      	movs	r3, #23
 8002f74:	18fb      	adds	r3, r7, r3
 8002f76:	781b      	ldrb	r3, [r3, #0]
}
 8002f78:	0018      	movs	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	b006      	add	sp, #24
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f88:	46c0      	nop			@ (mov r8, r8)
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	b002      	add	sp, #8
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f98:	46c0      	nop			@ (mov r8, r8)
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	b002      	add	sp, #8
 8002f9e:	bd80      	pop	{r7, pc}

08002fa0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fa8:	46c0      	nop			@ (mov r8, r8)
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b002      	add	sp, #8
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fb8:	46c0      	nop			@ (mov r8, r8)
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b002      	add	sp, #8
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a37      	ldr	r2, [pc, #220]	@ (80030b0 <TIM_Base_SetConfig+0xf0>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d008      	beq.n	8002fea <TIM_Base_SetConfig+0x2a>
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	2380      	movs	r3, #128	@ 0x80
 8002fdc:	05db      	lsls	r3, r3, #23
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d003      	beq.n	8002fea <TIM_Base_SetConfig+0x2a>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a33      	ldr	r2, [pc, #204]	@ (80030b4 <TIM_Base_SetConfig+0xf4>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d108      	bne.n	8002ffc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2270      	movs	r2, #112	@ 0x70
 8002fee:	4393      	bics	r3, r2
 8002ff0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	68fa      	ldr	r2, [r7, #12]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a2c      	ldr	r2, [pc, #176]	@ (80030b0 <TIM_Base_SetConfig+0xf0>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d014      	beq.n	800302e <TIM_Base_SetConfig+0x6e>
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	2380      	movs	r3, #128	@ 0x80
 8003008:	05db      	lsls	r3, r3, #23
 800300a:	429a      	cmp	r2, r3
 800300c:	d00f      	beq.n	800302e <TIM_Base_SetConfig+0x6e>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	4a28      	ldr	r2, [pc, #160]	@ (80030b4 <TIM_Base_SetConfig+0xf4>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d00b      	beq.n	800302e <TIM_Base_SetConfig+0x6e>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a27      	ldr	r2, [pc, #156]	@ (80030b8 <TIM_Base_SetConfig+0xf8>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d007      	beq.n	800302e <TIM_Base_SetConfig+0x6e>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a26      	ldr	r2, [pc, #152]	@ (80030bc <TIM_Base_SetConfig+0xfc>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d003      	beq.n	800302e <TIM_Base_SetConfig+0x6e>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a25      	ldr	r2, [pc, #148]	@ (80030c0 <TIM_Base_SetConfig+0x100>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d108      	bne.n	8003040 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	4a24      	ldr	r2, [pc, #144]	@ (80030c4 <TIM_Base_SetConfig+0x104>)
 8003032:	4013      	ands	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	4313      	orrs	r3, r2
 800303e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2280      	movs	r2, #128	@ 0x80
 8003044:	4393      	bics	r3, r2
 8003046:	001a      	movs	r2, r3
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	695b      	ldr	r3, [r3, #20]
 800304c:	4313      	orrs	r3, r2
 800304e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	689a      	ldr	r2, [r3, #8]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a11      	ldr	r2, [pc, #68]	@ (80030b0 <TIM_Base_SetConfig+0xf0>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d007      	beq.n	800307e <TIM_Base_SetConfig+0xbe>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a12      	ldr	r2, [pc, #72]	@ (80030bc <TIM_Base_SetConfig+0xfc>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d003      	beq.n	800307e <TIM_Base_SetConfig+0xbe>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a11      	ldr	r2, [pc, #68]	@ (80030c0 <TIM_Base_SetConfig+0x100>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d103      	bne.n	8003086 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	691a      	ldr	r2, [r3, #16]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2201      	movs	r2, #1
 800308a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	2201      	movs	r2, #1
 8003092:	4013      	ands	r3, r2
 8003094:	2b01      	cmp	r3, #1
 8003096:	d106      	bne.n	80030a6 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	2201      	movs	r2, #1
 800309e:	4393      	bics	r3, r2
 80030a0:	001a      	movs	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	611a      	str	r2, [r3, #16]
  }
}
 80030a6:	46c0      	nop			@ (mov r8, r8)
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b004      	add	sp, #16
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	46c0      	nop			@ (mov r8, r8)
 80030b0:	40012c00 	.word	0x40012c00
 80030b4:	40000400 	.word	0x40000400
 80030b8:	40002000 	.word	0x40002000
 80030bc:	40014400 	.word	0x40014400
 80030c0:	40014800 	.word	0x40014800
 80030c4:	fffffcff 	.word	0xfffffcff

080030c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a1b      	ldr	r3, [r3, #32]
 80030d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	2201      	movs	r2, #1
 80030de:	4393      	bics	r3, r2
 80030e0:	001a      	movs	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2270      	movs	r2, #112	@ 0x70
 80030f6:	4393      	bics	r3, r2
 80030f8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2203      	movs	r2, #3
 80030fe:	4393      	bics	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4313      	orrs	r3, r2
 800310a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	2202      	movs	r2, #2
 8003110:	4393      	bics	r3, r2
 8003112:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	4313      	orrs	r3, r2
 800311c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a23      	ldr	r2, [pc, #140]	@ (80031b0 <TIM_OC1_SetConfig+0xe8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d007      	beq.n	8003136 <TIM_OC1_SetConfig+0x6e>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a22      	ldr	r2, [pc, #136]	@ (80031b4 <TIM_OC1_SetConfig+0xec>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d003      	beq.n	8003136 <TIM_OC1_SetConfig+0x6e>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	4a21      	ldr	r2, [pc, #132]	@ (80031b8 <TIM_OC1_SetConfig+0xf0>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d10c      	bne.n	8003150 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2208      	movs	r2, #8
 800313a:	4393      	bics	r3, r2
 800313c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	4313      	orrs	r3, r2
 8003146:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	2204      	movs	r2, #4
 800314c:	4393      	bics	r3, r2
 800314e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a17      	ldr	r2, [pc, #92]	@ (80031b0 <TIM_OC1_SetConfig+0xe8>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d007      	beq.n	8003168 <TIM_OC1_SetConfig+0xa0>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a16      	ldr	r2, [pc, #88]	@ (80031b4 <TIM_OC1_SetConfig+0xec>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d003      	beq.n	8003168 <TIM_OC1_SetConfig+0xa0>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a15      	ldr	r2, [pc, #84]	@ (80031b8 <TIM_OC1_SetConfig+0xf0>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d111      	bne.n	800318c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	4a14      	ldr	r2, [pc, #80]	@ (80031bc <TIM_OC1_SetConfig+0xf4>)
 800316c:	4013      	ands	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4a13      	ldr	r2, [pc, #76]	@ (80031c0 <TIM_OC1_SetConfig+0xf8>)
 8003174:	4013      	ands	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	695b      	ldr	r3, [r3, #20]
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	4313      	orrs	r3, r2
 8003180:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	693a      	ldr	r2, [r7, #16]
 8003188:	4313      	orrs	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685a      	ldr	r2, [r3, #4]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	621a      	str	r2, [r3, #32]
}
 80031a6:	46c0      	nop			@ (mov r8, r8)
 80031a8:	46bd      	mov	sp, r7
 80031aa:	b006      	add	sp, #24
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	46c0      	nop			@ (mov r8, r8)
 80031b0:	40012c00 	.word	0x40012c00
 80031b4:	40014400 	.word	0x40014400
 80031b8:	40014800 	.word	0x40014800
 80031bc:	fffffeff 	.word	0xfffffeff
 80031c0:	fffffdff 	.word	0xfffffdff

080031c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	2210      	movs	r2, #16
 80031da:	4393      	bics	r3, r2
 80031dc:	001a      	movs	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	4a2c      	ldr	r2, [pc, #176]	@ (80032a4 <TIM_OC2_SetConfig+0xe0>)
 80031f2:	4013      	ands	r3, r2
 80031f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	4a2b      	ldr	r2, [pc, #172]	@ (80032a8 <TIM_OC2_SetConfig+0xe4>)
 80031fa:	4013      	ands	r3, r2
 80031fc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	021b      	lsls	r3, r3, #8
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	4313      	orrs	r3, r2
 8003208:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	2220      	movs	r2, #32
 800320e:	4393      	bics	r3, r2
 8003210:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	011b      	lsls	r3, r3, #4
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	4313      	orrs	r3, r2
 800321c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a22      	ldr	r2, [pc, #136]	@ (80032ac <TIM_OC2_SetConfig+0xe8>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d10d      	bne.n	8003242 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	2280      	movs	r2, #128	@ 0x80
 800322a:	4393      	bics	r3, r2
 800322c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	011b      	lsls	r3, r3, #4
 8003234:	697a      	ldr	r2, [r7, #20]
 8003236:	4313      	orrs	r3, r2
 8003238:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	2240      	movs	r2, #64	@ 0x40
 800323e:	4393      	bics	r3, r2
 8003240:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a19      	ldr	r2, [pc, #100]	@ (80032ac <TIM_OC2_SetConfig+0xe8>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d007      	beq.n	800325a <TIM_OC2_SetConfig+0x96>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a18      	ldr	r2, [pc, #96]	@ (80032b0 <TIM_OC2_SetConfig+0xec>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d003      	beq.n	800325a <TIM_OC2_SetConfig+0x96>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a17      	ldr	r2, [pc, #92]	@ (80032b4 <TIM_OC2_SetConfig+0xf0>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d113      	bne.n	8003282 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800325a:	693b      	ldr	r3, [r7, #16]
 800325c:	4a16      	ldr	r2, [pc, #88]	@ (80032b8 <TIM_OC2_SetConfig+0xf4>)
 800325e:	4013      	ands	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	4a15      	ldr	r2, [pc, #84]	@ (80032bc <TIM_OC2_SetConfig+0xf8>)
 8003266:	4013      	ands	r3, r2
 8003268:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	693a      	ldr	r2, [r7, #16]
 8003272:	4313      	orrs	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	699b      	ldr	r3, [r3, #24]
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	4313      	orrs	r3, r2
 8003280:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	68fa      	ldr	r2, [r7, #12]
 800328c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685a      	ldr	r2, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	697a      	ldr	r2, [r7, #20]
 800329a:	621a      	str	r2, [r3, #32]
}
 800329c:	46c0      	nop			@ (mov r8, r8)
 800329e:	46bd      	mov	sp, r7
 80032a0:	b006      	add	sp, #24
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	ffff8fff 	.word	0xffff8fff
 80032a8:	fffffcff 	.word	0xfffffcff
 80032ac:	40012c00 	.word	0x40012c00
 80032b0:	40014400 	.word	0x40014400
 80032b4:	40014800 	.word	0x40014800
 80032b8:	fffffbff 	.word	0xfffffbff
 80032bc:	fffff7ff 	.word	0xfffff7ff

080032c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6a1b      	ldr	r3, [r3, #32]
 80032ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	4a31      	ldr	r2, [pc, #196]	@ (800339c <TIM_OC3_SetConfig+0xdc>)
 80032d6:	401a      	ands	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	69db      	ldr	r3, [r3, #28]
 80032e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2270      	movs	r2, #112	@ 0x70
 80032ec:	4393      	bics	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2203      	movs	r2, #3
 80032f4:	4393      	bics	r3, r2
 80032f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	4313      	orrs	r3, r2
 8003300:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	4a26      	ldr	r2, [pc, #152]	@ (80033a0 <TIM_OC3_SetConfig+0xe0>)
 8003306:	4013      	ands	r3, r2
 8003308:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	021b      	lsls	r3, r3, #8
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	4313      	orrs	r3, r2
 8003314:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a22      	ldr	r2, [pc, #136]	@ (80033a4 <TIM_OC3_SetConfig+0xe4>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d10d      	bne.n	800333a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	4a21      	ldr	r2, [pc, #132]	@ (80033a8 <TIM_OC3_SetConfig+0xe8>)
 8003322:	4013      	ands	r3, r2
 8003324:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	021b      	lsls	r3, r3, #8
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	4313      	orrs	r3, r2
 8003330:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	4a1d      	ldr	r2, [pc, #116]	@ (80033ac <TIM_OC3_SetConfig+0xec>)
 8003336:	4013      	ands	r3, r2
 8003338:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a19      	ldr	r2, [pc, #100]	@ (80033a4 <TIM_OC3_SetConfig+0xe4>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d007      	beq.n	8003352 <TIM_OC3_SetConfig+0x92>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a1a      	ldr	r2, [pc, #104]	@ (80033b0 <TIM_OC3_SetConfig+0xf0>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d003      	beq.n	8003352 <TIM_OC3_SetConfig+0x92>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a19      	ldr	r2, [pc, #100]	@ (80033b4 <TIM_OC3_SetConfig+0xf4>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d113      	bne.n	800337a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	4a18      	ldr	r2, [pc, #96]	@ (80033b8 <TIM_OC3_SetConfig+0xf8>)
 8003356:	4013      	ands	r3, r2
 8003358:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	4a17      	ldr	r2, [pc, #92]	@ (80033bc <TIM_OC3_SetConfig+0xfc>)
 800335e:	4013      	ands	r3, r2
 8003360:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	011b      	lsls	r3, r3, #4
 8003368:	693a      	ldr	r2, [r7, #16]
 800336a:	4313      	orrs	r3, r2
 800336c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	693a      	ldr	r2, [r7, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	693a      	ldr	r2, [r7, #16]
 800337e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	621a      	str	r2, [r3, #32]
}
 8003394:	46c0      	nop			@ (mov r8, r8)
 8003396:	46bd      	mov	sp, r7
 8003398:	b006      	add	sp, #24
 800339a:	bd80      	pop	{r7, pc}
 800339c:	fffffeff 	.word	0xfffffeff
 80033a0:	fffffdff 	.word	0xfffffdff
 80033a4:	40012c00 	.word	0x40012c00
 80033a8:	fffff7ff 	.word	0xfffff7ff
 80033ac:	fffffbff 	.word	0xfffffbff
 80033b0:	40014400 	.word	0x40014400
 80033b4:	40014800 	.word	0x40014800
 80033b8:	ffffefff 	.word	0xffffefff
 80033bc:	ffffdfff 	.word	0xffffdfff

080033c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a1b      	ldr	r3, [r3, #32]
 80033ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	4a24      	ldr	r2, [pc, #144]	@ (8003468 <TIM_OC4_SetConfig+0xa8>)
 80033d6:	401a      	ands	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	4a20      	ldr	r2, [pc, #128]	@ (800346c <TIM_OC4_SetConfig+0xac>)
 80033ec:	4013      	ands	r3, r2
 80033ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003470 <TIM_OC4_SetConfig+0xb0>)
 80033f4:	4013      	ands	r3, r2
 80033f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	021b      	lsls	r3, r3, #8
 80033fe:	68fa      	ldr	r2, [r7, #12]
 8003400:	4313      	orrs	r3, r2
 8003402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	4a1b      	ldr	r2, [pc, #108]	@ (8003474 <TIM_OC4_SetConfig+0xb4>)
 8003408:	4013      	ands	r3, r2
 800340a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	031b      	lsls	r3, r3, #12
 8003412:	693a      	ldr	r2, [r7, #16]
 8003414:	4313      	orrs	r3, r2
 8003416:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a17      	ldr	r2, [pc, #92]	@ (8003478 <TIM_OC4_SetConfig+0xb8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d007      	beq.n	8003430 <TIM_OC4_SetConfig+0x70>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a16      	ldr	r2, [pc, #88]	@ (800347c <TIM_OC4_SetConfig+0xbc>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d003      	beq.n	8003430 <TIM_OC4_SetConfig+0x70>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4a15      	ldr	r2, [pc, #84]	@ (8003480 <TIM_OC4_SetConfig+0xc0>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d109      	bne.n	8003444 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	4a14      	ldr	r2, [pc, #80]	@ (8003484 <TIM_OC4_SetConfig+0xc4>)
 8003434:	4013      	ands	r3, r2
 8003436:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	695b      	ldr	r3, [r3, #20]
 800343c:	019b      	lsls	r3, r3, #6
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	4313      	orrs	r3, r2
 8003442:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	697a      	ldr	r2, [r7, #20]
 8003448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68fa      	ldr	r2, [r7, #12]
 800344e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685a      	ldr	r2, [r3, #4]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	621a      	str	r2, [r3, #32]
}
 800345e:	46c0      	nop			@ (mov r8, r8)
 8003460:	46bd      	mov	sp, r7
 8003462:	b006      	add	sp, #24
 8003464:	bd80      	pop	{r7, pc}
 8003466:	46c0      	nop			@ (mov r8, r8)
 8003468:	ffffefff 	.word	0xffffefff
 800346c:	ffff8fff 	.word	0xffff8fff
 8003470:	fffffcff 	.word	0xfffffcff
 8003474:	ffffdfff 	.word	0xffffdfff
 8003478:	40012c00 	.word	0x40012c00
 800347c:	40014400 	.word	0x40014400
 8003480:	40014800 	.word	0x40014800
 8003484:	ffffbfff 	.word	0xffffbfff

08003488 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	223c      	movs	r2, #60	@ 0x3c
 8003496:	5c9b      	ldrb	r3, [r3, r2]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800349c:	2302      	movs	r3, #2
 800349e:	e042      	b.n	8003526 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	223c      	movs	r2, #60	@ 0x3c
 80034a4:	2101      	movs	r1, #1
 80034a6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	223d      	movs	r2, #61	@ 0x3d
 80034ac:	2102      	movs	r1, #2
 80034ae:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	2270      	movs	r2, #112	@ 0x70
 80034c4:	4393      	bics	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68fa      	ldr	r2, [r7, #12]
 80034d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a14      	ldr	r2, [pc, #80]	@ (8003530 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d00a      	beq.n	80034fa <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	2380      	movs	r3, #128	@ 0x80
 80034ea:	05db      	lsls	r3, r3, #23
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d004      	beq.n	80034fa <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a0f      	ldr	r2, [pc, #60]	@ (8003534 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d10c      	bne.n	8003514 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2280      	movs	r2, #128	@ 0x80
 80034fe:	4393      	bics	r3, r2
 8003500:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	68ba      	ldr	r2, [r7, #8]
 8003508:	4313      	orrs	r3, r2
 800350a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	223d      	movs	r2, #61	@ 0x3d
 8003518:	2101      	movs	r1, #1
 800351a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	223c      	movs	r2, #60	@ 0x3c
 8003520:	2100      	movs	r1, #0
 8003522:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	0018      	movs	r0, r3
 8003528:	46bd      	mov	sp, r7
 800352a:	b004      	add	sp, #16
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			@ (mov r8, r8)
 8003530:	40012c00 	.word	0x40012c00
 8003534:	40000400 	.word	0x40000400

08003538 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003542:	2300      	movs	r3, #0
 8003544:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	223c      	movs	r2, #60	@ 0x3c
 800354a:	5c9b      	ldrb	r3, [r3, r2]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003550:	2302      	movs	r3, #2
 8003552:	e03e      	b.n	80035d2 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	223c      	movs	r2, #60	@ 0x3c
 8003558:	2101      	movs	r1, #1
 800355a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	22ff      	movs	r2, #255	@ 0xff
 8003560:	4393      	bics	r3, r2
 8003562:	001a      	movs	r2, r3
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	4313      	orrs	r3, r2
 800356a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	4a1b      	ldr	r2, [pc, #108]	@ (80035dc <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8003570:	401a      	ands	r2, r3
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	4313      	orrs	r3, r2
 8003578:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	4a18      	ldr	r2, [pc, #96]	@ (80035e0 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 800357e:	401a      	ands	r2, r3
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	4313      	orrs	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4a16      	ldr	r2, [pc, #88]	@ (80035e4 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 800358c:	401a      	ands	r2, r3
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4313      	orrs	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	4a13      	ldr	r2, [pc, #76]	@ (80035e8 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 800359a:	401a      	ands	r2, r3
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	4313      	orrs	r3, r2
 80035a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4a11      	ldr	r2, [pc, #68]	@ (80035ec <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80035a8:	401a      	ands	r2, r3
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	4a0e      	ldr	r2, [pc, #56]	@ (80035f0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80035b6:	401a      	ands	r2, r3
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	69db      	ldr	r3, [r3, #28]
 80035bc:	4313      	orrs	r3, r2
 80035be:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68fa      	ldr	r2, [r7, #12]
 80035c6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	223c      	movs	r2, #60	@ 0x3c
 80035cc:	2100      	movs	r1, #0
 80035ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80035d0:	2300      	movs	r3, #0
}
 80035d2:	0018      	movs	r0, r3
 80035d4:	46bd      	mov	sp, r7
 80035d6:	b004      	add	sp, #16
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	fffffcff 	.word	0xfffffcff
 80035e0:	fffffbff 	.word	0xfffffbff
 80035e4:	fffff7ff 	.word	0xfffff7ff
 80035e8:	ffffefff 	.word	0xffffefff
 80035ec:	ffffdfff 	.word	0xffffdfff
 80035f0:	ffffbfff 	.word	0xffffbfff

080035f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035fc:	46c0      	nop			@ (mov r8, r8)
 80035fe:	46bd      	mov	sp, r7
 8003600:	b002      	add	sp, #8
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800360c:	46c0      	nop			@ (mov r8, r8)
 800360e:	46bd      	mov	sp, r7
 8003610:	b002      	add	sp, #8
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e044      	b.n	80036b0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800362a:	2b00      	cmp	r3, #0
 800362c:	d107      	bne.n	800363e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2278      	movs	r2, #120	@ 0x78
 8003632:	2100      	movs	r1, #0
 8003634:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	0018      	movs	r0, r3
 800363a:	f7fd fce3 	bl	8001004 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2224      	movs	r2, #36	@ 0x24
 8003642:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2101      	movs	r1, #1
 8003650:	438a      	bics	r2, r1
 8003652:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003658:	2b00      	cmp	r3, #0
 800365a:	d003      	beq.n	8003664 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	0018      	movs	r0, r3
 8003660:	f000 f96c 	bl	800393c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	0018      	movs	r0, r3
 8003668:	f000 f828 	bl	80036bc <UART_SetConfig>
 800366c:	0003      	movs	r3, r0
 800366e:	2b01      	cmp	r3, #1
 8003670:	d101      	bne.n	8003676 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e01c      	b.n	80036b0 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	490d      	ldr	r1, [pc, #52]	@ (80036b8 <HAL_UART_Init+0xa4>)
 8003682:	400a      	ands	r2, r1
 8003684:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	212a      	movs	r1, #42	@ 0x2a
 8003692:	438a      	bics	r2, r1
 8003694:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2101      	movs	r1, #1
 80036a2:	430a      	orrs	r2, r1
 80036a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	0018      	movs	r0, r3
 80036aa:	f000 f9fb 	bl	8003aa4 <UART_CheckIdleState>
 80036ae:	0003      	movs	r3, r0
}
 80036b0:	0018      	movs	r0, r3
 80036b2:	46bd      	mov	sp, r7
 80036b4:	b002      	add	sp, #8
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	ffffb7ff 	.word	0xffffb7ff

080036bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b088      	sub	sp, #32
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80036c4:	231e      	movs	r3, #30
 80036c6:	18fb      	adds	r3, r7, r3
 80036c8:	2200      	movs	r2, #0
 80036ca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	431a      	orrs	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a8d      	ldr	r2, [pc, #564]	@ (8003920 <UART_SetConfig+0x264>)
 80036ec:	4013      	ands	r3, r2
 80036ee:	0019      	movs	r1, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	697a      	ldr	r2, [r7, #20]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	4a88      	ldr	r2, [pc, #544]	@ (8003924 <UART_SetConfig+0x268>)
 8003702:	4013      	ands	r3, r2
 8003704:	0019      	movs	r1, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68da      	ldr	r2, [r3, #12]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	4313      	orrs	r3, r2
 8003720:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	4a7f      	ldr	r2, [pc, #508]	@ (8003928 <UART_SetConfig+0x26c>)
 800372a:	4013      	ands	r3, r2
 800372c:	0019      	movs	r1, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	697a      	ldr	r2, [r7, #20]
 8003734:	430a      	orrs	r2, r1
 8003736:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a7b      	ldr	r2, [pc, #492]	@ (800392c <UART_SetConfig+0x270>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d127      	bne.n	8003792 <UART_SetConfig+0xd6>
 8003742:	4b7b      	ldr	r3, [pc, #492]	@ (8003930 <UART_SetConfig+0x274>)
 8003744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003746:	2203      	movs	r2, #3
 8003748:	4013      	ands	r3, r2
 800374a:	2b03      	cmp	r3, #3
 800374c:	d00d      	beq.n	800376a <UART_SetConfig+0xae>
 800374e:	d81b      	bhi.n	8003788 <UART_SetConfig+0xcc>
 8003750:	2b02      	cmp	r3, #2
 8003752:	d014      	beq.n	800377e <UART_SetConfig+0xc2>
 8003754:	d818      	bhi.n	8003788 <UART_SetConfig+0xcc>
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <UART_SetConfig+0xa4>
 800375a:	2b01      	cmp	r3, #1
 800375c:	d00a      	beq.n	8003774 <UART_SetConfig+0xb8>
 800375e:	e013      	b.n	8003788 <UART_SetConfig+0xcc>
 8003760:	231f      	movs	r3, #31
 8003762:	18fb      	adds	r3, r7, r3
 8003764:	2200      	movs	r2, #0
 8003766:	701a      	strb	r2, [r3, #0]
 8003768:	e021      	b.n	80037ae <UART_SetConfig+0xf2>
 800376a:	231f      	movs	r3, #31
 800376c:	18fb      	adds	r3, r7, r3
 800376e:	2202      	movs	r2, #2
 8003770:	701a      	strb	r2, [r3, #0]
 8003772:	e01c      	b.n	80037ae <UART_SetConfig+0xf2>
 8003774:	231f      	movs	r3, #31
 8003776:	18fb      	adds	r3, r7, r3
 8003778:	2204      	movs	r2, #4
 800377a:	701a      	strb	r2, [r3, #0]
 800377c:	e017      	b.n	80037ae <UART_SetConfig+0xf2>
 800377e:	231f      	movs	r3, #31
 8003780:	18fb      	adds	r3, r7, r3
 8003782:	2208      	movs	r2, #8
 8003784:	701a      	strb	r2, [r3, #0]
 8003786:	e012      	b.n	80037ae <UART_SetConfig+0xf2>
 8003788:	231f      	movs	r3, #31
 800378a:	18fb      	adds	r3, r7, r3
 800378c:	2210      	movs	r2, #16
 800378e:	701a      	strb	r2, [r3, #0]
 8003790:	e00d      	b.n	80037ae <UART_SetConfig+0xf2>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a67      	ldr	r2, [pc, #412]	@ (8003934 <UART_SetConfig+0x278>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d104      	bne.n	80037a6 <UART_SetConfig+0xea>
 800379c:	231f      	movs	r3, #31
 800379e:	18fb      	adds	r3, r7, r3
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]
 80037a4:	e003      	b.n	80037ae <UART_SetConfig+0xf2>
 80037a6:	231f      	movs	r3, #31
 80037a8:	18fb      	adds	r3, r7, r3
 80037aa:	2210      	movs	r2, #16
 80037ac:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	69da      	ldr	r2, [r3, #28]
 80037b2:	2380      	movs	r3, #128	@ 0x80
 80037b4:	021b      	lsls	r3, r3, #8
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d15c      	bne.n	8003874 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80037ba:	231f      	movs	r3, #31
 80037bc:	18fb      	adds	r3, r7, r3
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d015      	beq.n	80037f0 <UART_SetConfig+0x134>
 80037c4:	dc18      	bgt.n	80037f8 <UART_SetConfig+0x13c>
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d00d      	beq.n	80037e6 <UART_SetConfig+0x12a>
 80037ca:	dc15      	bgt.n	80037f8 <UART_SetConfig+0x13c>
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d002      	beq.n	80037d6 <UART_SetConfig+0x11a>
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d005      	beq.n	80037e0 <UART_SetConfig+0x124>
 80037d4:	e010      	b.n	80037f8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037d6:	f7fe ffe5 	bl	80027a4 <HAL_RCC_GetPCLK1Freq>
 80037da:	0003      	movs	r3, r0
 80037dc:	61bb      	str	r3, [r7, #24]
        break;
 80037de:	e012      	b.n	8003806 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037e0:	4b55      	ldr	r3, [pc, #340]	@ (8003938 <UART_SetConfig+0x27c>)
 80037e2:	61bb      	str	r3, [r7, #24]
        break;
 80037e4:	e00f      	b.n	8003806 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037e6:	f7fe ff61 	bl	80026ac <HAL_RCC_GetSysClockFreq>
 80037ea:	0003      	movs	r3, r0
 80037ec:	61bb      	str	r3, [r7, #24]
        break;
 80037ee:	e00a      	b.n	8003806 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037f0:	2380      	movs	r3, #128	@ 0x80
 80037f2:	021b      	lsls	r3, r3, #8
 80037f4:	61bb      	str	r3, [r7, #24]
        break;
 80037f6:	e006      	b.n	8003806 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80037f8:	2300      	movs	r3, #0
 80037fa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80037fc:	231e      	movs	r3, #30
 80037fe:	18fb      	adds	r3, r7, r3
 8003800:	2201      	movs	r2, #1
 8003802:	701a      	strb	r2, [r3, #0]
        break;
 8003804:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d100      	bne.n	800380e <UART_SetConfig+0x152>
 800380c:	e07a      	b.n	8003904 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	005a      	lsls	r2, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	085b      	lsrs	r3, r3, #1
 8003818:	18d2      	adds	r2, r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	0019      	movs	r1, r3
 8003820:	0010      	movs	r0, r2
 8003822:	f7fc fc71 	bl	8000108 <__udivsi3>
 8003826:	0003      	movs	r3, r0
 8003828:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	2b0f      	cmp	r3, #15
 800382e:	d91c      	bls.n	800386a <UART_SetConfig+0x1ae>
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	2380      	movs	r3, #128	@ 0x80
 8003834:	025b      	lsls	r3, r3, #9
 8003836:	429a      	cmp	r2, r3
 8003838:	d217      	bcs.n	800386a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	b29a      	uxth	r2, r3
 800383e:	200e      	movs	r0, #14
 8003840:	183b      	adds	r3, r7, r0
 8003842:	210f      	movs	r1, #15
 8003844:	438a      	bics	r2, r1
 8003846:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	085b      	lsrs	r3, r3, #1
 800384c:	b29b      	uxth	r3, r3
 800384e:	2207      	movs	r2, #7
 8003850:	4013      	ands	r3, r2
 8003852:	b299      	uxth	r1, r3
 8003854:	183b      	adds	r3, r7, r0
 8003856:	183a      	adds	r2, r7, r0
 8003858:	8812      	ldrh	r2, [r2, #0]
 800385a:	430a      	orrs	r2, r1
 800385c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	183a      	adds	r2, r7, r0
 8003864:	8812      	ldrh	r2, [r2, #0]
 8003866:	60da      	str	r2, [r3, #12]
 8003868:	e04c      	b.n	8003904 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800386a:	231e      	movs	r3, #30
 800386c:	18fb      	adds	r3, r7, r3
 800386e:	2201      	movs	r2, #1
 8003870:	701a      	strb	r2, [r3, #0]
 8003872:	e047      	b.n	8003904 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003874:	231f      	movs	r3, #31
 8003876:	18fb      	adds	r3, r7, r3
 8003878:	781b      	ldrb	r3, [r3, #0]
 800387a:	2b08      	cmp	r3, #8
 800387c:	d015      	beq.n	80038aa <UART_SetConfig+0x1ee>
 800387e:	dc18      	bgt.n	80038b2 <UART_SetConfig+0x1f6>
 8003880:	2b04      	cmp	r3, #4
 8003882:	d00d      	beq.n	80038a0 <UART_SetConfig+0x1e4>
 8003884:	dc15      	bgt.n	80038b2 <UART_SetConfig+0x1f6>
 8003886:	2b00      	cmp	r3, #0
 8003888:	d002      	beq.n	8003890 <UART_SetConfig+0x1d4>
 800388a:	2b02      	cmp	r3, #2
 800388c:	d005      	beq.n	800389a <UART_SetConfig+0x1de>
 800388e:	e010      	b.n	80038b2 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003890:	f7fe ff88 	bl	80027a4 <HAL_RCC_GetPCLK1Freq>
 8003894:	0003      	movs	r3, r0
 8003896:	61bb      	str	r3, [r7, #24]
        break;
 8003898:	e012      	b.n	80038c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800389a:	4b27      	ldr	r3, [pc, #156]	@ (8003938 <UART_SetConfig+0x27c>)
 800389c:	61bb      	str	r3, [r7, #24]
        break;
 800389e:	e00f      	b.n	80038c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038a0:	f7fe ff04 	bl	80026ac <HAL_RCC_GetSysClockFreq>
 80038a4:	0003      	movs	r3, r0
 80038a6:	61bb      	str	r3, [r7, #24]
        break;
 80038a8:	e00a      	b.n	80038c0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038aa:	2380      	movs	r3, #128	@ 0x80
 80038ac:	021b      	lsls	r3, r3, #8
 80038ae:	61bb      	str	r3, [r7, #24]
        break;
 80038b0:	e006      	b.n	80038c0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80038b2:	2300      	movs	r3, #0
 80038b4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038b6:	231e      	movs	r3, #30
 80038b8:	18fb      	adds	r3, r7, r3
 80038ba:	2201      	movs	r2, #1
 80038bc:	701a      	strb	r2, [r3, #0]
        break;
 80038be:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d01e      	beq.n	8003904 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	085a      	lsrs	r2, r3, #1
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	18d2      	adds	r2, r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	0019      	movs	r1, r3
 80038d6:	0010      	movs	r0, r2
 80038d8:	f7fc fc16 	bl	8000108 <__udivsi3>
 80038dc:	0003      	movs	r3, r0
 80038de:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	2b0f      	cmp	r3, #15
 80038e4:	d90a      	bls.n	80038fc <UART_SetConfig+0x240>
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	2380      	movs	r3, #128	@ 0x80
 80038ea:	025b      	lsls	r3, r3, #9
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d205      	bcs.n	80038fc <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	60da      	str	r2, [r3, #12]
 80038fa:	e003      	b.n	8003904 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80038fc:	231e      	movs	r3, #30
 80038fe:	18fb      	adds	r3, r7, r3
 8003900:	2201      	movs	r2, #1
 8003902:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003910:	231e      	movs	r3, #30
 8003912:	18fb      	adds	r3, r7, r3
 8003914:	781b      	ldrb	r3, [r3, #0]
}
 8003916:	0018      	movs	r0, r3
 8003918:	46bd      	mov	sp, r7
 800391a:	b008      	add	sp, #32
 800391c:	bd80      	pop	{r7, pc}
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	efff69f3 	.word	0xefff69f3
 8003924:	ffffcfff 	.word	0xffffcfff
 8003928:	fffff4ff 	.word	0xfffff4ff
 800392c:	40013800 	.word	0x40013800
 8003930:	40021000 	.word	0x40021000
 8003934:	40004400 	.word	0x40004400
 8003938:	007a1200 	.word	0x007a1200

0800393c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003948:	2208      	movs	r2, #8
 800394a:	4013      	ands	r3, r2
 800394c:	d00b      	beq.n	8003966 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	4a4a      	ldr	r2, [pc, #296]	@ (8003a80 <UART_AdvFeatureConfig+0x144>)
 8003956:	4013      	ands	r3, r2
 8003958:	0019      	movs	r1, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	430a      	orrs	r2, r1
 8003964:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396a:	2201      	movs	r2, #1
 800396c:	4013      	ands	r3, r2
 800396e:	d00b      	beq.n	8003988 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	4a43      	ldr	r2, [pc, #268]	@ (8003a84 <UART_AdvFeatureConfig+0x148>)
 8003978:	4013      	ands	r3, r2
 800397a:	0019      	movs	r1, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	430a      	orrs	r2, r1
 8003986:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398c:	2202      	movs	r2, #2
 800398e:	4013      	ands	r3, r2
 8003990:	d00b      	beq.n	80039aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	4a3b      	ldr	r2, [pc, #236]	@ (8003a88 <UART_AdvFeatureConfig+0x14c>)
 800399a:	4013      	ands	r3, r2
 800399c:	0019      	movs	r1, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ae:	2204      	movs	r2, #4
 80039b0:	4013      	ands	r3, r2
 80039b2:	d00b      	beq.n	80039cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	4a34      	ldr	r2, [pc, #208]	@ (8003a8c <UART_AdvFeatureConfig+0x150>)
 80039bc:	4013      	ands	r3, r2
 80039be:	0019      	movs	r1, r3
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d0:	2210      	movs	r2, #16
 80039d2:	4013      	ands	r3, r2
 80039d4:	d00b      	beq.n	80039ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	4a2c      	ldr	r2, [pc, #176]	@ (8003a90 <UART_AdvFeatureConfig+0x154>)
 80039de:	4013      	ands	r3, r2
 80039e0:	0019      	movs	r1, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	430a      	orrs	r2, r1
 80039ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f2:	2220      	movs	r2, #32
 80039f4:	4013      	ands	r3, r2
 80039f6:	d00b      	beq.n	8003a10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	4a25      	ldr	r2, [pc, #148]	@ (8003a94 <UART_AdvFeatureConfig+0x158>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	0019      	movs	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	2240      	movs	r2, #64	@ 0x40
 8003a16:	4013      	ands	r3, r2
 8003a18:	d01d      	beq.n	8003a56 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	4a1d      	ldr	r2, [pc, #116]	@ (8003a98 <UART_AdvFeatureConfig+0x15c>)
 8003a22:	4013      	ands	r3, r2
 8003a24:	0019      	movs	r1, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a36:	2380      	movs	r3, #128	@ 0x80
 8003a38:	035b      	lsls	r3, r3, #13
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d10b      	bne.n	8003a56 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	4a15      	ldr	r2, [pc, #84]	@ (8003a9c <UART_AdvFeatureConfig+0x160>)
 8003a46:	4013      	ands	r3, r2
 8003a48:	0019      	movs	r1, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	430a      	orrs	r2, r1
 8003a54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5a:	2280      	movs	r2, #128	@ 0x80
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d00b      	beq.n	8003a78 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	4a0e      	ldr	r2, [pc, #56]	@ (8003aa0 <UART_AdvFeatureConfig+0x164>)
 8003a68:	4013      	ands	r3, r2
 8003a6a:	0019      	movs	r1, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	430a      	orrs	r2, r1
 8003a76:	605a      	str	r2, [r3, #4]
  }
}
 8003a78:	46c0      	nop			@ (mov r8, r8)
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	b002      	add	sp, #8
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	ffff7fff 	.word	0xffff7fff
 8003a84:	fffdffff 	.word	0xfffdffff
 8003a88:	fffeffff 	.word	0xfffeffff
 8003a8c:	fffbffff 	.word	0xfffbffff
 8003a90:	ffffefff 	.word	0xffffefff
 8003a94:	ffffdfff 	.word	0xffffdfff
 8003a98:	ffefffff 	.word	0xffefffff
 8003a9c:	ff9fffff 	.word	0xff9fffff
 8003aa0:	fff7ffff 	.word	0xfff7ffff

08003aa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b092      	sub	sp, #72	@ 0x48
 8003aa8:	af02      	add	r7, sp, #8
 8003aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2284      	movs	r2, #132	@ 0x84
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ab4:	f7fd fbe0 	bl	8001278 <HAL_GetTick>
 8003ab8:	0003      	movs	r3, r0
 8003aba:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	2208      	movs	r2, #8
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d12c      	bne.n	8003b24 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003acc:	2280      	movs	r2, #128	@ 0x80
 8003ace:	0391      	lsls	r1, r2, #14
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	4a46      	ldr	r2, [pc, #280]	@ (8003bec <UART_CheckIdleState+0x148>)
 8003ad4:	9200      	str	r2, [sp, #0]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f000 f88c 	bl	8003bf4 <UART_WaitOnFlagUntilTimeout>
 8003adc:	1e03      	subs	r3, r0, #0
 8003ade:	d021      	beq.n	8003b24 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ae4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003aea:	2301      	movs	r3, #1
 8003aec:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003af0:	f383 8810 	msr	PRIMASK, r3
}
 8003af4:	46c0      	nop			@ (mov r8, r8)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2180      	movs	r1, #128	@ 0x80
 8003b02:	438a      	bics	r2, r1
 8003b04:	601a      	str	r2, [r3, #0]
 8003b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b0c:	f383 8810 	msr	PRIMASK, r3
}
 8003b10:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2220      	movs	r2, #32
 8003b16:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2278      	movs	r2, #120	@ 0x78
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e05f      	b.n	8003be4 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2204      	movs	r2, #4
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	d146      	bne.n	8003bc0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b34:	2280      	movs	r2, #128	@ 0x80
 8003b36:	03d1      	lsls	r1, r2, #15
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8003bec <UART_CheckIdleState+0x148>)
 8003b3c:	9200      	str	r2, [sp, #0]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f000 f858 	bl	8003bf4 <UART_WaitOnFlagUntilTimeout>
 8003b44:	1e03      	subs	r3, r0, #0
 8003b46:	d03b      	beq.n	8003bc0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b48:	f3ef 8310 	mrs	r3, PRIMASK
 8003b4c:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b50:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b52:	2301      	movs	r3, #1
 8003b54:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	f383 8810 	msr	PRIMASK, r3
}
 8003b5c:	46c0      	nop			@ (mov r8, r8)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681a      	ldr	r2, [r3, #0]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4921      	ldr	r1, [pc, #132]	@ (8003bf0 <UART_CheckIdleState+0x14c>)
 8003b6a:	400a      	ands	r2, r1
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b70:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	f383 8810 	msr	PRIMASK, r3
}
 8003b78:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b7a:	f3ef 8310 	mrs	r3, PRIMASK
 8003b7e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003b80:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b82:	633b      	str	r3, [r7, #48]	@ 0x30
 8003b84:	2301      	movs	r3, #1
 8003b86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	f383 8810 	msr	PRIMASK, r3
}
 8003b8e:	46c0      	nop			@ (mov r8, r8)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689a      	ldr	r2, [r3, #8]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	438a      	bics	r2, r1
 8003b9e:	609a      	str	r2, [r3, #8]
 8003ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba4:	6a3b      	ldr	r3, [r7, #32]
 8003ba6:	f383 8810 	msr	PRIMASK, r3
}
 8003baa:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2280      	movs	r2, #128	@ 0x80
 8003bb0:	2120      	movs	r1, #32
 8003bb2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2278      	movs	r2, #120	@ 0x78
 8003bb8:	2100      	movs	r1, #0
 8003bba:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e011      	b.n	8003be4 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2280      	movs	r2, #128	@ 0x80
 8003bca:	2120      	movs	r1, #32
 8003bcc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2278      	movs	r2, #120	@ 0x78
 8003bde:	2100      	movs	r1, #0
 8003be0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	0018      	movs	r0, r3
 8003be6:	46bd      	mov	sp, r7
 8003be8:	b010      	add	sp, #64	@ 0x40
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	01ffffff 	.word	0x01ffffff
 8003bf0:	fffffedf 	.word	0xfffffedf

08003bf4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	603b      	str	r3, [r7, #0]
 8003c00:	1dfb      	adds	r3, r7, #7
 8003c02:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c04:	e051      	b.n	8003caa <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c06:	69bb      	ldr	r3, [r7, #24]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	d04e      	beq.n	8003caa <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c0c:	f7fd fb34 	bl	8001278 <HAL_GetTick>
 8003c10:	0002      	movs	r2, r0
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	69ba      	ldr	r2, [r7, #24]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d302      	bcc.n	8003c22 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e051      	b.n	8003cca <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2204      	movs	r2, #4
 8003c2e:	4013      	ands	r3, r2
 8003c30:	d03b      	beq.n	8003caa <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	2b80      	cmp	r3, #128	@ 0x80
 8003c36:	d038      	beq.n	8003caa <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	2b40      	cmp	r3, #64	@ 0x40
 8003c3c:	d035      	beq.n	8003caa <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	69db      	ldr	r3, [r3, #28]
 8003c44:	2208      	movs	r2, #8
 8003c46:	4013      	ands	r3, r2
 8003c48:	2b08      	cmp	r3, #8
 8003c4a:	d111      	bne.n	8003c70 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2208      	movs	r2, #8
 8003c52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	0018      	movs	r0, r3
 8003c58:	f000 f83c 	bl	8003cd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2284      	movs	r2, #132	@ 0x84
 8003c60:	2108      	movs	r1, #8
 8003c62:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2278      	movs	r2, #120	@ 0x78
 8003c68:	2100      	movs	r1, #0
 8003c6a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e02c      	b.n	8003cca <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	69da      	ldr	r2, [r3, #28]
 8003c76:	2380      	movs	r3, #128	@ 0x80
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	401a      	ands	r2, r3
 8003c7c:	2380      	movs	r3, #128	@ 0x80
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d112      	bne.n	8003caa <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2280      	movs	r2, #128	@ 0x80
 8003c8a:	0112      	lsls	r2, r2, #4
 8003c8c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	0018      	movs	r0, r3
 8003c92:	f000 f81f 	bl	8003cd4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2284      	movs	r2, #132	@ 0x84
 8003c9a:	2120      	movs	r1, #32
 8003c9c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2278      	movs	r2, #120	@ 0x78
 8003ca2:	2100      	movs	r1, #0
 8003ca4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e00f      	b.n	8003cca <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	68ba      	ldr	r2, [r7, #8]
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	425a      	negs	r2, r3
 8003cba:	4153      	adcs	r3, r2
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	001a      	movs	r2, r3
 8003cc0:	1dfb      	adds	r3, r7, #7
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d09e      	beq.n	8003c06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	0018      	movs	r0, r3
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	b004      	add	sp, #16
 8003cd0:	bd80      	pop	{r7, pc}
	...

08003cd4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b08e      	sub	sp, #56	@ 0x38
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cdc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ce0:	617b      	str	r3, [r7, #20]
  return(result);
 8003ce2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	f383 8810 	msr	PRIMASK, r3
}
 8003cf0:	46c0      	nop			@ (mov r8, r8)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4926      	ldr	r1, [pc, #152]	@ (8003d98 <UART_EndRxTransfer+0xc4>)
 8003cfe:	400a      	ands	r2, r1
 8003d00:	601a      	str	r2, [r3, #0]
 8003d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d04:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	f383 8810 	msr	PRIMASK, r3
}
 8003d0c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d0e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d12:	623b      	str	r3, [r7, #32]
  return(result);
 8003d14:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d16:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d18:	2301      	movs	r3, #1
 8003d1a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1e:	f383 8810 	msr	PRIMASK, r3
}
 8003d22:	46c0      	nop			@ (mov r8, r8)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689a      	ldr	r2, [r3, #8]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2101      	movs	r1, #1
 8003d30:	438a      	bics	r2, r1
 8003d32:	609a      	str	r2, [r3, #8]
 8003d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d36:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d3a:	f383 8810 	msr	PRIMASK, r3
}
 8003d3e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d118      	bne.n	8003d7a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d48:	f3ef 8310 	mrs	r3, PRIMASK
 8003d4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003d4e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d52:	2301      	movs	r3, #1
 8003d54:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f383 8810 	msr	PRIMASK, r3
}
 8003d5c:	46c0      	nop			@ (mov r8, r8)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2110      	movs	r1, #16
 8003d6a:	438a      	bics	r2, r1
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d70:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	f383 8810 	msr	PRIMASK, r3
}
 8003d78:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2280      	movs	r2, #128	@ 0x80
 8003d7e:	2120      	movs	r1, #32
 8003d80:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003d8e:	46c0      	nop			@ (mov r8, r8)
 8003d90:	46bd      	mov	sp, r7
 8003d92:	b00e      	add	sp, #56	@ 0x38
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	fffffedf 	.word	0xfffffedf

08003d9c <memset>:
 8003d9c:	0003      	movs	r3, r0
 8003d9e:	1882      	adds	r2, r0, r2
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d100      	bne.n	8003da6 <memset+0xa>
 8003da4:	4770      	bx	lr
 8003da6:	7019      	strb	r1, [r3, #0]
 8003da8:	3301      	adds	r3, #1
 8003daa:	e7f9      	b.n	8003da0 <memset+0x4>

08003dac <__libc_init_array>:
 8003dac:	b570      	push	{r4, r5, r6, lr}
 8003dae:	2600      	movs	r6, #0
 8003db0:	4c0c      	ldr	r4, [pc, #48]	@ (8003de4 <__libc_init_array+0x38>)
 8003db2:	4d0d      	ldr	r5, [pc, #52]	@ (8003de8 <__libc_init_array+0x3c>)
 8003db4:	1b64      	subs	r4, r4, r5
 8003db6:	10a4      	asrs	r4, r4, #2
 8003db8:	42a6      	cmp	r6, r4
 8003dba:	d109      	bne.n	8003dd0 <__libc_init_array+0x24>
 8003dbc:	2600      	movs	r6, #0
 8003dbe:	f000 f819 	bl	8003df4 <_init>
 8003dc2:	4c0a      	ldr	r4, [pc, #40]	@ (8003dec <__libc_init_array+0x40>)
 8003dc4:	4d0a      	ldr	r5, [pc, #40]	@ (8003df0 <__libc_init_array+0x44>)
 8003dc6:	1b64      	subs	r4, r4, r5
 8003dc8:	10a4      	asrs	r4, r4, #2
 8003dca:	42a6      	cmp	r6, r4
 8003dcc:	d105      	bne.n	8003dda <__libc_init_array+0x2e>
 8003dce:	bd70      	pop	{r4, r5, r6, pc}
 8003dd0:	00b3      	lsls	r3, r6, #2
 8003dd2:	58eb      	ldr	r3, [r5, r3]
 8003dd4:	4798      	blx	r3
 8003dd6:	3601      	adds	r6, #1
 8003dd8:	e7ee      	b.n	8003db8 <__libc_init_array+0xc>
 8003dda:	00b3      	lsls	r3, r6, #2
 8003ddc:	58eb      	ldr	r3, [r5, r3]
 8003dde:	4798      	blx	r3
 8003de0:	3601      	adds	r6, #1
 8003de2:	e7f2      	b.n	8003dca <__libc_init_array+0x1e>
 8003de4:	08003e5c 	.word	0x08003e5c
 8003de8:	08003e5c 	.word	0x08003e5c
 8003dec:	08003e60 	.word	0x08003e60
 8003df0:	08003e5c 	.word	0x08003e5c

08003df4 <_init>:
 8003df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003df6:	46c0      	nop			@ (mov r8, r8)
 8003df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dfa:	bc08      	pop	{r3}
 8003dfc:	469e      	mov	lr, r3
 8003dfe:	4770      	bx	lr

08003e00 <_fini>:
 8003e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e02:	46c0      	nop			@ (mov r8, r8)
 8003e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e06:	bc08      	pop	{r3}
 8003e08:	469e      	mov	lr, r3
 8003e0a:	4770      	bx	lr
