{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1656, "design__instance__area": 15553.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013379818992689252, "power__switching__total": 0.000648625020403415, "power__leakage__total": 1.4763761768676886e-08, "power__total": 0.0019866216462105513, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.6784961673434772, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.8328267200491517, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3246991101229139, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.7877855257777695, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.324699, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.602848, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.5458947892680066, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.2889341070403795, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.5253220229729575, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.8263455709149983, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -70.00024935609838, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.8263455709149983, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.899265, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.825263, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.34251238925663796, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.2648127347913596, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11518170077068354, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.987548626382075, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.115182, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 5, "design__max_fanout_violation__count": 10, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.576387065501717, "clock__skew__worst_setup": 1.2493257892936527, "timing__hold__ws": 0.11244927529634907, "timing__setup__ws": -3.992128518532787, "timing__hold__tns": 0, "timing__setup__tns": -74.11009260481532, "timing__hold__wns": 0, "timing__setup__wns": -3.992128518532787, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.112449, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 87, "timing__setup_r2r__ws": 2.736587, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.325 162.045", "design__core__bbox": "5.52 10.88 145.36 149.6", "design__io": 213, "design__die__area": 24521.5, "design__core__area": 19398.6, "design__instance__count__stdcell": 1921, "design__instance__area__stdcell": 15885.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.818885, "design__instance__utilization__stdcell": 0.818885, "design__rows": 51, "design__rows:unithd": 51, "design__sites": 15504, "design__sites:unithd": 15504, "design__instance__count__class:buffer": 257, "design__instance__area__class:buffer": 1109.81, "design__instance__count__class:inverter": 38, "design__instance__area__class:inverter": 150.144, "design__instance__count__class:sequential_cell": 190, "design__instance__area__class:sequential_cell": 4500.57, "design__instance__count__class:multi_input_combinational_cell": 829, "design__instance__area__class:multi_input_combinational_cell": 7266.97, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8661902, "design__instance__count__class:timing_repair_buffer": 310, "design__instance__area__class:timing_repair_buffer": 2080.75, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 37165.5, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 245.235, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 200.192, "design__instance__count__setup_buffer": 44, "design__instance__count__hold_buffer": 45, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "antenna_diodes_count": 0, "route__net": 1748, "route__net__special": 2, "route__drc_errors__iter:0": 842, "route__wirelength__iter:0": 42864, "route__drc_errors__iter:1": 567, "route__wirelength__iter:1": 42424, "route__drc_errors__iter:2": 483, "route__wirelength__iter:2": 42339, "route__drc_errors__iter:3": 79, "route__wirelength__iter:3": 42275, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 42254, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 42262, "route__drc_errors": 0, "route__wirelength": 42262, "route__vias": 11654, "route__vias__singlecut": 11654, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 316.07, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.6612673928931736, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.8064132923009695, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3209222423086245, "timing__setup__ws__corner:min_tt_025C_1v80": 1.882532405468115, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.320922, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.64895, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.514633794590305, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.2402035305315224, "timing__hold__ws__corner:min_ss_100C_1v60": 0.5379727926517445, "timing__setup__ws__corner:min_ss_100C_1v60": -3.654032735370896, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -65.73452723760184, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.654032735370896, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.89814, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.90738, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.3308176881625464, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.2493257892936527, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11244927529634907, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.05663158990936, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112449, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 10, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.6960738849002892, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.8576860575635112, "timing__hold__ws__corner:max_tt_025C_1v80": 0.32743353399874925, "timing__setup__ws__corner:max_tt_025C_1v80": 1.6939712334544845, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.327434, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.560183, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 5, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 10, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.576387065501717, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.3349897121180514, "timing__hold__ws__corner:max_ss_100C_1v60": 0.5174592012455814, "timing__setup__ws__corner:max_ss_100C_1v60": -3.992128518532787, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -74.11009260481532, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.992128518532787, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.903032, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.736587, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 10, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.3546407989875654, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.28035563553109, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11790729837322346, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.9183040143778327, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.117907, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79779, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79966, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00221405, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00169785, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000312243, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00169785, "design_powergrid__voltage__worst": 0.00169785, "design_powergrid__voltage__worst__net:VPWR": 1.79779, "design_powergrid__drop__worst": 0.00221405, "design_powergrid__drop__worst__net:VPWR": 0.00221405, "design_powergrid__voltage__worst__net:VGND": 0.00169785, "design_powergrid__drop__worst__net:VGND": 0.00169785, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000337, "ir__drop__worst": 0.00221, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}