
I2CDriver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000346  000003da  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000346  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002e  00800102  00800102  000003dc  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003dc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000040c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000058  00000000  00000000  0000044c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000a45  00000000  00000000  000004a4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000007ff  00000000  00000000  00000ee9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000441  00000000  00000000  000016e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000c8  00000000  00000000  00001b2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000055a  00000000  00000000  00001bf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000307  00000000  00000000  0000214e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000038  00000000  00000000  00002455  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 65 00 	jmp	0xca	; 0xca <__ctors_end>
   4:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
   8:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
   c:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  10:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  14:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  18:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  1c:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  20:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  24:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  28:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  2c:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  30:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  34:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  38:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  3c:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  40:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  44:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  48:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  4c:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  50:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  54:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  58:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  5c:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  60:	0c 94 3a 01 	jmp	0x274	; 0x274 <__vector_24>
  64:	0c 94 82 00 	jmp	0x104	; 0x104 <__bad_interrupt>
  68:	5e 01       	movw	r10, r28
  6a:	8a 01       	movw	r16, r20
  6c:	8a 01       	movw	r16, r20
  6e:	8a 01       	movw	r16, r20
  70:	8a 01       	movw	r16, r20
  72:	8a 01       	movw	r16, r20
  74:	8a 01       	movw	r16, r20
  76:	8a 01       	movw	r16, r20
  78:	5e 01       	movw	r10, r28
  7a:	8a 01       	movw	r16, r20
  7c:	8a 01       	movw	r16, r20
  7e:	8a 01       	movw	r16, r20
  80:	8a 01       	movw	r16, r20
  82:	8a 01       	movw	r16, r20
  84:	8a 01       	movw	r16, r20
  86:	8a 01       	movw	r16, r20
  88:	66 01       	movw	r12, r12
  8a:	8a 01       	movw	r16, r20
  8c:	8a 01       	movw	r16, r20
  8e:	8a 01       	movw	r16, r20
  90:	8a 01       	movw	r16, r20
  92:	8a 01       	movw	r16, r20
  94:	8a 01       	movw	r16, r20
  96:	8a 01       	movw	r16, r20
  98:	83 01       	movw	r16, r6
  9a:	8a 01       	movw	r16, r20
  9c:	8a 01       	movw	r16, r20
  9e:	8a 01       	movw	r16, r20
  a0:	8a 01       	movw	r16, r20
  a2:	8a 01       	movw	r16, r20
  a4:	8a 01       	movw	r16, r20
  a6:	8a 01       	movw	r16, r20
  a8:	66 01       	movw	r12, r12
  aa:	8a 01       	movw	r16, r20
  ac:	8a 01       	movw	r16, r20
  ae:	8a 01       	movw	r16, r20
  b0:	8a 01       	movw	r16, r20
  b2:	8a 01       	movw	r16, r20
  b4:	8a 01       	movw	r16, r20
  b6:	8a 01       	movw	r16, r20
  b8:	83 01       	movw	r16, r6
  ba:	8a 01       	movw	r16, r20
  bc:	8a 01       	movw	r16, r20
  be:	8a 01       	movw	r16, r20
  c0:	8a 01       	movw	r16, r20
  c2:	8a 01       	movw	r16, r20
  c4:	8a 01       	movw	r16, r20
  c6:	8a 01       	movw	r16, r20
  c8:	83 01       	movw	r16, r6

000000ca <__ctors_end>:
  ca:	11 24       	eor	r1, r1
  cc:	1f be       	out	0x3f, r1	; 63
  ce:	cf ef       	ldi	r28, 0xFF	; 255
  d0:	d8 e0       	ldi	r29, 0x08	; 8
  d2:	de bf       	out	0x3e, r29	; 62
  d4:	cd bf       	out	0x3d, r28	; 61

000000d6 <__do_copy_data>:
  d6:	11 e0       	ldi	r17, 0x01	; 1
  d8:	a0 e0       	ldi	r26, 0x00	; 0
  da:	b1 e0       	ldi	r27, 0x01	; 1
  dc:	e6 e4       	ldi	r30, 0x46	; 70
  de:	f3 e0       	ldi	r31, 0x03	; 3
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <__do_copy_data+0x10>
  e2:	05 90       	lpm	r0, Z+
  e4:	0d 92       	st	X+, r0
  e6:	a2 30       	cpi	r26, 0x02	; 2
  e8:	b1 07       	cpc	r27, r17
  ea:	d9 f7       	brne	.-10     	; 0xe2 <__do_copy_data+0xc>

000000ec <__do_clear_bss>:
  ec:	21 e0       	ldi	r18, 0x01	; 1
  ee:	a2 e0       	ldi	r26, 0x02	; 2
  f0:	b1 e0       	ldi	r27, 0x01	; 1
  f2:	01 c0       	rjmp	.+2      	; 0xf6 <.do_clear_bss_start>

000000f4 <.do_clear_bss_loop>:
  f4:	1d 92       	st	X+, r1

000000f6 <.do_clear_bss_start>:
  f6:	a0 33       	cpi	r26, 0x30	; 48
  f8:	b2 07       	cpc	r27, r18
  fa:	e1 f7       	brne	.-8      	; 0xf4 <.do_clear_bss_loop>
  fc:	0e 94 84 00 	call	0x108	; 0x108 <main>
 100:	0c 94 a1 01 	jmp	0x342	; 0x342 <_exit>

00000104 <__bad_interrupt>:
 104:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000108 <main>:

#include "two_wire.h"
unsigned char buffer[8];
int main(void)
{
   sei();
 108:	78 94       	sei
   unsigned char counter = 0;
 10a:	10 e0       	ldi	r17, 0x00	; 0
 10c:	0f 2e       	mov	r0, r31
 10e:	f0 e3       	ldi	r31, 0x30	; 48
 110:	ef 2e       	mov	r14, r31
 112:	f1 e0       	ldi	r31, 0x01	; 1
 114:	ff 2e       	mov	r15, r31
 116:	f0 2d       	mov	r31, r0
    {
        // paint one LED per row. The HT16K33 internal memory looks like
        // a 8x16 bit matrix (8 rows, 16 columns)
        for (uint8_t i=0; i<8; i++) 
        {
           buffer[i] = 1 << counter+i | 1 << counter+i+8 ;
 118:	c1 e0       	ldi	r28, 0x01	; 1
 11a:	d0 e0       	ldi	r29, 0x00	; 0
 11c:	81 2f       	mov	r24, r17
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	08 96       	adiw	r24, 0x08	; 8
 122:	e8 e2       	ldi	r30, 0x28	; 40
 124:	f1 e0       	ldi	r31, 0x01	; 1
 126:	9c 01       	movw	r18, r24
 128:	28 50       	subi	r18, 0x08	; 8
 12a:	31 09       	sbc	r19, r1
 12c:	ae 01       	movw	r20, r28
 12e:	02 c0       	rjmp	.+4      	; 0x134 <main+0x2c>
 130:	44 0f       	add	r20, r20
 132:	55 1f       	adc	r21, r21
 134:	2a 95       	dec	r18
 136:	e2 f7       	brpl	.-8      	; 0x130 <main+0x28>
 138:	9e 01       	movw	r18, r28
 13a:	08 2e       	mov	r0, r24
 13c:	02 c0       	rjmp	.+4      	; 0x142 <main+0x3a>
 13e:	22 0f       	add	r18, r18
 140:	33 1f       	adc	r19, r19
 142:	0a 94       	dec	r0
 144:	e2 f7       	brpl	.-8      	; 0x13e <main+0x36>
 146:	24 2b       	or	r18, r20
 148:	21 93       	st	Z+, r18
 14a:	01 96       	adiw	r24, 0x01	; 1
    /* Replace with your application code */
    while (1)
    {
        // paint one LED per row. The HT16K33 internal memory looks like
        // a 8x16 bit matrix (8 rows, 16 columns)
        for (uint8_t i=0; i<8; i++) 
 14c:	ee 15       	cp	r30, r14
 14e:	ff 05       	cpc	r31, r15
 150:	51 f7       	brne	.-44     	; 0x126 <main+0x1e>
        {
           buffer[i] = 1 << counter+i | 1 << counter+i+8 ;
        }
        twi_Init();
 152:	0e 94 c3 00 	call	0x186	; 0x186 <twi_Init>
        twi_WriteTo(0x70, buffer, 8, 1, 1);
 156:	01 e0       	ldi	r16, 0x01	; 1
 158:	21 e0       	ldi	r18, 0x01	; 1
 15a:	48 e0       	ldi	r20, 0x08	; 8
 15c:	68 e2       	ldi	r22, 0x28	; 40
 15e:	71 e0       	ldi	r23, 0x01	; 1
 160:	80 e7       	ldi	r24, 0x70	; 112
 162:	0e 94 d7 00 	call	0x1ae	; 0x1ae <twi_WriteTo>

        counter++;
 166:	1f 5f       	subi	r17, 0xFF	; 255
        if (counter >= 16) counter = 0;
 168:	10 31       	cpi	r17, 0x10	; 16
 16a:	c0 f2       	brcs	.-80     	; 0x11c <main+0x14>
 16c:	10 e0       	ldi	r17, 0x00	; 0
 16e:	d6 cf       	rjmp	.-84     	; 0x11c <main+0x14>

00000170 <handler_TWI_Stop>:
}

static void handler_TWI_Stop(void)
{
     // send stop condition
     TWCR = mcontrol_TWI_On_State() | control_TWI_Handled() | control_TWI_Send_Stop();
 170:	85 ed       	ldi	r24, 0xD5	; 213
 172:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

     // wait for stop condition to be exectued on bus
     // TWINT is not set after a stop condition!
     while(TWCR & (1 << TWSTO))
 176:	ec eb       	ldi	r30, 0xBC	; 188
 178:	f0 e0       	ldi	r31, 0x00	; 0
 17a:	80 81       	ld	r24, Z
 17c:	84 fd       	sbrc	r24, 4
 17e:	fd cf       	rjmp	.-6      	; 0x17a <handler_TWI_Stop+0xa>
     {
        continue;
     }

     // update twi state
     twi_State = TWI_AVAILABLE;
 180:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <twi_State>
 184:	08 95       	ret

00000186 <twi_Init>:
   }
}

void twi_Init(void)
{
   DDRD |= 0xFF;
 186:	8a b1       	in	r24, 0x0a	; 10
 188:	8f ef       	ldi	r24, 0xFF	; 255
 18a:	8a b9       	out	0x0a, r24	; 10

  // initialize state
  twi_State = TWI_AVAILABLE;
 18c:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <twi_State>

  // initialize twi prescaler and bit rate
  sbi(TWSR, TWPS0);
 190:	e9 eb       	ldi	r30, 0xB9	; 185
 192:	f0 e0       	ldi	r31, 0x00	; 0
 194:	80 81       	ld	r24, Z
 196:	81 60       	ori	r24, 0x01	; 1
 198:	80 83       	st	Z, r24
  sbi(TWSR, TWPS1);
 19a:	80 81       	ld	r24, Z
 19c:	82 60       	ori	r24, 0x02	; 2
 19e:	80 83       	st	Z, r24
   return control_TWI_Enable() | control_TWI_Interrupts_On();
}

static void twi_Set_BR(unsigned int aiFreq)
{
   TWBR = ((CLOCK_FREQUENCY / aiFreq) - 16) / 2 /* *PreScaler */;
 1a0:	88 e9       	ldi	r24, 0x98	; 152
 1a2:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
  sbi(TWSR, TWPS0);
  sbi(TWSR, TWPS1);
  twi_Set_BR(SCL_FREQUENCY);

  // From summary of all TWI transmissions pg 269.
  TWCR = control_TWI_Interrupts_On() | control_TWI_Enable() | control_TWI_Acknowledge();
 1a6:	85 e4       	ldi	r24, 0x45	; 69
 1a8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 1ac:	08 95       	ret

000001ae <twi_WriteTo>:
}

unsigned char twi_WriteTo( unsigned char address, unsigned char* data,
                           unsigned char length, unsigned char wait,
                           unsigned char sendStop )
{
 1ae:	0f 93       	push	r16
    // ensure data will fit into buffer
    if(TWI_BUFFER_LENGTH < length)
 1b0:	41 32       	cpi	r20, 0x21	; 33
 1b2:	08 f0       	brcs	.+2      	; 0x1b6 <twi_WriteTo+0x8>
 1b4:	57 c0       	rjmp	.+174    	; 0x264 <twi_WriteTo+0xb6>
    {
       return 1;
    }

    // wait until twi is ready, become master transmitter
    while(twi_State != TWI_AVAILABLE)
 1b6:	30 91 27 01 	lds	r19, 0x0127	; 0x800127 <twi_State>
 1ba:	31 11       	cpse	r19, r1
 1bc:	fc cf       	rjmp	.-8      	; 0x1b6 <twi_WriteTo+0x8>
    {
       continue;
    }

    twi_State = TWI_MASTER_TX;
 1be:	92 e0       	ldi	r25, 0x02	; 2
 1c0:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <twi_State>
    twi_SendStop = sendStop;
 1c4:	00 93 00 01 	sts	0x0100, r16	; 0x800100 <__data_start>
    // reset error state (0xFF.. no error occured)
    twi_LastError = 0xFF;
 1c8:	9f ef       	ldi	r25, 0xFF	; 255
 1ca:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <twi_LastError>

    // initialize buffer iteration vars
    twi_Master_Buffer_Index= 0;
 1ce:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
    twi_Master_Buffer_Length = length;
 1d2:	40 93 03 01 	sts	0x0103, r20	; 0x800103 <twi_Master_Buffer_Length>
    
    // copy data to twi buffer
    for(unsigned char i = 0; i < length; ++i)
 1d6:	44 23       	and	r20, r20
 1d8:	71 f0       	breq	.+28     	; 0x1f6 <twi_WriteTo+0x48>
 1da:	fb 01       	movw	r30, r22
 1dc:	a4 e0       	ldi	r26, 0x04	; 4
 1de:	b1 e0       	ldi	r27, 0x01	; 1
 1e0:	41 50       	subi	r20, 0x01	; 1
 1e2:	50 e0       	ldi	r21, 0x00	; 0
 1e4:	4f 5f       	subi	r20, 0xFF	; 255
 1e6:	5f 4f       	sbci	r21, 0xFF	; 255
 1e8:	64 0f       	add	r22, r20
 1ea:	75 1f       	adc	r23, r21
    {
       twi_Master_Buffer[i] = data[i];
 1ec:	91 91       	ld	r25, Z+
 1ee:	9d 93       	st	X+, r25
    // initialize buffer iteration vars
    twi_Master_Buffer_Index= 0;
    twi_Master_Buffer_Length = length;
    
    // copy data to twi buffer
    for(unsigned char i = 0; i < length; ++i)
 1f0:	e6 17       	cp	r30, r22
 1f2:	f7 07       	cpc	r31, r23
 1f4:	d9 f7       	brne	.-10     	; 0x1ec <twi_WriteTo+0x3e>
    {
       twi_Master_Buffer[i] = data[i];
    }
    
    // build sla+w, slave device address + w bit
    twi_Last_Slave_Address_And_RW = TW_WRITE;
 1f6:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <twi_Last_Slave_Address_And_RW>
    twi_Last_Slave_Address_And_RW |= address << 1;
 1fa:	90 91 24 01 	lds	r25, 0x0124	; 0x800124 <twi_Last_Slave_Address_And_RW>
 1fe:	88 0f       	add	r24, r24
 200:	89 2b       	or	r24, r25
 202:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <twi_Last_Slave_Address_And_RW>
    
    // if we're in a repeated start, then we've already sent the START
    // in the ISR. Don't do it again.
    //
    if (twi_InRepStart) 
 206:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <twi_InRepStart>
 20a:	88 23       	and	r24, r24
 20c:	81 f0       	breq	.+32     	; 0x22e <twi_WriteTo+0x80>
       // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
       // We need to remove ourselves from the repeated start state before we enable interrupts,
       // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
       // up. Also, don't enable the START interrupt. There may be one pending from the
       // repeated start that we sent outselves, and that would really confuse things.
       twi_InRepStart = 0;			// remember, we're dealing with an ASYNC ISR
 20e:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <twi_InRepStart>
       do
       {
          TWDR = twi_Last_Slave_Address_And_RW;
 212:	ab eb       	ldi	r26, 0xBB	; 187
 214:	b0 e0       	ldi	r27, 0x00	; 0
       } while(TWCR & (1 << TWWC));
 216:	ec eb       	ldi	r30, 0xBC	; 188
 218:	f0 e0       	ldi	r31, 0x00	; 0
       // up. Also, don't enable the START interrupt. There may be one pending from the
       // repeated start that we sent outselves, and that would really confuse things.
       twi_InRepStart = 0;			// remember, we're dealing with an ASYNC ISR
       do
       {
          TWDR = twi_Last_Slave_Address_And_RW;
 21a:	90 91 24 01 	lds	r25, 0x0124	; 0x800124 <twi_Last_Slave_Address_And_RW>
 21e:	9c 93       	st	X, r25
       } while(TWCR & (1 << TWWC));
 220:	90 81       	ld	r25, Z
 222:	93 fd       	sbrc	r25, 3
 224:	fa cf       	rjmp	.-12     	; 0x21a <twi_WriteTo+0x6c>
       TWCR = control_TWI_Handled() | mcontrol_TWI_On_State();	// enable INTs, but not START
 226:	85 ec       	ldi	r24, 0xC5	; 197
 228:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 22c:	03 c0       	rjmp	.+6      	; 0x234 <twi_WriteTo+0x86>
    }
    else
    // send start condition
    TWCR = control_TWI_Handled() | mcontrol_TWI_On_State() | control_TWI_Send_Start();	// enable INTs
 22e:	85 ee       	ldi	r24, 0xE5	; 229
 230:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

    // wait for write operation to complete
    while(wait && (TWI_MASTER_TX == twi_State))
 234:	22 23       	and	r18, r18
 236:	41 f0       	breq	.+16     	; 0x248 <twi_WriteTo+0x9a>
 238:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <twi_State>
 23c:	82 30       	cpi	r24, 0x02	; 2
 23e:	21 f4       	brne	.+8      	; 0x248 <twi_WriteTo+0x9a>
 240:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <twi_State>
 244:	82 30       	cpi	r24, 0x02	; 2
 246:	e1 f3       	breq	.-8      	; 0x240 <twi_WriteTo+0x92>
    {
       continue;
    }
    
    if (twi_LastError == 0xFF)
 248:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <twi_LastError>
 24c:	8f 3f       	cpi	r24, 0xFF	; 255
 24e:	79 f0       	breq	.+30     	; 0x26e <twi_WriteTo+0xc0>
      return 0;	// success
    else if (twi_LastError == TW_MT_SLA_NACK)
 250:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <twi_LastError>
 254:	80 32       	cpi	r24, 0x20	; 32
 256:	41 f0       	breq	.+16     	; 0x268 <twi_WriteTo+0xba>
      return 2;	// error: address send, nack received
    else if (twi_LastError == TW_MT_DATA_NACK)
 258:	80 91 25 01 	lds	r24, 0x0125	; 0x800125 <twi_LastError>
 25c:	80 33       	cpi	r24, 0x30	; 48
 25e:	31 f0       	breq	.+12     	; 0x26c <twi_WriteTo+0xbe>
      return 3;	// error: data send, nack received
    else
      return 4;	// other twi error
 260:	34 e0       	ldi	r19, 0x04	; 4
 262:	05 c0       	rjmp	.+10     	; 0x26e <twi_WriteTo+0xc0>
                           unsigned char sendStop )
{
    // ensure data will fit into buffer
    if(TWI_BUFFER_LENGTH < length)
    {
       return 1;
 264:	31 e0       	ldi	r19, 0x01	; 1
 266:	03 c0       	rjmp	.+6      	; 0x26e <twi_WriteTo+0xc0>
    }
    
    if (twi_LastError == 0xFF)
      return 0;	// success
    else if (twi_LastError == TW_MT_SLA_NACK)
      return 2;	// error: address send, nack received
 268:	32 e0       	ldi	r19, 0x02	; 2
 26a:	01 c0       	rjmp	.+2      	; 0x26e <twi_WriteTo+0xc0>
    else if (twi_LastError == TW_MT_DATA_NACK)
      return 3;	// error: data send, nack received
 26c:	33 e0       	ldi	r19, 0x03	; 3
    else
      return 4;	// other twi error
}
 26e:	83 2f       	mov	r24, r19
 270:	0f 91       	pop	r16
 272:	08 95       	ret

00000274 <__vector_24>:

ISR(TWI_vect)
{
 274:	1f 92       	push	r1
 276:	0f 92       	push	r0
 278:	0f b6       	in	r0, 0x3f	; 63
 27a:	0f 92       	push	r0
 27c:	11 24       	eor	r1, r1
 27e:	2f 93       	push	r18
 280:	3f 93       	push	r19
 282:	4f 93       	push	r20
 284:	5f 93       	push	r21
 286:	6f 93       	push	r22
 288:	7f 93       	push	r23
 28a:	8f 93       	push	r24
 28c:	9f 93       	push	r25
 28e:	af 93       	push	r26
 290:	bf 93       	push	r27
 292:	ef 93       	push	r30
 294:	ff 93       	push	r31
   switch (twi_State)
 296:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <twi_State>
 29a:	82 30       	cpi	r24, 0x02	; 2
 29c:	d9 f5       	brne	.+118    	; 0x314 <__vector_24+0xa0>
   {
      case TWI_MASTER_TX:
         twi_Master_TX_Handler(TW_STATUS);
 29e:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     twi_State = TWI_AVAILABLE;
}

static void twi_Master_TX_Handler(unsigned char aiStatus)
{
   switch (aiStatus)
 2a2:	e8 2f       	mov	r30, r24
 2a4:	e8 7f       	andi	r30, 0xF8	; 248
 2a6:	8e 2f       	mov	r24, r30
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	fc 01       	movw	r30, r24
 2ac:	38 97       	sbiw	r30, 0x08	; 8
 2ae:	e1 33       	cpi	r30, 0x31	; 49
 2b0:	f1 05       	cpc	r31, r1
 2b2:	80 f5       	brcc	.+96     	; 0x314 <__vector_24+0xa0>
 2b4:	ec 5c       	subi	r30, 0xCC	; 204
 2b6:	ff 4f       	sbci	r31, 0xFF	; 255
 2b8:	0c 94 9b 01 	jmp	0x336	; 0x336 <__tablejump2__>
   {
      case TW_START: // 0x08
      case TW_REP_START: // 0x10
         // Load SLA+W
         TWDR = twi_Last_Slave_Address_And_RW;
 2bc:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <twi_Last_Slave_Address_And_RW>
 2c0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
static void handler_TWI_Reply(unsigned char ack)
{
   // transmit master read ready signal, with or without ack
   if(ack)
   {
      TWCR = mcontrol_TWI_On_State() | control_TWI_Handled();
 2c4:	85 ec       	ldi	r24, 0xC5	; 197
 2c6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 2ca:	24 c0       	rjmp	.+72     	; 0x314 <__vector_24+0xa0>
         handler_TWI_Reply(1);
         break;
      case TW_MT_SLA_ACK:
      case TW_MT_DATA_ACK:
         // Load data byte
         if( twi_Master_Buffer_Index < twi_Master_Buffer_Length )
 2cc:	90 91 02 01 	lds	r25, 0x0102	; 0x800102 <__data_end>
 2d0:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <twi_Master_Buffer_Length>
 2d4:	98 17       	cp	r25, r24
 2d6:	80 f4       	brcc	.+32     	; 0x2f8 <__vector_24+0x84>
         {
            // There is data to send.
            TWDR = twi_Master_Buffer[twi_Master_Buffer_Index++];
 2d8:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <__data_end>
 2dc:	81 e0       	ldi	r24, 0x01	; 1
 2de:	8e 0f       	add	r24, r30
 2e0:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
 2e4:	f0 e0       	ldi	r31, 0x00	; 0
 2e6:	ec 5f       	subi	r30, 0xFC	; 252
 2e8:	fe 4f       	sbci	r31, 0xFE	; 254
 2ea:	80 81       	ld	r24, Z
 2ec:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
static void handler_TWI_Reply(unsigned char ack)
{
   // transmit master read ready signal, with or without ack
   if(ack)
   {
      TWCR = mcontrol_TWI_On_State() | control_TWI_Handled();
 2f0:	85 ec       	ldi	r24, 0xC5	; 197
 2f2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
 2f6:	0e c0       	rjmp	.+28     	; 0x314 <__vector_24+0xa0>
         {
            // There is data to send.
            TWDR = twi_Master_Buffer[twi_Master_Buffer_Index++];
            handler_TWI_Reply(1);
         }
         else if (twi_SendStop)
 2f8:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 2fc:	88 23       	and	r24, r24
 2fe:	51 f0       	breq	.+20     	; 0x314 <__vector_24+0xa0>
         {
            // We're done
            handler_TWI_Stop();
 300:	0e 94 b8 00 	call	0x170	; 0x170 <handler_TWI_Stop>
 304:	07 c0       	rjmp	.+14     	; 0x314 <__vector_24+0xa0>
         }
         break;
      case TW_MT_DATA_NACK:
      case TW_MT_SLA_NACK:
      case TW_MT_ARB_LOST:
         handler_TWI_Stop();
 306:	0e 94 b8 00 	call	0x170	; 0x170 <handler_TWI_Stop>
         twi_LastError = TW_STATUS;
 30a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
 30e:	88 7f       	andi	r24, 0xF8	; 248
 310:	80 93 25 01 	sts	0x0125, r24	; 0x800125 <twi_LastError>
      case TWI_SLAVE_TX:
      case TWI_SLAVE_RX:
      default:
         break;
   }
 314:	ff 91       	pop	r31
 316:	ef 91       	pop	r30
 318:	bf 91       	pop	r27
 31a:	af 91       	pop	r26
 31c:	9f 91       	pop	r25
 31e:	8f 91       	pop	r24
 320:	7f 91       	pop	r23
 322:	6f 91       	pop	r22
 324:	5f 91       	pop	r21
 326:	4f 91       	pop	r20
 328:	3f 91       	pop	r19
 32a:	2f 91       	pop	r18
 32c:	0f 90       	pop	r0
 32e:	0f be       	out	0x3f, r0	; 63
 330:	0f 90       	pop	r0
 332:	1f 90       	pop	r1
 334:	18 95       	reti

00000336 <__tablejump2__>:
 336:	ee 0f       	add	r30, r30
 338:	ff 1f       	adc	r31, r31
 33a:	05 90       	lpm	r0, Z+
 33c:	f4 91       	lpm	r31, Z
 33e:	e0 2d       	mov	r30, r0
 340:	09 94       	ijmp

00000342 <_exit>:
 342:	f8 94       	cli

00000344 <__stop_program>:
 344:	ff cf       	rjmp	.-2      	; 0x344 <__stop_program>
