
#SeqL-locked flip-flops Stage connection logic
CANALE_REG_3__2 = BUF(U416_1enc)
CANALE_REG_3__3 = BUF(U416_2enc)

#SeqL-locked flip-flops Stage connection logic
CANALE_REG_2__2 = BUF(U415_1enc)
CANALE_REG_2__3 = BUF(U415_2enc)

#SeqL-locked flip-flops Stage connection logic
CANALE_REG_1__2 = BUF(U414_1enc)
CANALE_REG_1__3 = BUF(U414_2enc)

#SeqL-locked flip-flops Stage connection logic
CANALE_REG_0__2 = BUF(U413_1enc)
CANALE_REG_0__3 = BUF(U413_2enc)
CONTA_TMP_REG_3__2 = BUF(U417_1)
CONTA_TMP_REG_3__3 = BUF(U417_2)
CONTA_TMP_REG_2__2 = BUF(U412_1)
CONTA_TMP_REG_2__3 = BUF(U412_2)
CONTA_TMP_REG_1__2 = BUF(U411_1)
CONTA_TMP_REG_1__3 = BUF(U411_2)
CONTA_TMP_REG_0__2 = BUF(U410_1)
CONTA_TMP_REG_0__3 = BUF(U410_2)
ITFC_STATE_REG_1__2 = BUF(U452_1)
ITFC_STATE_REG_1__3 = BUF(U452_2)
ITFC_STATE_REG_0__2 = BUF(U409_1)
ITFC_STATE_REG_0__3 = BUF(U409_2)
OUT_REG_REG_7__2 = BUF(U453_1)
OUT_REG_REG_7__3 = BUF(U453_2)
OUT_REG_REG_6__2 = BUF(U454_1)
OUT_REG_REG_6__3 = BUF(U454_2)
OUT_REG_REG_5__2 = BUF(U455_1)
OUT_REG_REG_5__3 = BUF(U455_2)
OUT_REG_REG_4__2 = BUF(U456_1)
OUT_REG_REG_4__3 = BUF(U456_2)
OUT_REG_REG_3__2 = BUF(U457_1)
OUT_REG_REG_3__3 = BUF(U457_2)
OUT_REG_REG_2__2 = BUF(U458_1)
OUT_REG_REG_2__3 = BUF(U458_2)
OUT_REG_REG_1__2 = BUF(U459_1)
OUT_REG_REG_1__3 = BUF(U459_2)
OUT_REG_REG_0__2 = BUF(U460_1)
OUT_REG_REG_0__3 = BUF(U460_2)
NEXT_BIT_REG_3__2 = BUF(U461_1)
NEXT_BIT_REG_3__3 = BUF(U461_2)
NEXT_BIT_REG_2__2 = BUF(U408_1)
NEXT_BIT_REG_2__3 = BUF(U408_2)
NEXT_BIT_REG_1__2 = BUF(U407_1)
NEXT_BIT_REG_1__3 = BUF(U407_2)
NEXT_BIT_REG_0__2 = BUF(U462_1)
NEXT_BIT_REG_0__3 = BUF(U462_2)
TX_CONTA_REG_9__2 = BUF(U406_1)
TX_CONTA_REG_9__3 = BUF(U406_2)
TX_CONTA_REG_8__2 = BUF(U405_1)
TX_CONTA_REG_8__3 = BUF(U405_2)
TX_CONTA_REG_7__2 = BUF(U404_1)
TX_CONTA_REG_7__3 = BUF(U404_2)
TX_CONTA_REG_6__2 = BUF(U403_1)
TX_CONTA_REG_6__3 = BUF(U403_2)
TX_CONTA_REG_5__2 = BUF(U402_1)
TX_CONTA_REG_5__3 = BUF(U402_2)
TX_CONTA_REG_4__2 = BUF(U401_1)
TX_CONTA_REG_4__3 = BUF(U401_2)
TX_CONTA_REG_3__2 = BUF(U400_1)
TX_CONTA_REG_3__3 = BUF(U400_2)
TX_CONTA_REG_2__2 = BUF(U399_1)
TX_CONTA_REG_2__3 = BUF(U399_2)
TX_CONTA_REG_1__2 = BUF(U398_1)
TX_CONTA_REG_1__3 = BUF(U398_2)
TX_CONTA_REG_0__2 = BUF(U397_1)
TX_CONTA_REG_0__3 = BUF(U397_2)
LOAD_REG_2 = BUF(U396_1)
LOAD_REG_3 = BUF(U396_2)
SEND_DATA_REG_2 = BUF(U395_1)
SEND_DATA_REG_3 = BUF(U395_2)
SEND_EN_REG_2 = BUF(U394_1)
SEND_EN_REG_3 = BUF(U394_2)
MUX_EN_REG_2 = BUF(U393_1)
MUX_EN_REG_3 = BUF(U393_2)
TRE_REG_2 = BUF(U392_1)
TRE_REG_3 = BUF(U392_2)
LOAD_DATO_REG_2 = BUF(U391_1)
LOAD_DATO_REG_3 = BUF(U391_2)
SOC_REG_2 = BUF(U450_1)
SOC_REG_3 = BUF(U450_2)
SEND_REG_2 = BUF(U390_1)
SEND_REG_3 = BUF(U390_2)
MPX_REG_2 = BUF(U389_1)
MPX_REG_3 = BUF(U389_2)
CONFIRM_REG_2 = BUF(U388_1)
CONFIRM_REG_3 = BUF(U388_2)
SHOT_REG_2 = BUF(U387_1)
SHOT_REG_3 = BUF(U387_2)
ADD_MPX2_REG_2 = BUF(U386_1)
ADD_MPX2_REG_3 = BUF(U386_2)
RDY_REG_2 = BUF(U385_1)
RDY_REG_3 = BUF(U385_2)
ERROR_REG_2 = BUF(U451_1)
ERROR_REG_3 = BUF(U451_2)
S1_REG_2__2 = BUF(U383_1)
S1_REG_2__3 = BUF(U383_2)
S1_REG_1__2 = BUF(U464_1)
S1_REG_1__3 = BUF(U464_2)
S1_REG_0__2 = BUF(U384_1)
S1_REG_0__3 = BUF(U384_2)
S2_REG_1__2 = BUF(U463_1)
S2_REG_1__3 = BUF(U463_2)
S2_REG_0__2 = BUF(U382_1)
S2_REG_0__3 = BUF(U382_2)
TX_END_REG_2 = BUF(U381_1)
TX_END_REG_3 = BUF(U381_2)
DATA_OUT_REG_2 = BUF(U380_1)
DATA_OUT_REG_3 = BUF(U380_2)
