#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 29 20:35:50 2023
# Process ID: 3856
# Current directory: C:/Users/Julia/Desktop/SR/Projekty/lab4_3/lab4_3.runs/synth_1
# Command line: vivado.exe -log tb_accumulator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_accumulator.tcl
# Log file: C:/Users/Julia/Desktop/SR/Projekty/lab4_3/lab4_3.runs/synth_1/tb_accumulator.vds
# Journal file: C:/Users/Julia/Desktop/SR/Projekty/lab4_3/lab4_3.runs/synth_1\vivado.jou
# Running On: LAPTOP-73BI56TU, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16559 MB
#-----------------------------------------------------------
source tb_accumulator.tcl -notrace
Command: synth_design -top tb_accumulator -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17064
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1327.023 ; gain = 407.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_accumulator' [C:/Users/Julia/Desktop/SR/Projekty/lab4_3/lab4_3.srcs/sources_1/new/tb_accumulator.v:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Julia/Desktop/SR/Projekty/lab4_3/lab4_3.srcs/sources_1/new/tb_accumulator.v:37]
ERROR: [Synth 8-462] no clock signal specified in event control [C:/Users/Julia/Desktop/SR/Projekty/lab4_3/lab4_3.srcs/sources_1/new/tb_accumulator.v:44]
ERROR: [Synth 8-6156] failed synthesizing module 'tb_accumulator' [C:/Users/Julia/Desktop/SR/Projekty/lab4_3/lab4_3.srcs/sources_1/new/tb_accumulator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1457.789 ; gain = 538.496
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 20:36:13 2023...
