<stg><name>pointwise_conv2d_fix.2</name>


<trans_list>

<trans id="479" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="7" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="21" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_8" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="34" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="35" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i4 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="9">
<![CDATA[
.loopexit:2  %phi_mul_cast = zext i9 %phi_mul to i10

]]></Node>
<StgValue><ssdm name="phi_mul_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:3  %next_mul = add i9 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %exitcond3 = icmp eq i4 %out_d, -8

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:6  %out_d_2 = add i4 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %exitcond3, label %6, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %tmp_17 = zext i4 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_2_b_2 = getelementptr [8 x i13]* @SeparableConv2D_2_b_s, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_b_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
.preheader4.preheader:2  %tmp = trunc i4 %out_d to i3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:5  %buffer = load i13* %SeparableConv2D_2_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader4.preheader:3  %tmp_19 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="6">
<![CDATA[
.preheader4.preheader:4  %tmp_19_cast = zext i6 %tmp_19 to i17

]]></Node>
<StgValue><ssdm name="tmp_19_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:5  %buffer = load i13* %SeparableConv2D_2_b_2, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:6  %buffer_cast = sext i13 %buffer to i16

]]></Node>
<StgValue><ssdm name="buffer_cast"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:7  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader4:0  %out_h = phi i3 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:1  %exitcond2 = icmp eq i3 %out_h, -1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader4:3  %out_h_2 = add i3 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_20_cast1 = zext i3 %out_h to i7

]]></Node>
<StgValue><ssdm name="tmp_20_cast1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:1  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:2  %p_shl_cast = zext i6 %p_shl to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:3  %tmp_21 = sub i7 %p_shl_cast, %tmp_20_cast1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %out_w = phi i3 [ %out_w_2, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond1 = icmp eq i3 %out_w, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %out_w_2 = add i3 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond1, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="3">
<![CDATA[
:0  %tmp_22_cast = zext i3 %out_w to i7

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_30 = add i7 %tmp_21, %tmp_22_cast

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="23" op_0_bw="7">
<![CDATA[
:2  %tmp_30_cast = sext i7 %tmp_30 to i23

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %in_d = phi i16 [ 0, %1 ], [ %in_d_1_15, %4 ]

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %exitcond = icmp eq i16 %in_d, 8

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %buffer1 = phi i16 [ %buffer_cast, %1 ], [ %buffer_2_s, %4 ]

]]></Node>
<StgValue><ssdm name="buffer1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %5, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %in_d_1_012 = or i16 %in_d, 1

]]></Node>
<StgValue><ssdm name="in_d_1_012"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="16">
<![CDATA[
:17  %tmp_28_1_cast2 = zext i16 %in_d_1_012 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_1_cast2"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="23" op_0_bw="16">
<![CDATA[
:18  %tmp_28_1_cast = zext i16 %in_d_1_012 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_1_cast"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %tmp_29_1 = mul i23 %tmp_28_1_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26  %tmp_34_1 = add i17 %tmp_19_cast, %tmp_28_1_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="23" op_0_bw="16">
<![CDATA[
:1  %tmp_28_cast = zext i16 %in_d to i23

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %tmp_29 = mul i23 %tmp_28_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %tmp_29_1 = mul i23 %tmp_28_1_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="17">
<![CDATA[
:27  %tmp_35_1 = zext i17 %tmp_34_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %SeparableConv2D_2_w_4 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_1

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_4"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="6">
<![CDATA[
:29  %SeparableConv2D_2_w_5 = load i15* %SeparableConv2D_2_w_4, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_5"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %in_d_1_16 = or i16 %in_d, 3

]]></Node>
<StgValue><ssdm name="in_d_1_16"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="16">
<![CDATA[
:51  %tmp_28_3_cast2 = zext i16 %in_d_1_16 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_3_cast2"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="23" op_0_bw="16">
<![CDATA[
:52  %tmp_28_3_cast = zext i16 %in_d_1_16 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_3_cast"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %tmp_29_3 = mul i23 %tmp_28_3_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:60  %tmp_34_3 = add i17 %tmp_19_cast, %tmp_28_3_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %tmp_29 = mul i23 %tmp_28_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %tmp_29_1 = mul i23 %tmp_28_1_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %tmp_31_1 = add i23 %tmp_29_1, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="6">
<![CDATA[
:29  %SeparableConv2D_2_w_5 = load i15* %SeparableConv2D_2_w_4, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_5"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %in_d_1_s = or i16 %in_d, 2

]]></Node>
<StgValue><ssdm name="in_d_1_s"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="16">
<![CDATA[
:34  %tmp_28_2_cast2 = zext i16 %in_d_1_s to i17

]]></Node>
<StgValue><ssdm name="tmp_28_2_cast2"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="16">
<![CDATA[
:35  %tmp_28_2_cast = zext i16 %in_d_1_s to i23

]]></Node>
<StgValue><ssdm name="tmp_28_2_cast"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %tmp_29_2 = mul i23 %tmp_28_2_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:43  %tmp_34_2 = add i17 %tmp_19_cast, %tmp_28_2_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %tmp_29_3 = mul i23 %tmp_28_3_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="17">
<![CDATA[
:61  %tmp_35_3 = zext i17 %tmp_34_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %SeparableConv2D_2_w_8 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_3

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_8"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="6">
<![CDATA[
:63  %SeparableConv2D_2_w_9 = load i15* %SeparableConv2D_2_w_8, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_9"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %in_d_1_18 = or i16 %in_d, 5

]]></Node>
<StgValue><ssdm name="in_d_1_18"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="16">
<![CDATA[
:85  %tmp_28_5_cast2 = zext i16 %in_d_1_18 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_5_cast2"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="16">
<![CDATA[
:86  %tmp_28_5_cast = zext i16 %in_d_1_18 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_5_cast"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:87  %tmp_29_5 = mul i23 %tmp_28_5_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:94  %tmp_34_5 = add i17 %tmp_19_cast, %tmp_28_5_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %tmp_29 = mul i23 %tmp_28_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %tmp_31 = add i23 %tmp_29, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="23">
<![CDATA[
:21  %tmp_31_1_cast = sext i23 %tmp_31_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_1_cast"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="32">
<![CDATA[
:22  %tmp_32_1 = zext i32 %tmp_31_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_addr_79 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_1

]]></Node>
<StgValue><ssdm name="input_addr_79"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_1 = load i16* %input_addr_79, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %tmp_29_2 = mul i23 %tmp_28_2_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="17">
<![CDATA[
:44  %tmp_35_2 = zext i17 %tmp_34_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %SeparableConv2D_2_w_6 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_6"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="6">
<![CDATA[
:46  %SeparableConv2D_2_w_7 = load i15* %SeparableConv2D_2_w_6, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_7"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %tmp_29_3 = mul i23 %tmp_28_3_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:54  %tmp_31_3 = add i23 %tmp_29_3, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="15" op_0_bw="6">
<![CDATA[
:63  %SeparableConv2D_2_w_9 = load i15* %SeparableConv2D_2_w_8, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_9"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %in_d_1_17 = or i16 %in_d, 4

]]></Node>
<StgValue><ssdm name="in_d_1_17"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="16">
<![CDATA[
:68  %tmp_28_4_cast2 = zext i16 %in_d_1_17 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_4_cast2"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="16">
<![CDATA[
:69  %tmp_28_4_cast = zext i16 %in_d_1_17 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_4_cast"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:70  %tmp_29_4 = mul i23 %tmp_28_4_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:77  %tmp_34_4 = add i17 %tmp_19_cast, %tmp_28_4_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_4"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:87  %tmp_29_5 = mul i23 %tmp_28_5_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="17">
<![CDATA[
:95  %tmp_35_5 = zext i17 %tmp_34_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %SeparableConv2D_2_w_12 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_5

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_12"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="6">
<![CDATA[
:97  %SeparableConv2D_2_w_13 = load i15* %SeparableConv2D_2_w_12, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_13"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %in_d_1_20 = or i16 %in_d, 7

]]></Node>
<StgValue><ssdm name="in_d_1_20"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="16">
<![CDATA[
:119  %tmp_28_7_cast2 = zext i16 %in_d_1_20 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_7_cast2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="23" op_0_bw="16">
<![CDATA[
:120  %tmp_28_7_cast = zext i16 %in_d_1_20 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_7_cast"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:121  %tmp_29_7 = mul i23 %tmp_28_7_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:128  %tmp_34_7 = add i17 %tmp_19_cast, %tmp_28_7_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="23">
<![CDATA[
:4  %tmp_31_cast = sext i23 %tmp_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_32 = zext i32 %tmp_31_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_1 = load i16* %input_addr_79, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %tmp_29_2 = mul i23 %tmp_28_2_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:37  %tmp_31_2 = add i23 %tmp_29_2, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="6">
<![CDATA[
:46  %SeparableConv2D_2_w_7 = load i15* %SeparableConv2D_2_w_6, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_7"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="23">
<![CDATA[
:55  %tmp_31_3_cast = sext i23 %tmp_31_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_3_cast"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="32">
<![CDATA[
:56  %tmp_32_3 = zext i32 %tmp_31_3_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %input_addr_81 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_3

]]></Node>
<StgValue><ssdm name="input_addr_81"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_3 = load i16* %input_addr_81, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:70  %tmp_29_4 = mul i23 %tmp_28_4_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="17">
<![CDATA[
:78  %tmp_35_4 = zext i17 %tmp_34_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %SeparableConv2D_2_w_10 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_10"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="6">
<![CDATA[
:80  %SeparableConv2D_2_w_11 = load i15* %SeparableConv2D_2_w_10, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_11"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:87  %tmp_29_5 = mul i23 %tmp_28_5_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:88  %tmp_31_5 = add i23 %tmp_29_5, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_5"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="6">
<![CDATA[
:97  %SeparableConv2D_2_w_13 = load i15* %SeparableConv2D_2_w_12, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_13"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %in_d_1_19 = or i16 %in_d, 6

]]></Node>
<StgValue><ssdm name="in_d_1_19"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="16">
<![CDATA[
:102  %tmp_28_6_cast2 = zext i16 %in_d_1_19 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_6_cast2"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="16">
<![CDATA[
:103  %tmp_28_6_cast = zext i16 %in_d_1_19 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_6_cast"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %tmp_29_6 = mul i23 %tmp_28_6_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:111  %tmp_34_6 = add i17 %tmp_19_cast, %tmp_28_6_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_6"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:121  %tmp_29_7 = mul i23 %tmp_28_7_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="17">
<![CDATA[
:129  %tmp_35_7 = zext i17 %tmp_34_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %SeparableConv2D_2_w_16 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_7

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_16"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="6">
<![CDATA[
:131  %SeparableConv2D_2_w_17 = load i15* %SeparableConv2D_2_w_16, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="16">
<![CDATA[
:25  %tmp_33_1_cast = sext i16 %input_load_1 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_1_cast"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="30" op_0_bw="15">
<![CDATA[
:30  %tmp_36_1_cast = sext i15 %SeparableConv2D_2_w_5 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_1_cast"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %tmp_37_1 = mul i30 %tmp_33_1_cast, %tmp_36_1_cast

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="23">
<![CDATA[
:38  %tmp_31_2_cast = sext i23 %tmp_31_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_2_cast"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="32">
<![CDATA[
:39  %tmp_32_2 = zext i32 %tmp_31_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_addr_80 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_2

]]></Node>
<StgValue><ssdm name="input_addr_80"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_2 = load i16* %input_addr_80, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_3 = load i16* %input_addr_81, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:70  %tmp_29_4 = mul i23 %tmp_28_4_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:71  %tmp_31_4 = add i23 %tmp_29_4, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="6">
<![CDATA[
:80  %SeparableConv2D_2_w_11 = load i15* %SeparableConv2D_2_w_10, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_11"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="23">
<![CDATA[
:89  %tmp_31_5_cast = sext i23 %tmp_31_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_5_cast"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="32">
<![CDATA[
:90  %tmp_32_5 = zext i32 %tmp_31_5_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %input_addr_83 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_5

]]></Node>
<StgValue><ssdm name="input_addr_83"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_5 = load i16* %input_addr_83, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %tmp_29_6 = mul i23 %tmp_28_6_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="17">
<![CDATA[
:112  %tmp_35_6 = zext i17 %tmp_34_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %SeparableConv2D_2_w_14 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_6

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_14"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="6">
<![CDATA[
:114  %SeparableConv2D_2_w_15 = load i15* %SeparableConv2D_2_w_14, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_15"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:121  %tmp_29_7 = mul i23 %tmp_28_7_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:122  %tmp_31_7 = add i23 %tmp_29_7, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_7"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="6">
<![CDATA[
:131  %SeparableConv2D_2_w_17 = load i15* %SeparableConv2D_2_w_16, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_17"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
:0  %tmp_28_cast2 = zext i16 %in_d to i17

]]></Node>
<StgValue><ssdm name="tmp_28_cast2"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %tmp_34 = add i17 %tmp_19_cast, %tmp_28_cast2

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %tmp_37_1 = mul i30 %tmp_33_1_cast, %tmp_36_1_cast

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_2 = load i16* %input_addr_80, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="16">
<![CDATA[
:59  %tmp_33_3_cast = sext i16 %input_load_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_3_cast"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="15">
<![CDATA[
:64  %tmp_36_3_cast = sext i15 %SeparableConv2D_2_w_9 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_3_cast"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %tmp_37_3 = mul i30 %tmp_33_3_cast, %tmp_36_3_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="23">
<![CDATA[
:72  %tmp_31_4_cast = sext i23 %tmp_31_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_4_cast"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_32_4 = zext i32 %tmp_31_4_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %input_addr_82 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_4

]]></Node>
<StgValue><ssdm name="input_addr_82"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_4 = load i16* %input_addr_82, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_5 = load i16* %input_addr_83, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %tmp_29_6 = mul i23 %tmp_28_6_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:105  %tmp_31_6 = add i23 %tmp_29_6, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_6"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="6">
<![CDATA[
:114  %SeparableConv2D_2_w_15 = load i15* %SeparableConv2D_2_w_14, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_15"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="23">
<![CDATA[
:123  %tmp_31_7_cast = sext i23 %tmp_31_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_7_cast"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
:124  %tmp_32_7 = zext i32 %tmp_31_7_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %input_addr_85 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_7

]]></Node>
<StgValue><ssdm name="input_addr_85"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_7 = load i16* %input_addr_85, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="17">
<![CDATA[
:10  %tmp_35 = zext i17 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SeparableConv2D_2_w_2 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_2"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="6">
<![CDATA[
:12  %SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_3"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %tmp_37_1 = mul i30 %tmp_33_1_cast, %tmp_36_1_cast

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="16">
<![CDATA[
:42  %tmp_33_2_cast = sext i16 %input_load_2 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_2_cast"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="15">
<![CDATA[
:47  %tmp_36_2_cast = sext i15 %SeparableConv2D_2_w_7 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_2_cast"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_37_2 = mul i30 %tmp_33_2_cast, %tmp_36_2_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %tmp_37_3 = mul i30 %tmp_33_3_cast, %tmp_36_3_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_4 = load i16* %input_addr_82, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="16">
<![CDATA[
:93  %tmp_33_5_cast = sext i16 %input_load_5 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_5_cast"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="15">
<![CDATA[
:98  %tmp_36_5_cast = sext i15 %SeparableConv2D_2_w_13 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_5_cast"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %tmp_37_5 = mul i30 %tmp_33_5_cast, %tmp_36_5_cast

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="23">
<![CDATA[
:106  %tmp_31_6_cast = sext i23 %tmp_31_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_6_cast"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
:107  %tmp_32_6 = zext i32 %tmp_31_6_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %input_addr_84 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_6

]]></Node>
<StgValue><ssdm name="input_addr_84"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_6 = load i16* %input_addr_84, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_7 = load i16* %input_addr_85, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="228" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="6">
<![CDATA[
:12  %SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_3"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_39_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_37_2 = mul i30 %tmp_33_2_cast, %tmp_36_2_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %tmp_37_3 = mul i30 %tmp_33_3_cast, %tmp_36_3_cast

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="30" op_0_bw="16">
<![CDATA[
:76  %tmp_33_4_cast = sext i16 %input_load_4 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_4_cast"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="15">
<![CDATA[
:81  %tmp_36_4_cast = sext i15 %SeparableConv2D_2_w_11 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_4_cast"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %tmp_37_4 = mul i30 %tmp_33_4_cast, %tmp_36_4_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %tmp_37_5 = mul i30 %tmp_33_5_cast, %tmp_36_5_cast

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_6 = load i16* %input_addr_84, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="30" op_0_bw="16">
<![CDATA[
:127  %tmp_33_7_cast = sext i16 %input_load_7 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_7_cast"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="15">
<![CDATA[
:132  %tmp_36_7_cast = sext i15 %SeparableConv2D_2_w_17 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_7_cast"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %tmp_37_7 = mul i30 %tmp_33_7_cast, %tmp_36_7_cast

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="16">
<![CDATA[
:8  %tmp_33_cast = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="15">
<![CDATA[
:13  %tmp_36_cast = sext i15 %SeparableConv2D_2_w_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_37 = mul i30 %tmp_33_cast, %tmp_36_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_37_2 = mul i30 %tmp_33_2_cast, %tmp_36_2_cast

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %tmp_39_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_3, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %tmp_37_4 = mul i30 %tmp_33_4_cast, %tmp_36_4_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %tmp_37_5 = mul i30 %tmp_33_5_cast, %tmp_36_5_cast

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="30" op_0_bw="16">
<![CDATA[
:110  %tmp_33_6_cast = sext i16 %input_load_6 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_6_cast"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="15">
<![CDATA[
:115  %tmp_36_6_cast = sext i15 %SeparableConv2D_2_w_15 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_6_cast"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %tmp_37_6 = mul i30 %tmp_33_6_cast, %tmp_36_6_cast

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %tmp_37_7 = mul i30 %tmp_33_7_cast, %tmp_36_7_cast

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="251" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_37 = mul i30 %tmp_33_cast, %tmp_36_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_39_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %tmp_37_4 = mul i30 %tmp_33_4_cast, %tmp_36_4_cast

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100  %tmp_39_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_5, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %tmp_37_6 = mul i30 %tmp_33_6_cast, %tmp_36_6_cast

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %tmp_37_7 = mul i30 %tmp_33_7_cast, %tmp_36_7_cast

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="257" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_37 = mul i30 %tmp_33_cast, %tmp_36_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %tmp_39_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_4, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %tmp_37_6 = mul i30 %tmp_33_6_cast, %tmp_36_6_cast

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %tmp_39_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_7, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %tmp8 = add i16 %tmp_39_4, %tmp_39_3

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:139  %tmp12 = add i16 %tmp_39_1, %tmp_39_7

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp11 = add i16 %tmp12, %tmp_39_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %tmp_39_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_6, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp7 = add i16 %tmp_39_5, %tmp_39_6

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %tmp10 = add i16 %tmp_s, %buffer1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp9 = add i16 %tmp11, %tmp10

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="269" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %tmp6 = add i16 %tmp8, %tmp7

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %buffer_2_7 = add i16 %tmp9, %tmp6

]]></Node>
<StgValue><ssdm name="buffer_2_7"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %in_d_1_21 = or i16 %in_d, 8

]]></Node>
<StgValue><ssdm name="in_d_1_21"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %exitcond_8 = icmp eq i16 %in_d_1_21, 8

]]></Node>
<StgValue><ssdm name="exitcond_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:145  br i1 %exitcond_8, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="16">
<![CDATA[
:0  %tmp_28_8_cast2 = zext i16 %in_d_1_21 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_8_cast2"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="23" op_0_bw="16">
<![CDATA[
:1  %tmp_28_8_cast = zext i16 %in_d_1_21 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_8_cast"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %tmp_29_8 = mul i23 %tmp_28_8_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_8"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %tmp_34_8 = add i17 %tmp_19_cast, %tmp_28_8_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_8"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %in_d_1_22 = or i16 %in_d, 9

]]></Node>
<StgValue><ssdm name="in_d_1_22"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="17" op_0_bw="16">
<![CDATA[
:17  %tmp_28_9_cast2 = zext i16 %in_d_1_22 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_9_cast2"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="16">
<![CDATA[
:18  %tmp_28_9_cast = zext i16 %in_d_1_22 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_9_cast"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %tmp_29_9 = mul i23 %tmp_28_9_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_9"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26  %tmp_34_9 = add i17 %tmp_19_cast, %tmp_28_9_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_9"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_8" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="7">
<![CDATA[
:5  %tmp20_cast = sext i7 %tmp_30 to i10

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_8" val="1"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_25 = add i10 %tmp20_cast, %phi_mul_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="285" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %tmp_29_8 = mul i23 %tmp_28_8_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_8"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="17">
<![CDATA[
:10  %tmp_35_8 = zext i17 %tmp_34_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SeparableConv2D_2_w_18 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_18"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="6">
<![CDATA[
:12  %SeparableConv2D_2_w_19 = load i15* %SeparableConv2D_2_w_18, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_19"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %tmp_29_9 = mul i23 %tmp_28_9_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_9"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="17">
<![CDATA[
:27  %tmp_35_9 = zext i17 %tmp_34_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_9"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %SeparableConv2D_2_w_20 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_9

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_20"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="6">
<![CDATA[
:29  %SeparableConv2D_2_w_21 = load i15* %SeparableConv2D_2_w_20, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_21"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %in_d_1_23 = or i16 %in_d, 10

]]></Node>
<StgValue><ssdm name="in_d_1_23"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="17" op_0_bw="16">
<![CDATA[
:34  %tmp_28_10_cast2 = zext i16 %in_d_1_23 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_10_cast2"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="23" op_0_bw="16">
<![CDATA[
:35  %tmp_28_10_cast = zext i16 %in_d_1_23 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_10_cast"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %tmp_29_10 = mul i23 %tmp_28_10_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_10"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:43  %tmp_34_10 = add i17 %tmp_19_cast, %tmp_28_10_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_10"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %in_d_1_24 = or i16 %in_d, 11

]]></Node>
<StgValue><ssdm name="in_d_1_24"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="16">
<![CDATA[
:51  %tmp_28_11_cast2 = zext i16 %in_d_1_24 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_11_cast2"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="23" op_0_bw="16">
<![CDATA[
:52  %tmp_28_11_cast = zext i16 %in_d_1_24 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_11_cast"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %tmp_29_11 = mul i23 %tmp_28_11_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_11"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:60  %tmp_34_11 = add i17 %tmp_19_cast, %tmp_28_11_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_11"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="303" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2  %tmp_29_8 = mul i23 %tmp_28_8_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_8"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %tmp_31_8 = add i23 %tmp_29_8, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_8"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="6">
<![CDATA[
:12  %SeparableConv2D_2_w_19 = load i15* %SeparableConv2D_2_w_18, align 16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_19"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19  %tmp_29_9 = mul i23 %tmp_28_9_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_9"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:20  %tmp_31_9 = add i23 %tmp_29_9, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_9"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="6">
<![CDATA[
:29  %SeparableConv2D_2_w_21 = load i15* %SeparableConv2D_2_w_20, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_21"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %tmp_29_10 = mul i23 %tmp_28_10_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_10"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="17">
<![CDATA[
:44  %tmp_35_10 = zext i17 %tmp_34_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_10"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %SeparableConv2D_2_w_22 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_10

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_22"/></StgValue>
</operation>

<operation id="312" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="6">
<![CDATA[
:46  %SeparableConv2D_2_w_23 = load i15* %SeparableConv2D_2_w_22, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_23"/></StgValue>
</operation>

<operation id="313" st_id="23" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %tmp_29_11 = mul i23 %tmp_28_11_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_11"/></StgValue>
</operation>

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="17">
<![CDATA[
:61  %tmp_35_11 = zext i17 %tmp_34_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_11"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %SeparableConv2D_2_w_24 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_11

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_24"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="6">
<![CDATA[
:63  %SeparableConv2D_2_w_25 = load i15* %SeparableConv2D_2_w_24, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_25"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %in_d_1_25 = or i16 %in_d, 12

]]></Node>
<StgValue><ssdm name="in_d_1_25"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="17" op_0_bw="16">
<![CDATA[
:68  %tmp_28_12_cast2 = zext i16 %in_d_1_25 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_12_cast2"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="16">
<![CDATA[
:69  %tmp_28_12_cast = zext i16 %in_d_1_25 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_12_cast"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:70  %tmp_29_12 = mul i23 %tmp_28_12_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_12"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:77  %tmp_34_12 = add i17 %tmp_19_cast, %tmp_28_12_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_12"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %in_d_1_26 = or i16 %in_d, 13

]]></Node>
<StgValue><ssdm name="in_d_1_26"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="17" op_0_bw="16">
<![CDATA[
:85  %tmp_28_13_cast2 = zext i16 %in_d_1_26 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_13_cast2"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="23" op_0_bw="16">
<![CDATA[
:86  %tmp_28_13_cast = zext i16 %in_d_1_26 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_13_cast"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:87  %tmp_29_13 = mul i23 %tmp_28_13_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_13"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:94  %tmp_34_13 = add i17 %tmp_19_cast, %tmp_28_13_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="23">
<![CDATA[
:4  %tmp_31_8_cast = sext i23 %tmp_31_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_8_cast"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_32_8 = zext i32 %tmp_31_8_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr_86 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_8

]]></Node>
<StgValue><ssdm name="input_addr_86"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load_8 = load i16* %input_addr_86, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="23">
<![CDATA[
:21  %tmp_31_9_cast = sext i23 %tmp_31_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_9_cast"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="32">
<![CDATA[
:22  %tmp_32_9 = zext i32 %tmp_31_9_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_addr_87 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_9

]]></Node>
<StgValue><ssdm name="input_addr_87"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_9 = load i16* %input_addr_87, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %tmp_29_10 = mul i23 %tmp_28_10_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_10"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:37  %tmp_31_10 = add i23 %tmp_29_10, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_10"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="6">
<![CDATA[
:46  %SeparableConv2D_2_w_23 = load i15* %SeparableConv2D_2_w_22, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_23"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:53  %tmp_29_11 = mul i23 %tmp_28_11_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_11"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:54  %tmp_31_11 = add i23 %tmp_29_11, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_11"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="15" op_0_bw="6">
<![CDATA[
:63  %SeparableConv2D_2_w_25 = load i15* %SeparableConv2D_2_w_24, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_25"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:70  %tmp_29_12 = mul i23 %tmp_28_12_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_12"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="17">
<![CDATA[
:78  %tmp_35_12 = zext i17 %tmp_34_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_12"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %SeparableConv2D_2_w_26 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_12

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_26"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="6">
<![CDATA[
:80  %SeparableConv2D_2_w_27 = load i15* %SeparableConv2D_2_w_26, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_27"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:87  %tmp_29_13 = mul i23 %tmp_28_13_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_13"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="17">
<![CDATA[
:95  %tmp_35_13 = zext i17 %tmp_34_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_13"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %SeparableConv2D_2_w_28 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_13

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_28"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="15" op_0_bw="6">
<![CDATA[
:97  %SeparableConv2D_2_w_29 = load i15* %SeparableConv2D_2_w_28, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_29"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %in_d_1_27 = or i16 %in_d, 14

]]></Node>
<StgValue><ssdm name="in_d_1_27"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="17" op_0_bw="16">
<![CDATA[
:102  %tmp_28_14_cast2 = zext i16 %in_d_1_27 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_14_cast2"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="16">
<![CDATA[
:103  %tmp_28_14_cast = zext i16 %in_d_1_27 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_14_cast"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %tmp_29_14 = mul i23 %tmp_28_14_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_14"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:111  %tmp_34_14 = add i17 %tmp_19_cast, %tmp_28_14_cast2

]]></Node>
<StgValue><ssdm name="tmp_34_14"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %in_d_1_28 = or i16 %in_d, 15

]]></Node>
<StgValue><ssdm name="in_d_1_28"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="17" op_0_bw="16">
<![CDATA[
:119  %tmp_28_cast2_34 = zext i16 %in_d_1_28 to i17

]]></Node>
<StgValue><ssdm name="tmp_28_cast2_34"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="23" op_0_bw="16">
<![CDATA[
:120  %tmp_28_cast_35 = zext i16 %in_d_1_28 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_cast_35"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:121  %tmp_29_s = mul i23 %tmp_28_cast_35, 49

]]></Node>
<StgValue><ssdm name="tmp_29_s"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:128  %tmp_34_s = add i17 %tmp_19_cast, %tmp_28_cast2_34

]]></Node>
<StgValue><ssdm name="tmp_34_s"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %in_d_1_15 = add i16 %in_d, 16

]]></Node>
<StgValue><ssdm name="in_d_1_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="360" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load_8 = load i16* %input_addr_86, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="361" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_9 = load i16* %input_addr_87, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="23">
<![CDATA[
:38  %tmp_31_10_cast = sext i23 %tmp_31_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_10_cast"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
:39  %tmp_32_10 = zext i32 %tmp_31_10_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_addr_88 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_10

]]></Node>
<StgValue><ssdm name="input_addr_88"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_10 = load i16* %input_addr_88, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="23">
<![CDATA[
:55  %tmp_31_11_cast = sext i23 %tmp_31_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_11_cast"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
:56  %tmp_32_11 = zext i32 %tmp_31_11_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %input_addr_89 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_11

]]></Node>
<StgValue><ssdm name="input_addr_89"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_11 = load i16* %input_addr_89, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:70  %tmp_29_12 = mul i23 %tmp_28_12_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_12"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:71  %tmp_31_12 = add i23 %tmp_29_12, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_12"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="6">
<![CDATA[
:80  %SeparableConv2D_2_w_27 = load i15* %SeparableConv2D_2_w_26, align 8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_27"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:87  %tmp_29_13 = mul i23 %tmp_28_13_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_13"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:88  %tmp_31_13 = add i23 %tmp_29_13, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_13"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="15" op_0_bw="6">
<![CDATA[
:97  %SeparableConv2D_2_w_29 = load i15* %SeparableConv2D_2_w_28, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_29"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %tmp_29_14 = mul i23 %tmp_28_14_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_14"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="17">
<![CDATA[
:112  %tmp_35_14 = zext i17 %tmp_34_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_14"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %SeparableConv2D_2_w_30 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_14

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_30"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="6">
<![CDATA[
:114  %SeparableConv2D_2_w_31 = load i15* %SeparableConv2D_2_w_30, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_31"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:121  %tmp_29_s = mul i23 %tmp_28_cast_35, 49

]]></Node>
<StgValue><ssdm name="tmp_29_s"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="17">
<![CDATA[
:129  %tmp_35_s = zext i17 %tmp_34_s to i64

]]></Node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %SeparableConv2D_2_w_32 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %tmp_35_s

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_32"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="15" op_0_bw="6">
<![CDATA[
:131  %SeparableConv2D_2_w_33 = load i15* %SeparableConv2D_2_w_32, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_33"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="384" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="16">
<![CDATA[
:8  %tmp_33_8_cast = sext i16 %input_load_8 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_8_cast"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="30" op_0_bw="15">
<![CDATA[
:13  %tmp_36_8_cast = sext i15 %SeparableConv2D_2_w_19 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_8_cast"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_37_8 = mul i30 %tmp_33_8_cast, %tmp_36_8_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="16">
<![CDATA[
:25  %tmp_33_9_cast = sext i16 %input_load_9 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_9_cast"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="15">
<![CDATA[
:30  %tmp_36_9_cast = sext i15 %SeparableConv2D_2_w_21 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_9_cast"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %tmp_37_9 = mul i30 %tmp_33_9_cast, %tmp_36_9_cast

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_10 = load i16* %input_addr_88, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_11 = load i16* %input_addr_89, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="23">
<![CDATA[
:72  %tmp_31_12_cast = sext i23 %tmp_31_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_12_cast"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
:73  %tmp_32_12 = zext i32 %tmp_31_12_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %input_addr_90 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_12

]]></Node>
<StgValue><ssdm name="input_addr_90"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_12 = load i16* %input_addr_90, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="23">
<![CDATA[
:89  %tmp_31_13_cast = sext i23 %tmp_31_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_13_cast"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="32">
<![CDATA[
:90  %tmp_32_13 = zext i32 %tmp_31_13_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %input_addr_91 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_13

]]></Node>
<StgValue><ssdm name="input_addr_91"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_13 = load i16* %input_addr_91, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %tmp_29_14 = mul i23 %tmp_28_14_cast, 49

]]></Node>
<StgValue><ssdm name="tmp_29_14"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:105  %tmp_31_14 = add i23 %tmp_29_14, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_14"/></StgValue>
</operation>

<operation id="402" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="15" op_0_bw="6">
<![CDATA[
:114  %SeparableConv2D_2_w_31 = load i15* %SeparableConv2D_2_w_30, align 4

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_31"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:121  %tmp_29_s = mul i23 %tmp_28_cast_35, 49

]]></Node>
<StgValue><ssdm name="tmp_29_s"/></StgValue>
</operation>

<operation id="404" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:122  %tmp_31_s = add i23 %tmp_29_s, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp_31_s"/></StgValue>
</operation>

<operation id="405" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="15" op_0_bw="6">
<![CDATA[
:131  %SeparableConv2D_2_w_33 = load i15* %SeparableConv2D_2_w_32, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_2_w_33"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="406" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_37_8 = mul i30 %tmp_33_8_cast, %tmp_36_8_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %tmp_37_9 = mul i30 %tmp_33_9_cast, %tmp_36_9_cast

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="16">
<![CDATA[
:42  %tmp_33_10_cast = sext i16 %input_load_10 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_10_cast"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="30" op_0_bw="15">
<![CDATA[
:47  %tmp_36_10_cast = sext i15 %SeparableConv2D_2_w_23 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_10_cast"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_37_10 = mul i30 %tmp_33_10_cast, %tmp_36_10_cast

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="30" op_0_bw="16">
<![CDATA[
:59  %tmp_33_11_cast = sext i16 %input_load_11 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_11_cast"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="30" op_0_bw="15">
<![CDATA[
:64  %tmp_36_11_cast = sext i15 %SeparableConv2D_2_w_25 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_11_cast"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %tmp_37_11 = mul i30 %tmp_33_11_cast, %tmp_36_11_cast

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_12 = load i16* %input_addr_90, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_13 = load i16* %input_addr_91, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="23">
<![CDATA[
:106  %tmp_31_14_cast = sext i23 %tmp_31_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_31_14_cast"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="32">
<![CDATA[
:107  %tmp_32_14 = zext i32 %tmp_31_14_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %input_addr_92 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_14

]]></Node>
<StgValue><ssdm name="input_addr_92"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_14 = load i16* %input_addr_92, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="23">
<![CDATA[
:123  %tmp_31_cast_36 = sext i23 %tmp_31_s to i32

]]></Node>
<StgValue><ssdm name="tmp_31_cast_36"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="32">
<![CDATA[
:124  %tmp_32_s = zext i32 %tmp_31_cast_36 to i64

]]></Node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %input_addr_93 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_32_s

]]></Node>
<StgValue><ssdm name="input_addr_93"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_15 = load i16* %input_addr_93, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="424" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %tmp_37_8 = mul i30 %tmp_33_8_cast, %tmp_36_8_cast

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %tmp_37_9 = mul i30 %tmp_33_9_cast, %tmp_36_9_cast

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_37_10 = mul i30 %tmp_33_10_cast, %tmp_36_10_cast

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %tmp_37_11 = mul i30 %tmp_33_11_cast, %tmp_36_11_cast

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="30" op_0_bw="16">
<![CDATA[
:76  %tmp_33_12_cast = sext i16 %input_load_12 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_12_cast"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="30" op_0_bw="15">
<![CDATA[
:81  %tmp_36_12_cast = sext i15 %SeparableConv2D_2_w_27 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_12_cast"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %tmp_37_12 = mul i30 %tmp_33_12_cast, %tmp_36_12_cast

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="30" op_0_bw="16">
<![CDATA[
:93  %tmp_33_13_cast = sext i16 %input_load_13 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_13_cast"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="30" op_0_bw="15">
<![CDATA[
:98  %tmp_36_13_cast = sext i15 %SeparableConv2D_2_w_29 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_13_cast"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %tmp_37_13 = mul i30 %tmp_33_13_cast, %tmp_36_13_cast

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_14 = load i16* %input_addr_92, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_15 = load i16* %input_addr_93, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_39_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_8, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_39_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_9, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_9"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %tmp_37_10 = mul i30 %tmp_33_10_cast, %tmp_36_10_cast

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %tmp_37_11 = mul i30 %tmp_33_11_cast, %tmp_36_11_cast

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %tmp_37_12 = mul i30 %tmp_33_12_cast, %tmp_36_12_cast

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %tmp_37_13 = mul i30 %tmp_33_13_cast, %tmp_36_13_cast

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="30" op_0_bw="16">
<![CDATA[
:110  %tmp_33_14_cast = sext i16 %input_load_14 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_14_cast"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="30" op_0_bw="15">
<![CDATA[
:115  %tmp_36_14_cast = sext i15 %SeparableConv2D_2_w_31 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_14_cast"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %tmp_37_14 = mul i30 %tmp_33_14_cast, %tmp_36_14_cast

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="30" op_0_bw="16">
<![CDATA[
:127  %tmp_33_cast_37 = sext i16 %input_load_15 to i30

]]></Node>
<StgValue><ssdm name="tmp_33_cast_37"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="30" op_0_bw="15">
<![CDATA[
:132  %tmp_36_cast_38 = sext i15 %SeparableConv2D_2_w_33 to i30

]]></Node>
<StgValue><ssdm name="tmp_36_cast_38"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %tmp_37_s = mul i30 %tmp_33_cast_37, %tmp_36_cast_38

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp14 = add i16 %buffer_2_7, %tmp_39_8

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="449" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %tmp_39_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_10, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_10"/></StgValue>
</operation>

<operation id="450" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %tmp_39_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_11, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_11"/></StgValue>
</operation>

<operation id="451" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %tmp_37_12 = mul i30 %tmp_33_12_cast, %tmp_36_12_cast

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="452" st_id="30" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %tmp_37_13 = mul i30 %tmp_33_13_cast, %tmp_36_13_cast

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %tmp_37_14 = mul i30 %tmp_33_14_cast, %tmp_36_14_cast

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %tmp_37_s = mul i30 %tmp_33_cast_37, %tmp_36_cast_38

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %tmp15 = add i16 %tmp_39_9, %tmp_39_10

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %tmp_39_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_12, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_12"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100  %tmp_39_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_13, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_13"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %tmp_37_14 = mul i30 %tmp_33_14_cast, %tmp_36_14_cast

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %tmp_37_s = mul i30 %tmp_33_cast_37, %tmp_36_cast_38

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %tmp_39_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_14, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_14"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %tmp_39_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_37_s, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_39_s"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:139  %tmp19 = add i16 %tmp_39_14, %tmp_39_s

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:140  %tmp18 = add i16 %tmp19, %tmp_39_13

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="464" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %tmp17 = add i16 %tmp_39_11, %tmp_39_12

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="465" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp16 = add i16 %tmp18, %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="466" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %tmp13 = add i16 %tmp15, %tmp14

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="467" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %buffer_2_s = add i16 %tmp16, %tmp13

]]></Node>
<StgValue><ssdm name="buffer_2_s"/></StgValue>
</operation>

<operation id="468" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
:144  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="469" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %buffer1_lcssa = phi i16 [ %buffer1, %2 ], [ %buffer_2_7, %3 ]

]]></Node>
<StgValue><ssdm name="buffer1_lcssa"/></StgValue>
</operation>

<operation id="470" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="15" op_0_bw="16">
<![CDATA[
:1  %tmp_20 = trunc i16 %buffer1_lcssa to i15

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="471" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:2  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer1_lcssa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="472" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:3  %buffer_1 = select i1 %tmp_22, i15 0, i15 %tmp_20

]]></Node>
<StgValue><ssdm name="buffer_1"/></StgValue>
</operation>

<operation id="473" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="15">
<![CDATA[
:4  %buffer_1_cast = zext i15 %buffer_1 to i16

]]></Node>
<StgValue><ssdm name="buffer_1_cast"/></StgValue>
</operation>

<operation id="474" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="10">
<![CDATA[
:7  %tmp_25_cast = sext i10 %tmp_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="475" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_26 = zext i32 %tmp_25_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="476" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="477" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %buffer_1_cast, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
