Running: F:\Windows\ISE\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/Documentos/Arquitectura/Processor/tb_Processor_isim_beh.exe -prj F:/Documentos/Arquitectura/Processor/tb_Processor_beh.prj work.tb_Processor 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/WindowManager.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/SEU_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/SEU22_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/RegisterFile_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/PSR_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/PSRModifier.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/PC_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/MUX4_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/MUX3_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/MUX2_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/MUX1_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/InstMemory_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/DataMem_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/CU_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/ALU_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/ADDER3_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/ADDER2_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/ADDER1_module.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/Processor.vhd" into library work
Parsing VHDL file "F:/Documentos/Arquitectura/Processor/tb_Processor.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package numeric_bit
Compiling package textio
Compiling architecture behavioral of entity SEU22_module [seu22_module_default]
Compiling architecture behavioral of entity ADDER1_module [adder1_module_default]
Compiling architecture behavioral of entity ADDER2_module [adder2_module_default]
Compiling architecture behavioral of entity ADDER3_module [adder3_module_default]
Compiling architecture behavioral of entity ALU_module [alu_module_default]
Compiling architecture behavioral of entity CU_module [cu_module_default]
Compiling architecture behavioral of entity DataMem_module [datamem_module_default]
Compiling architecture behavioral of entity InstMemory_module [instmemory_module_default]
Compiling architecture behavioral of entity MUX1_module [mux1_module_default]
Compiling architecture behavioral of entity MUX2_module [mux2_module_default]
Compiling architecture behavioral of entity MUX3_module [mux3_module_default]
Compiling architecture behavioral of entity MUX4_module [mux4_module_default]
Compiling architecture behavioral of entity PC_module [pc_module_default]
Compiling architecture arch_psrm of entity PSRModifier [psrmodifier_default]
Compiling architecture behavioral of entity PSR_module [psr_module_default]
Compiling architecture behavioral of entity RegisterFile_module [registerfile_module_default]
Compiling architecture behavioral of entity SEU_module [seu_module_default]
Compiling architecture arch_wm of entity WindowManager [windowmanager_default]
Compiling architecture behavioral of entity Processor [processor_default]
Compiling architecture behavior of entity tb_processor
Time Resolution for simulation is 1ps.
Waiting for 18 sub-compilation(s) to finish...
Compiled 46 VHDL Units
Built simulation executable F:/Documentos/Arquitectura/Processor/tb_Processor_isim_beh.exe
Fuse Memory Usage: 37932 KB
Fuse CPU Usage: 1247 ms
