#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 29 09:21:28 2020
# Process ID: 19000
# Current directory: C:/XilinxProjects/ip_repo/adc4x16g_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29324 C:\XilinxProjects\ip_repo\adc4x16g_core\adc4x16g_core.xpr
# Log file: C:/XilinxProjects/ip_repo/adc4x16g_core/vivado.log
# Journal file: C:/XilinxProjects/ip_repo/adc4x16g_core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v:]
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v:]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/XilinxProjects/ip_repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/XilinxProjects/ip_repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/XilinxProjects/ip_repo/adc4x16g_core'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gty_wrapper_0:2.0'. The one found in IP location 'c:/XilinxProjects/ip_repo/adc16G4X_datarx' will take precedence over the same IP in location c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1159.563 ; gain = 494.645
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci' on top of itself. Importing a file from the imported source directory can cause this problem.
WARNING: [filemgmt 20-1445] Cannot import file 'C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_2/gtwizard_ultrascale_2.xci' on top of itself. Importing a file from the imported source directory can cause this problem.
WARNING: [filemgmt 20-1445] Cannot import file 'C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_3/gtwizard_ultrascale_3.xci' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files -norecurse {C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_3/gtwizard_ultrascale_3.xci C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_2/gtwizard_ultrascale_2.xci C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci}
export_ip_user_files -of_objects  [get_files  {C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_3/gtwizard_ultrascale_3.xci C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_2/gtwizard_ultrascale_2.xci C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci}] -lib_map_path [list {modelsim=C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.cache/compile_simlib/modelsim} {questa=C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.cache/compile_simlib/questa} {riviera=C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.cache/compile_simlib/riviera} {activehdl=C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v:]
[Mon Mar 30 22:07:35 2020] Launched synth_1...
Run output will be captured here: C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v:]
[Mon Mar 30 22:27:06 2020] Launched synth_1...
Run output will be captured here: C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v:]
[Mon Mar 30 22:33:50 2020] Launched synth_1...
Run output will be captured here: C:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.runs/synth_1/runme.log
ipx::open_ipxact_file C:/XilinxProjects/ip_repo/component.xml
WARNING: [IP_Flow 19-4963] fifo_256in_32out has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu128:part0:1.2'
WARNING: [IP_Flow 19-5226] Project source file 'c:/XilinxProjects/ip_repo/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_3/gtwizard_ultrascale_3.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_2/gtwizard_ultrascale_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/fifo_256in_32out/fifo_256in_32out.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/src/gtwizard_ultrascale_0_prbs_any.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/src/sync_it.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_3/gtwizard_ultrascale_3.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_2/gtwizard_ultrascale_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_1/gtwizard_ultrascale_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/ip/fifo_256in_32out/fifo_256in_32out.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/src/gtwizard_ultrascale_0_prbs_any.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/src/sync_it.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx/src/gty_wrapper_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] fifo_256in_32out has board value specified. The packaged IP will be restricted to usage with board 'xilinx.com:vcu128:part0:1.2'
WARNING: [IP_Flow 19-5226] Project source file 'c:/XilinxProjects/ip_repo/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/XilinxProjects/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/XilinxProjects/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:gty_wrapper_0:2.0'. The one found in IP location 'c:/XilinxProjects/ip_repo/adc16G4X_datarx' will take precedence over the same IP in location c:/XilinxProjects/ip_repo/adc4x16g_core/adc4x16g_core.srcs/sources_1/imports/adc16G4X_datarx
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 22:38:28 2020...
