============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sun Sep 15 15:13:33 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 58 trigger nets, 58 data nets.
KIT-1004 : Chipwatcher code = 0000000111001001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=162) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=162) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=162)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=162)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=58,BUS_CTRL_NUM=140,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0101010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01101000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2323/28 useful/useless nets, 1224/14 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1932/4 useful/useless nets, 1747/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1916/16 useful/useless nets, 1735/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 517 better
SYN-1014 : Optimize round 2
SYN-1032 : 1507/60 useful/useless nets, 1326/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.458462s wall, 0.750000s user + 0.703125s system = 1.453125s CPU (99.6%)

RUN-1004 : used memory is 112 MB, reserved memory is 82 MB, peak memory is 114 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1531/224 useful/useless nets, 1375/62 useful/useless insts
SYN-1016 : Merged 22 instances.
SYN-2571 : Optimize after map_dsp, round 1, 308 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 56 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2092/4 useful/useless nets, 1936/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8061, tnet num: 2092, tinst num: 1935, tnode num: 10189, tedge num: 12082.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2092 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 340 (3.39), #lev = 7 (1.59)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 304 (3.39), #lev = 6 (1.48)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 631 instances into 304 LUTs, name keeping = 69%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 481 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 164 adder to BLE ...
SYN-4008 : Packed 164 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.360391s wall, 1.484375s user + 0.859375s system = 2.343750s CPU (99.3%)

RUN-1004 : used memory is 120 MB, reserved memory is 90 MB, peak memory is 139 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (206 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (343 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1300 instances
RUN-0007 : 490 luts, 612 seqs, 101 mslices, 53 lslices, 11 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1468 nets
RUN-1001 : 710 nets have 2 pins
RUN-1001 : 630 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     270     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     339     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1298 instances, 490 luts, 612 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6731, tnet num: 1466, tinst num: 1298, tnode num: 9076, tedge num: 11156.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1466 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.150429s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 394028
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1298.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 308821, overlap = 58.5
PHY-3002 : Step(2): len = 257663, overlap = 58.5
PHY-3002 : Step(3): len = 227276, overlap = 58.5
PHY-3002 : Step(4): len = 207905, overlap = 58.5
PHY-3002 : Step(5): len = 189254, overlap = 58.5
PHY-3002 : Step(6): len = 173125, overlap = 58.5
PHY-3002 : Step(7): len = 156315, overlap = 59.4375
PHY-3002 : Step(8): len = 143072, overlap = 61.1562
PHY-3002 : Step(9): len = 131264, overlap = 61.5
PHY-3002 : Step(10): len = 119117, overlap = 60.0625
PHY-3002 : Step(11): len = 110610, overlap = 58.5
PHY-3002 : Step(12): len = 102494, overlap = 58.5
PHY-3002 : Step(13): len = 95473.2, overlap = 58.5
PHY-3002 : Step(14): len = 86454.2, overlap = 58.5
PHY-3002 : Step(15): len = 81845, overlap = 58.5
PHY-3002 : Step(16): len = 76990.8, overlap = 58.5
PHY-3002 : Step(17): len = 69275.1, overlap = 58.5
PHY-3002 : Step(18): len = 65793.7, overlap = 58.5
PHY-3002 : Step(19): len = 61953.7, overlap = 58.5
PHY-3002 : Step(20): len = 57971.4, overlap = 58.5
PHY-3002 : Step(21): len = 53545.3, overlap = 58.5
PHY-3002 : Step(22): len = 50370.3, overlap = 58.5
PHY-3002 : Step(23): len = 47307.8, overlap = 58.5
PHY-3002 : Step(24): len = 44160.2, overlap = 58.5
PHY-3002 : Step(25): len = 41038.9, overlap = 58.5
PHY-3002 : Step(26): len = 39578.2, overlap = 58.5
PHY-3002 : Step(27): len = 36997.6, overlap = 58.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.87521e-05
PHY-3002 : Step(28): len = 42185.5, overlap = 58.5
PHY-3002 : Step(29): len = 43386.6, overlap = 58.5
PHY-3002 : Step(30): len = 41718.9, overlap = 49.5
PHY-3002 : Step(31): len = 40154.1, overlap = 49.5
PHY-3002 : Step(32): len = 38510.6, overlap = 45.0625
PHY-3002 : Step(33): len = 37701.8, overlap = 47.4375
PHY-3002 : Step(34): len = 37479.4, overlap = 47.375
PHY-3002 : Step(35): len = 37577.1, overlap = 47.5
PHY-3002 : Step(36): len = 37586.2, overlap = 50.1875
PHY-3002 : Step(37): len = 36926.6, overlap = 45.625
PHY-3002 : Step(38): len = 36444.4, overlap = 50.3125
PHY-3002 : Step(39): len = 36315.4, overlap = 50.5
PHY-3002 : Step(40): len = 35994.8, overlap = 50.375
PHY-3002 : Step(41): len = 36062.7, overlap = 50.375
PHY-3002 : Step(42): len = 35807.8, overlap = 49.75
PHY-3002 : Step(43): len = 35718.6, overlap = 49.6875
PHY-3002 : Step(44): len = 35337.4, overlap = 45
PHY-3002 : Step(45): len = 34691.2, overlap = 54
PHY-3002 : Step(46): len = 34283.8, overlap = 56.25
PHY-3002 : Step(47): len = 34034.8, overlap = 54.125
PHY-3002 : Step(48): len = 33636.4, overlap = 56.9688
PHY-3002 : Step(49): len = 33321.5, overlap = 57.3438
PHY-3002 : Step(50): len = 32940.9, overlap = 58.5938
PHY-3002 : Step(51): len = 32788.1, overlap = 58.7188
PHY-3002 : Step(52): len = 32545.6, overlap = 54.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.75041e-05
PHY-3002 : Step(53): len = 32810.4, overlap = 49.7188
PHY-3002 : Step(54): len = 32944.3, overlap = 49.8125
PHY-3002 : Step(55): len = 33010.8, overlap = 45.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.50083e-05
PHY-3002 : Step(56): len = 33089.3, overlap = 45.3125
PHY-3002 : Step(57): len = 33140.1, overlap = 45.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015157s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1466 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037508s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.22119e-05
PHY-3002 : Step(58): len = 37512.3, overlap = 16.5938
PHY-3002 : Step(59): len = 37517.4, overlap = 16.2188
PHY-3002 : Step(60): len = 37140, overlap = 15.25
PHY-3002 : Step(61): len = 37312.5, overlap = 14.7188
PHY-3002 : Step(62): len = 37317.2, overlap = 14.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.44239e-05
PHY-3002 : Step(63): len = 36916.7, overlap = 14.4688
PHY-3002 : Step(64): len = 36884.2, overlap = 14.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.88477e-05
PHY-3002 : Step(65): len = 36762, overlap = 14.7812
PHY-3002 : Step(66): len = 36786.9, overlap = 14.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1466 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036702s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.81306e-05
PHY-3002 : Step(67): len = 36777.4, overlap = 49.0312
PHY-3002 : Step(68): len = 36862.8, overlap = 49.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.62613e-05
PHY-3002 : Step(69): len = 36994, overlap = 49.3125
PHY-3002 : Step(70): len = 37130.9, overlap = 49.3125
PHY-3002 : Step(71): len = 37914.1, overlap = 45.0625
PHY-3002 : Step(72): len = 39000.2, overlap = 42.5312
PHY-3002 : Step(73): len = 38775.6, overlap = 41.9688
PHY-3002 : Step(74): len = 38608.5, overlap = 44.0312
PHY-3002 : Step(75): len = 38507.8, overlap = 44.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000112523
PHY-3002 : Step(76): len = 38343.8, overlap = 44.9375
PHY-3002 : Step(77): len = 38364.7, overlap = 45.0312
PHY-3002 : Step(78): len = 38373.8, overlap = 45.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000225045
PHY-3002 : Step(79): len = 38526.4, overlap = 44.5938
PHY-3002 : Step(80): len = 38707.3, overlap = 44.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000415308
PHY-3002 : Step(81): len = 39011.3, overlap = 42.6562
PHY-3002 : Step(82): len = 39301, overlap = 42.0625
PHY-3002 : Step(83): len = 40015.8, overlap = 41.4375
PHY-3002 : Step(84): len = 40409.5, overlap = 40.3438
PHY-3002 : Step(85): len = 40297, overlap = 40.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000830616
PHY-3002 : Step(86): len = 40213.5, overlap = 40.5625
PHY-3002 : Step(87): len = 40209.8, overlap = 41.3438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00166123
PHY-3002 : Step(88): len = 40507.8, overlap = 38.4375
PHY-3002 : Step(89): len = 40577, overlap = 38.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00332246
PHY-3002 : Step(90): len = 40962.8, overlap = 36.875
PHY-3002 : Step(91): len = 41053.2, overlap = 36.6875
PHY-3002 : Step(92): len = 41242.5, overlap = 36.4375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00664493
PHY-3002 : Step(93): len = 41246.7, overlap = 36.375
PHY-3002 : Step(94): len = 41221.2, overlap = 37
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0132899
PHY-3002 : Step(95): len = 41343.7, overlap = 36.6875
PHY-3002 : Step(96): len = 41343.7, overlap = 36.6875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0265797
PHY-3002 : Step(97): len = 41397.5, overlap = 36.3438
PHY-3002 : Step(98): len = 41404, overlap = 36.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0502808
PHY-3002 : Step(99): len = 41470.7, overlap = 36.0625
PHY-3002 : Step(100): len = 41482, overlap = 35.9062
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.100562
PHY-3002 : Step(101): len = 41473.2, overlap = 34.7812
PHY-3002 : Step(102): len = 41473.2, overlap = 34.7812
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.162709
PHY-3002 : Step(103): len = 41472, overlap = 32.5938
PHY-3002 : Step(104): len = 41504.2, overlap = 32.5312
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.269368
PHY-3002 : Step(105): len = 41503.2, overlap = 32.6562
PHY-3002 : Step(106): len = 41524.5, overlap = 32.3438
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.435837
PHY-3002 : Step(107): len = 41496.3, overlap = 32.375
PHY-3002 : Step(108): len = 41496.3, overlap = 32.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6731, tnet num: 1466, tinst num: 1298, tnode num: 9076, tedge num: 11156.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 75.38 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1468.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53136, over cnt = 232(0%), over = 775, worst = 15
PHY-1001 : End global iterations;  0.139100s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (123.6%)

PHY-1001 : Congestion index: top1 = 38.04, top5 = 23.98, top10 = 15.72, top15 = 11.13.
PHY-1001 : End incremental global routing;  0.195608s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (119.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1466 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044334s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (105.7%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1281 has valid locations, 26 needs to be replaced
PHY-3001 : design contains 1323 instances, 490 luts, 637 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 41771.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6831, tnet num: 1491, tinst num: 1323, tnode num: 9251, tedge num: 11306.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.166429s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(109): len = 42460.7, overlap = 0.1875
PHY-3002 : Step(110): len = 42743.9, overlap = 0.1875
PHY-3002 : Step(111): len = 42857.3, overlap = 0.1875
PHY-3002 : Step(112): len = 42851.9, overlap = 0.1875
PHY-3002 : Step(113): len = 42713.8, overlap = 0.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036459s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000244299
PHY-3002 : Step(114): len = 42673.8, overlap = 32.625
PHY-3002 : Step(115): len = 42673.8, overlap = 32.625
PHY-3001 : Final: Len = 42673.8, Over = 32.625
PHY-3001 : End incremental placement;  0.351419s wall, 0.375000s user + 0.343750s system = 0.718750s CPU (204.5%)

OPT-1001 : Total overflow 76.25 peak overflow 3.50
OPT-1001 : End high-fanout net optimization;  0.626617s wall, 0.656250s user + 0.390625s system = 1.046875s CPU (167.1%)

OPT-1001 : Current memory(MB): used = 181, reserve = 150, peak = 181.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1088/1493.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 54456, over cnt = 232(0%), over = 769, worst = 15
PHY-1002 : len = 59816, over cnt = 154(0%), over = 310, worst = 11
PHY-1002 : len = 62520, over cnt = 42(0%), over = 69, worst = 6
PHY-1002 : len = 63000, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 63072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.108627s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (86.3%)

PHY-1001 : Congestion index: top1 = 35.32, top5 = 24.46, top10 = 17.35, top15 = 12.53.
OPT-1001 : End congestion update;  0.155870s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1491 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035042s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.2%)

OPT-0007 : Start: WNS 169 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 269 TNS 0 NUM_FEPS 0 with 2 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 269 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.193252s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.0%)

OPT-1001 : Current memory(MB): used = 179, reserve = 148, peak = 181.
OPT-1001 : End physical optimization;  0.970767s wall, 1.125000s user + 0.390625s system = 1.515625s CPU (156.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 490 LUT to BLE ...
SYN-4008 : Packed 490 LUT and 164 SEQ to BLE.
SYN-4003 : Packing 473 remaining SEQ's ...
SYN-4005 : Packed 295 SEQ with LUT/SLICE
SYN-4006 : 55 single LUT's are left
SYN-4006 : 178 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 668/946 primitive instances ...
PHY-3001 : End packing;  0.052693s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (118.6%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 576 instances
RUN-1001 : 266 mslices, 266 lslices, 11 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1335 nets
RUN-1001 : 530 nets have 2 pins
RUN-1001 : 674 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 574 instances, 532 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 43440, Over = 44.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5923, tnet num: 1333, tinst num: 574, tnode num: 7653, tedge num: 10095.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.199568s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.57607e-05
PHY-3002 : Step(116): len = 42687.7, overlap = 45.5
PHY-3002 : Step(117): len = 42429.8, overlap = 44.5
PHY-3002 : Step(118): len = 41970.9, overlap = 45.75
PHY-3002 : Step(119): len = 41771.2, overlap = 41.75
PHY-3002 : Step(120): len = 41750.5, overlap = 41.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15213e-05
PHY-3002 : Step(121): len = 42169.5, overlap = 39.5
PHY-3002 : Step(122): len = 42776.2, overlap = 38.75
PHY-3002 : Step(123): len = 43286.8, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000183043
PHY-3002 : Step(124): len = 43754, overlap = 34
PHY-3002 : Step(125): len = 44309.1, overlap = 35
PHY-3002 : Step(126): len = 44590.5, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.135116s wall, 0.046875s user + 0.265625s system = 0.312500s CPU (231.3%)

PHY-3001 : Trial Legalized: Len = 56389
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.032251s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00191675
PHY-3002 : Step(127): len = 53290.6, overlap = 2.75
PHY-3002 : Step(128): len = 51798.1, overlap = 6.25
PHY-3002 : Step(129): len = 50322.4, overlap = 9.75
PHY-3002 : Step(130): len = 49259.7, overlap = 11.75
PHY-3002 : Step(131): len = 48566.4, overlap = 11.5
PHY-3002 : Step(132): len = 47978.5, overlap = 12.75
PHY-3002 : Step(133): len = 47628.5, overlap = 14.25
PHY-3002 : Step(134): len = 47369.5, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0038335
PHY-3002 : Step(135): len = 47425.8, overlap = 15.25
PHY-3002 : Step(136): len = 47448.2, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00766701
PHY-3002 : Step(137): len = 47444.9, overlap = 15
PHY-3002 : Step(138): len = 47451.3, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006657s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 52697.2, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005700s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (274.1%)

PHY-3001 : 15 instances has been re-located, deltaX = 8, deltaY = 9, maxDist = 2.
PHY-3001 : Final: Len = 52945.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5923, tnet num: 1333, tinst num: 574, tnode num: 7653, tedge num: 10095.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/1335.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 67376, over cnt = 195(0%), over = 302, worst = 4
PHY-1002 : len = 68128, over cnt = 132(0%), over = 193, worst = 4
PHY-1002 : len = 70112, over cnt = 16(0%), over = 18, worst = 2
PHY-1002 : len = 70232, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 70272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.211700s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (118.1%)

PHY-1001 : Congestion index: top1 = 33.06, top5 = 24.80, top10 = 18.73, top15 = 13.99.
PHY-1001 : End incremental global routing;  0.269449s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (110.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041036s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (114.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.339135s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (110.6%)

OPT-1001 : Current memory(MB): used = 180, reserve = 149, peak = 181.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1185/1335.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005727s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.06, top5 = 24.80, top10 = 18.73, top15 = 13.99.
OPT-1001 : End congestion update;  0.052974s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030941s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.0%)

OPT-0007 : Start: WNS -82 TNS -82 NUM_FEPS 1
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 558 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 574 instances, 532 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 52955, Over = 0
PHY-3001 : End spreading;  0.004697s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 52955, Over = 0
PHY-3001 : End incremental legalization;  0.033902s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (138.3%)

OPT-0007 : Iter 1: improved WNS 18 TNS 0 NUM_FEPS 0 with 1 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 18 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.127635s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (97.9%)

OPT-1001 : Current memory(MB): used = 184, reserve = 153, peak = 184.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030215s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1181/1335.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007841s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.06, top5 = 24.80, top10 = 18.73, top15 = 13.98.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030867s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 18 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.655172
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 18ps with logic level 6 
RUN-1001 :       #2 path slack 97ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 558 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 574 instances, 532 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 52955, Over = 0
PHY-3001 : End spreading;  0.004687s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (333.4%)

PHY-3001 : Final: Len = 52955, Over = 0
PHY-3001 : End incremental legalization;  0.033352s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031839s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.1%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1185/1335.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005798s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 33.06, top5 = 24.80, top10 = 18.73, top15 = 13.98.
OPT-1001 : End congestion update;  0.054732s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030781s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.5%)

OPT-0007 : Start: WNS 18 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 558 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 574 instances, 532 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 53055, Over = 0
PHY-3001 : End spreading;  0.004594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 53055, Over = 0
PHY-3001 : End incremental legalization;  0.034113s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (458.0%)

OPT-0007 : Iter 1: improved WNS 18 TNS 0 NUM_FEPS 0 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 18 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.131598s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (201.8%)

OPT-1001 : Current memory(MB): used = 184, reserve = 154, peak = 184.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1179/1335.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70360, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 70328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 70344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026561s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.8%)

PHY-1001 : Congestion index: top1 = 32.97, top5 = 24.80, top10 = 18.74, top15 = 13.99.
OPT-1001 : End congestion update;  0.075720s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (103.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031015s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.8%)

OPT-0007 : Start: WNS 18 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 558 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 574 instances, 532 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 52991, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004749s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (329.0%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 52967, Over = 0
PHY-3001 : End incremental legalization;  0.033068s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.5%)

OPT-0007 : Iter 1: improved WNS 218 TNS 0 NUM_FEPS 0 with 2 cells processed and 200 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 558 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 574 instances, 532 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 52921, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004647s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 52897, Over = 0
PHY-3001 : End incremental legalization;  0.032921s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (379.7%)

OPT-0007 : Iter 2: improved WNS 218 TNS 0 NUM_FEPS 0 with 3 cells processed and 200 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 558 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 574 instances, 532 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 52921, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004856s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 52897, Over = 0
PHY-3001 : End incremental legalization;  0.033207s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.1%)

OPT-0007 : Iter 3: improved WNS 218 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 4: improved WNS 118 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.242131s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (135.5%)

OPT-1001 : Current memory(MB): used = 185, reserve = 154, peak = 185.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031377s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 185, reserve = 154, peak = 185.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031942s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.8%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1172/1335.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70192, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 70208, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 70272, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 70296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038799s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.8%)

PHY-1001 : Congestion index: top1 = 32.82, top5 = 24.73, top10 = 18.71, top15 = 13.98.
RUN-1001 : End congestion update;  0.086351s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (108.6%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.118537s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.5%)

OPT-1001 : Current memory(MB): used = 184, reserve = 154, peak = 185.
OPT-1001 : End physical optimization;  1.321304s wall, 1.421875s user + 0.140625s system = 1.562500s CPU (118.3%)

RUN-1003 : finish command "place" in  6.666560s wall, 8.359375s user + 8.031250s system = 16.390625s CPU (245.9%)

RUN-1004 : used memory is 166 MB, reserved memory is 134 MB, peak memory is 185 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 576 instances
RUN-1001 : 266 mslices, 266 lslices, 11 pads, 26 brams, 0 dsps
RUN-1001 : There are total 1335 nets
RUN-1001 : 530 nets have 2 pins
RUN-1001 : 674 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5923, tnet num: 1333, tinst num: 574, tnode num: 7653, tedge num: 10095.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 266 mslices, 266 lslices, 11 pads, 26 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66544, over cnt = 202(0%), over = 308, worst = 4
PHY-1002 : len = 67264, over cnt = 141(0%), over = 204, worst = 4
PHY-1002 : len = 69472, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 69648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.200845s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (101.1%)

PHY-1001 : Congestion index: top1 = 32.54, top5 = 24.73, top10 = 18.64, top15 = 13.89.
PHY-1001 : End global routing;  0.255439s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (97.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 204, reserve = 173, peak = 216.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 468, reserve = 441, peak = 468.
PHY-1001 : End build detailed router design. 3.417838s wall, 3.406250s user + 0.015625s system = 3.421875s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 38064, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.402161s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 500, reserve = 474, peak = 500.
PHY-1001 : End phase 1; 1.408142s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 260336, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 502, reserve = 476, peak = 502.
PHY-1001 : End initial routed; 2.948642s wall, 3.546875s user + 0.203125s system = 3.750000s CPU (127.2%)

PHY-1001 : Update timing.....
PHY-1001 : 165/1190(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.757   |  -4.115   |   4   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.236233s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (105.8%)

PHY-1001 : Current memory(MB): used = 504, reserve = 477, peak = 504.
PHY-1001 : End phase 2; 3.184949s wall, 3.796875s user + 0.203125s system = 4.000000s CPU (125.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 13 pins with SWNS -1.420ns STNS -3.778ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.024476s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.8%)

PHY-1022 : len = 260376, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.037395s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 259776, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.056991s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 259816, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.026518s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (117.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 259864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.020262s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (154.2%)

PHY-1001 : Update timing.....
PHY-1001 : 162/1190(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.420   |  -3.778   |   4   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.175296s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.167583s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.6%)

PHY-1001 : Current memory(MB): used = 518, reserve = 491, peak = 518.
PHY-1001 : End phase 3; 0.672951s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -1.346ns STNS -3.704ns FEP 4.
PHY-1001 : End OPT Iter 1; 0.028789s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.5%)

PHY-1022 : len = 259864, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.040969s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.346ns, -3.704ns, 4}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 259864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.020042s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.9%)

PHY-1001 : Update timing.....
PHY-1001 : 162/1190(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.346   |  -3.704   |   4   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.237279s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.219301s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 518, reserve = 492, peak = 518.
PHY-1001 : End phase 4; 0.535310s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (99.2%)

PHY-1003 : Routed, final wirelength = 259864
PHY-1001 : Current memory(MB): used = 519, reserve = 492, peak = 519.
PHY-1001 : End export database. 0.009355s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (167.0%)

PHY-1001 : End detail routing;  9.445358s wall, 10.000000s user + 0.265625s system = 10.265625s CPU (108.7%)

RUN-1003 : finish command "route" in  9.938624s wall, 10.468750s user + 0.281250s system = 10.750000s CPU (108.2%)

RUN-1004 : used memory is 474 MB, reserved memory is 449 MB, peak memory is 519 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      824   out of  19600    4.20%
#reg                      637   out of  19600    3.25%
#le                      1002
  #lut only               365   out of   1002   36.43%
  #reg only               178   out of   1002   17.76%
  #lut&reg                459   out of   1002   45.81%
#dsp                        0   out of     29    0.00%
#bram                      26   out of     64   40.62%
  #bram9k                  26
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        190
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   153
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        25
#4        U2_control/clk_out_reg1    GCLK               lslice             U2_control/clk_out_reg1_reg_syn_4.q0    24
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   11


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |biss_test      |1002   |670     |154     |644     |26      |0       |
|  U1_pll                            |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                        |biss_control   |174    |146     |24      |89      |0       |0       |
|  U3_CRC                            |biss_crc6      |13     |13      |0       |7       |0       |0       |
|  U4_led                            |led            |64     |51      |9       |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |749    |459     |121     |504     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |749    |459     |121     |504     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |330    |175     |0       |329     |0       |0       |
|        reg_inst                    |register       |328    |173     |0       |327     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |419    |284     |121     |175     |0       |0       |
|        bus_inst                    |bus_top        |190    |126     |64      |68      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |89     |59      |30      |31      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |21     |13      |8       |8       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |21     |13      |8       |9       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |53     |35      |18      |14      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |128    |93      |29      |73      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       519   
    #2          2       448   
    #3          3       152   
    #4          4        74   
    #5        5-10       82   
    #6        11-50      37   
    #7       51-100      4    
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5923, tnet num: 1333, tinst num: 574, tnode num: 7653, tedge num: 10095.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1333 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: ae8a842528237abe70212fc62aa4c46dd52f13c4e87790c29510ebfe8bd16b8a -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 574
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1335, pip num: 15631
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1378 valid insts, and 39972 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011011110000000111001001
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.404400s wall, 20.671875s user + 0.156250s system = 20.828125s CPU (866.3%)

RUN-1004 : used memory is 485 MB, reserved memory is 461 MB, peak memory is 662 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240915_151333.log"
