# Kernel Instrumentation Report

## Run configuration
- forest_height: 10
- rounds: 16
- batch_size: 256
- n_cores: 1
- cycles: 2583

## Slot utilization

| Engine | Slot limit | Total slots | Bundles | Avg slots/cycle | Utilization |
| --- | --- | --- | --- | --- | --- |
| alu | 12 | 97 | 73 | 0.04 | 0.31% |
| valu | 6 | 12785 | 2531 | 4.95 | 82.49% |
| load | 2 | 3965 | 1989 | 1.54 | 76.75% |
| store | 2 | 64 | 64 | 0.02 | 1.24% |
| flow | 1 | 3 | 3 | 0.00 | 0.12% |
| debug | 64 | 0 | 0 | 0.00 | 0.00% |

## Bundle composition

| (valu, load, store, alu, flow) | Bundles | Share |
| --- | --- | --- |
| (6, 2, 0, 0, 0) | 1331 | 51.53% |
| (5, 2, 0, 0, 0) | 345 | 13.36% |
| (6, 0, 0, 0, 0) | 241 | 9.33% |
| (2, 0, 0, 0, 0) | 149 | 5.77% |
| (1, 2, 0, 0, 0) | 98 | 3.79% |
| (4, 2, 0, 0, 0) | 91 | 3.52% |
| (4, 0, 0, 0, 0) | 61 | 2.36% |
| (2, 2, 0, 0, 0) | 60 | 2.32% |
| (3, 0, 0, 0, 0) | 44 | 1.70% |
| (3, 2, 0, 0, 0) | 19 | 0.74% |
| (0, 2, 0, 0, 0) | 14 | 0.54% |
| (0, 1, 0, 0, 0) | 9 | 0.35% |
| (6, 0, 0, 1, 0) | 8 | 0.31% |
| (1, 0, 0, 0, 0) | 8 | 0.31% |
| (6, 0, 1, 1, 0) | 7 | 0.27% |
| (1, 0, 1, 0, 0) | 7 | 0.27% |
| (0, 2, 0, 1, 0) | 6 | 0.23% |
| (0, 0, 1, 1, 0) | 6 | 0.23% |
| (0, 0, 1, 0, 0) | 6 | 0.23% |
| (4, 0, 1, 0, 0) | 5 | 0.19% |
| (1, 0, 1, 1, 0) | 5 | 0.19% |
| (5, 0, 0, 1, 0) | 4 | 0.15% |
| (3, 0, 0, 1, 0) | 4 | 0.15% |
| (3, 0, 1, 1, 0) | 4 | 0.15% |
| (5, 0, 0, 0, 0) | 4 | 0.15% |
| (4, 0, 0, 1, 0) | 3 | 0.12% |
| (0, 0, 1, 2, 0) | 3 | 0.12% |
| (1, 2, 0, 1, 0) | 3 | 0.12% |
| (2, 0, 0, 1, 0) | 3 | 0.12% |
| (6, 0, 1, 0, 0) | 3 | 0.12% |
| (1, 1, 0, 0, 0) | 2 | 0.08% |
| (0, 0, 0, 0, 1) | 2 | 0.08% |
| (0, 2, 0, 4, 0) | 2 | 0.08% |
| (0, 2, 0, 6, 0) | 2 | 0.08% |
| (5, 2, 1, 0, 0) | 2 | 0.08% |
| (5, 0, 1, 0, 0) | 2 | 0.08% |
| (5, 0, 1, 1, 0) | 2 | 0.08% |
| (4, 0, 1, 1, 0) | 2 | 0.08% |
| (5, 0, 1, 2, 0) | 2 | 0.08% |
| (1, 0, 0, 1, 0) | 2 | 0.08% |
| (2, 0, 1, 0, 0) | 2 | 0.08% |
| (3, 0, 1, 0, 0) | 2 | 0.08% |
| (0, 2, 0, 0, 1) | 1 | 0.04% |
| (1, 1, 0, 1, 0) | 1 | 0.04% |
| (0, 2, 0, 2, 0) | 1 | 0.04% |
| (6, 1, 0, 0, 0) | 1 | 0.04% |
| (2, 0, 1, 1, 0) | 1 | 0.04% |
| (4, 0, 1, 2, 0) | 1 | 0.04% |
| (1, 0, 1, 2, 0) | 1 | 0.04% |
| (6, 2, 1, 0, 0) | 1 | 0.04% |

## Bundle overlap summary

- Total bundles: 2583
- Bundles with both valu+load: 1954 (75.65%)
- Avg valu slots when load>0: 5.22
- Avg load slots when valu>0: 1.54

## Ready-ops summary

- Avg ready ops per cycle: alu=0.04, valu=5.43, load=5.83, store=0.02, flow=0.00, debug=0.00

## Notes
- Slot utilization is derived from static instruction bundles vs. measured cycles.
- Debug slots are tracked but do not contribute to cycles in the simulator.