<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-pcie.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx-pcie.h File Reference</h1>
<p>Interface to PCIe as a host(RC) or target(EP).  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="cvmx_8h_source.html">cvmx.h</a>&gt;</code><br/>
<div class="dynheader">
Include dependency graph for cvmx-pcie.h:</div>
<div class="dynsection">
<div class="center"><img src="cvmx-pcie_8h__incl.png" border="0" usemap="#cvmx-pcie_8h_map" alt=""/></div>
<map name="cvmx-pcie_8h_map" id="cvmx-pcie_8h">
<area shape="rect" id="node3" href="cvmx_8h.html" title="Main Octeon executive header file (This should be the second header file included..." alt="" coords="796,83,865,112"/><area shape="rect" id="node5" href="cvmx-platform_8h.html" title="This file is resposible for including all system dependent headers for the cvmx&#45;*..." alt="" coords="663,237,796,267"/><area shape="rect" id="node27" href="cvmx-access_8h.html" title="Function prototypes for accessing memory and CSRs on Octeon." alt="" coords="287,237,409,267"/><area shape="rect" id="node29" href="cvmx-address_8h.html" title="Typedefs and defines for working with Octeon physical addresses." alt="" coords="433,237,561,267"/><area shape="rect" id="node32" href="cvmx-asm_8h.html" title="This is file defines ASM primitives for the executive." alt="" coords="5,392,109,421"/><area shape="rect" id="node34" href="cvmx-packet_8h.html" title="Packet buffer defines." alt="" coords="436,160,559,189"/><area shape="rect" id="node36" href="cvmx-warn_8h.html" title="Functions for warning users about errors and such." alt="" coords="583,160,692,189"/><area shape="rect" id="node38" href="cvmx-sysinfo_8h.html" title="This module provides system/board information obtained by the bootloader." alt="" coords="163,160,285,189"/><area shape="rect" id="node48" href="octeon-model_8h.html" title="File defining different Octeon model IDs and macros to compare them." alt="" coords="767,160,895,189"/><area shape="rect" id="node50" href="cvmx-csr_8h.html" title="Configuration and status register (CSR) address and type definitions for Octoen." alt="" coords="919,160,1015,189"/><area shape="rect" id="node93" href="cvmx-utils_8h.html" title="Small utility functions and macros to ease programming of Octeon." alt="" coords="1000,237,1104,267"/><area shape="rect" id="node96" href="cvmx-clock_8h.html" title="Interface to Core, IO and DDR Clock." alt="" coords="1089,160,1199,189"/><area shape="rect" id="node99" href="octeon-feature_8h.html" title="File defining checks for different Octeon features." alt="" coords="1223,160,1361,189"/><area shape="rect" id="node101" href="cvmx-fpa_8h.html" title="Interface to the hardware Free Pool Allocator." alt="" coords="3839,160,3937,189"/><area shape="rect" id="node7" href="cvmx-abi_8h.html" title="This file defines macros for use in determining the current calling ABI." alt="" coords="249,315,345,344"/><area shape="rect" id="node40" href="cvmx-app-init_8h.html" title="Header file for simple executive application initialization." alt="" coords="135,237,263,267"/><area shape="rect" id="node42" href="cvmx-coremask_8h.html" title="Module to support operations on bitmap of cores." alt="" coords="84,315,225,344"/><area shape="rect" id="node53" href="cvmx-csr-enums_8h.html" title="Definitions for enumerations used with Octeon CSRs." alt="" coords="829,237,976,267"/><area shape="rect" id="node55" href="cvmx-csr-typedefs_8h.html" title="Configuration and status register (CSR) address and type definitions for Octeon." alt="" coords="2420,237,2583,267"/><area shape="rect" id="node57" href="cvmx-agl-defs_8h.html" title="cvmx&#45;agl&#45;defs.h" alt="" coords="3095,315,3225,344"/><area shape="rect" id="node59" href="cvmx-ase-defs_8h.html" title="cvmx&#45;ase&#45;defs.h" alt="" coords="3249,315,3385,344"/><area shape="rect" id="node61" href="cvmx-asxx-defs_8h.html" title="cvmx&#45;asxx&#45;defs.h" alt="" coords="3409,315,3551,344"/><area shape="rect" id="node63" href="cvmx-asx0-defs_8h.html" title="cvmx&#45;asx0&#45;defs.h" alt="" coords="3575,315,3716,344"/><area shape="rect" id="node65" href="cvmx-bbp-defs_8h.html" title="cvmx&#45;bbp&#45;defs.h" alt="" coords="3740,315,3876,344"/><area shape="rect" id="node67" href="cvmx-bbxa-defs_8h.html" title="cvmx&#45;bbxa&#45;defs.h" alt="" coords="1113,315,1257,344"/><area shape="rect" id="node69" href="cvmx-bbxbx-defs_8h.html" title="cvmx&#45;bbxbx&#45;defs.h" alt="" coords="1281,315,1433,344"/><area shape="rect" id="node71" href="cvmx-bbxc-defs_8h.html" title="cvmx&#45;bbxc&#45;defs.h" alt="" coords="1457,315,1601,344"/><area shape="rect" id="node73" href="cvmx-bch-defs_8h.html" title="cvmx&#45;bch&#45;defs.h" alt="" coords="1625,315,1761,344"/><area shape="rect" id="node75" href="cvmx-bgxx-defs_8h.html" title="cvmx&#45;bgxx&#45;defs.h" alt="" coords="1785,315,1929,344"/><area shape="rect" id="node77" href="cvmx-bts-defs_8h.html" title="cvmx&#45;bts&#45;defs.h" alt="" coords="1953,315,2087,344"/><area shape="rect" id="node79" href="cvmx-ciu2-defs_8h.html" title="cvmx&#45;ciu2&#45;defs.h" alt="" coords="2111,315,2249,344"/><area shape="rect" id="node81" href="cvmx-ciu3-defs_8h.html" title="cvmx&#45;ciu3&#45;defs.h" alt="" coords="2273,315,2412,344"/><area shape="rect" id="node83" href="cvmx-ciu-defs_8h.html" title="cvmx&#45;ciu&#45;defs.h" alt="" coords="2436,315,2567,344"/><area shape="rect" id="node85" href="cvmx-cprix-defs_8h.html" title="cvmx&#45;cprix&#45;defs.h" alt="" coords="2591,315,2735,344"/><area shape="rect" id="node87" href="cvmx-dbg-defs_8h.html" title="cvmx&#45;dbg&#45;defs.h" alt="" coords="2759,315,2895,344"/><area shape="rect" id="node89" href="cvmx-dencx-defs_8h.html" title="cvmx&#45;dencx&#45;defs.h" alt="" coords="2919,315,3071,344"/><area shape="rect" id="node91" href="cvmx-fpa-defs_8h.html" title="cvmx&#45;fpa&#45;defs.h" alt="" coords="3900,315,4033,344"/><area shape="rect" id="node103" href="cvmx-scratch_8h.html" title="This file provides support for the processor local scratch memory." alt="" coords="4057,315,4185,344"/><area shape="rect" id="node107" href="cvmx-fpa1_8h.html" title="Interface to the hardware Free Pool Allocator on Octeon chips." alt="" coords="3880,237,3987,267"/><area shape="rect" id="node111" href="cvmx-fpa3_8h.html" title="Interface to the CN78XX Free Pool Allocator, a.k.a." alt="" coords="4011,237,4117,267"/></map>
</div>
<div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dynsection">
<div class="center"><img src="cvmx-pcie_8h__dep__incl.png" border="0" usemap="#cvmx-pcie_8hdep_map" alt=""/></div>
<map name="cvmx-pcie_8hdep_map" id="cvmx-pcie_8hdep">
<area shape="rect" id="node3" href="cvmx-error-custom_8c.html" title="Prototypes for custom error handler function not handled by the default message display..." alt="" coords="5,83,171,112"/><area shape="rect" id="node5" href="cvmx-error_8c.html" title="Interface to the Octeon extended error status." alt="" coords="195,83,301,112"/><area shape="rect" id="node7" href="cvmx-pcie_8c.html" title="Interface to PCIe as a host(RC) or target(EP)." alt="" coords="325,83,429,112"/></map>
</div>

<p><a href="cvmx-pcie_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__pcie__address__t.html">cvmx_pcie_address_t</a></td></tr>
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#ac802f31d77e10a0848c031711d743b7a">CVMX_PCIE_MAX_PORTS</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a225abd0904f34cf89d29f13718815b87">CVMX_PCIE_PORTS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a1bd5f3587337e5936fe334f69faf27be">CVMX_PCIE_BAR1_PHYS_BASE</a>&nbsp;&nbsp;&nbsp;((1ull &lt;&lt; 32) - (1ull &lt;&lt; 28))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#ae7ad6d43166a7d93e323b02620bc35eb">CVMX_PCIE_BAR1_PHYS_SIZE</a>&nbsp;&nbsp;&nbsp;(1ull &lt;&lt; 28)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#ade442054d14734bdf8e9f68e13efea07">CVMX_PCIE_BAR1_RC_BASE</a>&nbsp;&nbsp;&nbsp;(1ull &lt;&lt; 41)</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#ad5d9461b45ddb32ffd48448196858f1d">cvmx_pcie_get_io_base_address</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the Core virtual base address for PCIe IO access.  <a href="#ad5d9461b45ddb32ffd48448196858f1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a9ebece80daf85057ea312ed38ff98ab2">cvmx_pcie_get_io_size</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of the IO address region returned at address <a class="el" href="cvmx-pcie_8c.html#ad5d9461b45ddb32ffd48448196858f1d" title="Return the Core virtual base address for PCIe IO access.">cvmx_pcie_get_io_base_address()</a>.  <a href="#a9ebece80daf85057ea312ed38ff98ab2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a17eef45e056ceeab46368cafaf4d9cee">cvmx_pcie_get_mem_base_address</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return the Core virtual base address for PCIe MEM access.  <a href="#a17eef45e056ceeab46368cafaf4d9cee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a0ff7df5980696bc3f8cab34518ed9bd2">cvmx_pcie_get_mem_size</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of the Mem address region returned at address <a class="el" href="cvmx-pcie_8c.html#a17eef45e056ceeab46368cafaf4d9cee" title="Return the Core virtual base address for PCIe MEM access.">cvmx_pcie_get_mem_base_address()</a>.  <a href="#a0ff7df5980696bc3f8cab34518ed9bd2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#acc0ad94e3ce63489adf5b854489cb852">cvmx_pcie_rc_initialize</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize a PCIe port for use in host(RC) mode.  <a href="#acc0ad94e3ce63489adf5b854489cb852"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#ae520e4c22fa1f479241f411e819cef37">cvmx_pcie_rc_shutdown</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Shutdown a PCIe port and put it in reset.  <a href="#ae520e4c22fa1f479241f411e819cef37"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a578b959d1c2c592cd4815d05bd3db171">cvmx_pcie_config_read8</a> (int pcie_port, int bus, int dev, int fn, int reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read 8bits from a Device's config space.  <a href="#a578b959d1c2c592cd4815d05bd3db171"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a28f6519e1176ade214e2fe67b9f0b8af">cvmx_pcie_config_read16</a> (int pcie_port, int bus, int dev, int fn, int reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read 16bits from a Device's config space.  <a href="#a28f6519e1176ade214e2fe67b9f0b8af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a6ad1f91f103dc8d3bbf69e18cf7ed0c9">cvmx_pcie_config_read32</a> (int pcie_port, int bus, int dev, int fn, int reg)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read 32bits from a Device's config space.  <a href="#a6ad1f91f103dc8d3bbf69e18cf7ed0c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#adb1ee3d9a33ee5db6f4111960e8d5ea4">cvmx_pcie_config_write8</a> (int pcie_port, int bus, int dev, int fn, int reg, uint8_t val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write 8bits to a Device's config space.  <a href="#adb1ee3d9a33ee5db6f4111960e8d5ea4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#aa57c0a1a2ae274bbe9f3b8a463973819">cvmx_pcie_config_write16</a> (int pcie_port, int bus, int dev, int fn, int reg, uint16_t val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write 16bits to a Device's config space.  <a href="#aa57c0a1a2ae274bbe9f3b8a463973819"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a99007379cff74f3b64494fc46cde35d8">cvmx_pcie_config_write32</a> (int pcie_port, int bus, int dev, int fn, int reg, uint32_t val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write 32bits to a Device's config space.  <a href="#a99007379cff74f3b64494fc46cde35d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a261b3c74c21b6a3f310b6f7757510762">cvmx_pcie_cfgx_read</a> (int pcie_port, uint32_t cfg_offset)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read a PCIe config space register indirectly.  <a href="#a261b3c74c21b6a3f310b6f7757510762"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a4c0826dccc473a9b7780bc07725148f6">cvmx_pcie_cfgx_read_node</a> (int node, int pcie_port, uint32_t cfg_offset)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a6291253ba7b9883fb078457b2e89e55f">cvmx_pcie_cfgx_write</a> (int pcie_port, uint32_t cfg_offset, uint32_t val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write a PCIe config space register indirectly.  <a href="#a6291253ba7b9883fb078457b2e89e55f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a8196c28341764eb56febc830e1a10e02">cvmx_pcie_cfgx_write_node</a> (int node, int pcie_port, uint32_t cfg_offset, uint32_t val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#a55bdb14c2a6bc7d6ff46491dbea7a014">cvmx_pcie_npei_write32</a> (uint64_t address, uint32_t val)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write a 32bit value to the Octeon NPEI register space.  <a href="#a55bdb14c2a6bc7d6ff46491dbea7a014"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#afd8dd18017e192308335f6dd598a0ad5">cvmx_pcie_npei_read32</a> (uint64_t address)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read a 32bit value from the Octeon NPEI register space.  <a href="#afd8dd18017e192308335f6dd598a0ad5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#acb0e7c181dade662202251042ca1a191">cvmx_pcie_ep_initialize</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize a PCIe port for use in target(EP) mode.  <a href="#acb0e7c181dade662202251042ca1a191"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#ada59d102f3d750087c5b564ae06acac3">cvmx_pcie_wait_for_pending</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wait for posted PCIe read/writes to reach the other side of the internal PCIe switch.  <a href="#ada59d102f3d750087c5b564ae06acac3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="cvmx-pcie_8h.html#addc6294f5f881afb30fead5d37415ff7">cvmx_pcie_is_host_mode</a> (int pcie_port)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns if a PCIe port is in host or target mode.  <a href="#addc6294f5f881afb30fead5d37415ff7"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Interface to PCIe as a host(RC) or target(EP). </p>
<hr/>
<dl class="rcs"><dt><b>Revision</b></dt><dd>148290 </dd></dl>
<hr/>
 <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a1bd5f3587337e5936fe334f69faf27be"></a><!-- doxytag: member="cvmx&#45;pcie.h::CVMX_PCIE_BAR1_PHYS_BASE" ref="a1bd5f3587337e5936fe334f69faf27be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_PCIE_BAR1_PHYS_BASE&nbsp;&nbsp;&nbsp;((1ull &lt;&lt; 32) - (1ull &lt;&lt; 28))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7ad6d43166a7d93e323b02620bc35eb"></a><!-- doxytag: member="cvmx&#45;pcie.h::CVMX_PCIE_BAR1_PHYS_SIZE" ref="ae7ad6d43166a7d93e323b02620bc35eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_PCIE_BAR1_PHYS_SIZE&nbsp;&nbsp;&nbsp;(1ull &lt;&lt; 28)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ade442054d14734bdf8e9f68e13efea07"></a><!-- doxytag: member="cvmx&#45;pcie.h::CVMX_PCIE_BAR1_RC_BASE" ref="ade442054d14734bdf8e9f68e13efea07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_PCIE_BAR1_RC_BASE&nbsp;&nbsp;&nbsp;(1ull &lt;&lt; 41)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac802f31d77e10a0848c031711d743b7a"></a><!-- doxytag: member="cvmx&#45;pcie.h::CVMX_PCIE_MAX_PORTS" ref="ac802f31d77e10a0848c031711d743b7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_PCIE_MAX_PORTS&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a225abd0904f34cf89d29f13718815b87"></a><!-- doxytag: member="cvmx&#45;pcie.h::CVMX_PCIE_PORTS" ref="a225abd0904f34cf89d29f13718815b87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CVMX_PCIE_PORTS</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>)    \
                  || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>))    \
                 ? <a class="code" href="cvmx-pcie_8h.html#ac802f31d77e10a0848c031711d743b7a">CVMX_PCIE_MAX_PORTS</a>          \
                 : (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) ? 3 : 2))
</pre></div>
</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a261b3c74c21b6a3f310b6f7757510762"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_cfgx_read" ref="a261b3c74c21b6a3f310b6f7757510762" args="(int pcie_port, uint32_t cfg_offset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cvmx_pcie_cfgx_read </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>cfg_offset</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read a PCIe config space register indirectly. </p>
<p>This is used for registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to read from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cfg_offset</em>&nbsp;</td><td>Address to read</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Value read </dd></dl>

</div>
</div>
<a class="anchor" id="a4c0826dccc473a9b7780bc07725148f6"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_cfgx_read_node" ref="a4c0826dccc473a9b7780bc07725148f6" args="(int node, int pcie_port, uint32_t cfg_offset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cvmx_pcie_cfgx_read_node </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>cfg_offset</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6291253ba7b9883fb078457b2e89e55f"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_cfgx_write" ref="a6291253ba7b9883fb078457b2e89e55f" args="(int pcie_port, uint32_t cfg_offset, uint32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_pcie_cfgx_write </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>cfg_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write a PCIe config space register indirectly. </p>
<p>This is used for registers of the form PCIEEP_CFG??? and PCIERC?_CFG???.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to write to </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cfg_offset</em>&nbsp;</td><td>Address to write </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>Value to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a8196c28341764eb56febc830e1a10e02"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_cfgx_write_node" ref="a8196c28341764eb56febc830e1a10e02" args="(int node, int pcie_port, uint32_t cfg_offset, uint32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_pcie_cfgx_write_node </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>cfg_offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a28f6519e1176ade214e2fe67b9f0b8af"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_config_read16" ref="a28f6519e1176ade214e2fe67b9f0b8af" args="(int pcie_port, int bus, int dev, int fn, int reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t cvmx_pcie_config_read16 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read 16bits from a Device's config space. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the device is on </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bus</em>&nbsp;</td><td>Sub bus </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dev</em>&nbsp;</td><td>Device ID </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>fn</em>&nbsp;</td><td>Device sub function </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>reg</em>&nbsp;</td><td>Register to access</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Result of the read </dd></dl>

</div>
</div>
<a class="anchor" id="a6ad1f91f103dc8d3bbf69e18cf7ed0c9"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_config_read32" ref="a6ad1f91f103dc8d3bbf69e18cf7ed0c9" args="(int pcie_port, int bus, int dev, int fn, int reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cvmx_pcie_config_read32 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read 32bits from a Device's config space. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the device is on </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bus</em>&nbsp;</td><td>Sub bus </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dev</em>&nbsp;</td><td>Device ID </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>fn</em>&nbsp;</td><td>Device sub function </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>reg</em>&nbsp;</td><td>Register to access</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Result of the read </dd></dl>

</div>
</div>
<a class="anchor" id="a578b959d1c2c592cd4815d05bd3db171"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_config_read8" ref="a578b959d1c2c592cd4815d05bd3db171" args="(int pcie_port, int bus, int dev, int fn, int reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t cvmx_pcie_config_read8 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read 8bits from a Device's config space. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the device is on </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bus</em>&nbsp;</td><td>Sub bus </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dev</em>&nbsp;</td><td>Device ID </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>fn</em>&nbsp;</td><td>Device sub function </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>reg</em>&nbsp;</td><td>Register to access</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Result of the read </dd></dl>

</div>
</div>
<a class="anchor" id="aa57c0a1a2ae274bbe9f3b8a463973819"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_config_write16" ref="aa57c0a1a2ae274bbe9f3b8a463973819" args="(int pcie_port, int bus, int dev, int fn, int reg, uint16_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_pcie_config_write16 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write 16bits to a Device's config space. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the device is on </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bus</em>&nbsp;</td><td>Sub bus </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dev</em>&nbsp;</td><td>Device ID </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>fn</em>&nbsp;</td><td>Device sub function </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>reg</em>&nbsp;</td><td>Register to access </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>Value to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a99007379cff74f3b64494fc46cde35d8"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_config_write32" ref="a99007379cff74f3b64494fc46cde35d8" args="(int pcie_port, int bus, int dev, int fn, int reg, uint32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_pcie_config_write32 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write 32bits to a Device's config space. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the device is on </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bus</em>&nbsp;</td><td>Sub bus </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dev</em>&nbsp;</td><td>Device ID </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>fn</em>&nbsp;</td><td>Device sub function </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>reg</em>&nbsp;</td><td>Register to access </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>Value to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="adb1ee3d9a33ee5db6f4111960e8d5ea4"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_config_write8" ref="adb1ee3d9a33ee5db6f4111960e8d5ea4" args="(int pcie_port, int bus, int dev, int fn, int reg, uint8_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_pcie_config_write8 </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>dev</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write 8bits to a Device's config space. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the device is on </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bus</em>&nbsp;</td><td>Sub bus </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dev</em>&nbsp;</td><td>Device ID </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>fn</em>&nbsp;</td><td>Device sub function </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>reg</em>&nbsp;</td><td>Register to access </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>Value to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="acb0e7c181dade662202251042ca1a191"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_ep_initialize" ref="acb0e7c181dade662202251042ca1a191" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_pcie_ep_initialize </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize a PCIe port for use in target(EP) mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to initialize</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Zero on success</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to initialize for a node</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Zero on success </dd></dl>

</div>
</div>
<a class="anchor" id="ad5d9461b45ddb32ffd48448196858f1d"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_get_io_base_address" ref="ad5d9461b45ddb32ffd48448196858f1d" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t cvmx_pcie_get_io_base_address </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the Core virtual base address for PCIe IO access. </p>
<p>IOs are read/written as an offset from this address.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the IO is for</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>64bit Octeon IO base address for read/write </dd></dl>

</div>
</div>
<a class="anchor" id="a9ebece80daf85057ea312ed38ff98ab2"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_get_io_size" ref="a9ebece80daf85057ea312ed38ff98ab2" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t cvmx_pcie_get_io_size </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Size of the IO address region returned at address <a class="el" href="cvmx-pcie_8c.html#ad5d9461b45ddb32ffd48448196858f1d" title="Return the Core virtual base address for PCIe IO access.">cvmx_pcie_get_io_base_address()</a>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the IO is for</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Size of the IO window </dd></dl>

</div>
</div>
<a class="anchor" id="a17eef45e056ceeab46368cafaf4d9cee"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_get_mem_base_address" ref="a17eef45e056ceeab46368cafaf4d9cee" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t cvmx_pcie_get_mem_base_address </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the Core virtual base address for PCIe MEM access. </p>
<p>Memory is read/written as an offset from this address.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the IO is for</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>64bit Octeon IO base address for read/write </dd></dl>

</div>
</div>
<a class="anchor" id="a0ff7df5980696bc3f8cab34518ed9bd2"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_get_mem_size" ref="a0ff7df5980696bc3f8cab34518ed9bd2" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t cvmx_pcie_get_mem_size </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Size of the Mem address region returned at address <a class="el" href="cvmx-pcie_8c.html#a17eef45e056ceeab46368cafaf4d9cee" title="Return the Core virtual base address for PCIe MEM access.">cvmx_pcie_get_mem_base_address()</a>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port the IO is for</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Size of the Mem window </dd></dl>

</div>
</div>
<a class="anchor" id="addc6294f5f881afb30fead5d37415ff7"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_is_host_mode" ref="addc6294f5f881afb30fead5d37415ff7" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_pcie_is_host_mode </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns if a PCIe port is in host or target mode. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port number (PEM number)</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>0 if PCIe port is in target mode, !0 if in host mode. </dd></dl>

</div>
</div>
<a class="anchor" id="afd8dd18017e192308335f6dd598a0ad5"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_npei_read32" ref="afd8dd18017e192308335f6dd598a0ad5" args="(uint64_t address)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t cvmx_pcie_npei_read32 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>address</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Read a 32bit value from the Octeon NPEI register space. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>address</em>&nbsp;</td><td>Address to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The result </dd></dl>

</div>
</div>
<a class="anchor" id="a55bdb14c2a6bc7d6ff46491dbea7a014"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_npei_write32" ref="a55bdb14c2a6bc7d6ff46491dbea7a014" args="(uint64_t address, uint32_t val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void cvmx_pcie_npei_write32 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Write a 32bit value to the Octeon NPEI register space. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>address</em>&nbsp;</td><td>Address to write to </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>Value to write </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="acc0ad94e3ce63489adf5b854489cb852"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_rc_initialize" ref="acc0ad94e3ce63489adf5b854489cb852" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_pcie_rc_initialize </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize a PCIe port for use in host(RC) mode. </p>
<p>It doesn't enumerate the bus.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to initialize</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Zero on success</dd></dl>
<p>It doesn't enumerate the bus.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to initialize for a node</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Zero on success </dd></dl>

</div>
</div>
<a class="anchor" id="ae520e4c22fa1f479241f411e819cef37"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_rc_shutdown" ref="ae520e4c22fa1f479241f411e819cef37" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int cvmx_pcie_rc_shutdown </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Shutdown a PCIe port and put it in reset. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to shutdown</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Zero on success</dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to shutdown for a node</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Zero on success </dd></dl>

</div>
</div>
<a class="anchor" id="ada59d102f3d750087c5b564ae06acac3"></a><!-- doxytag: member="cvmx&#45;pcie.h::cvmx_pcie_wait_for_pending" ref="ada59d102f3d750087c5b564ae06acac3" args="(int pcie_port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cvmx_pcie_wait_for_pending </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>pcie_port</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Wait for posted PCIe read/writes to reach the other side of the internal PCIe switch. </p>
<p>This will insure that core read/writes are posted before anything after this function is called. This may be necessary when writing to memory that will later be read using the DMA/PKT engines.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pcie_port</em>&nbsp;</td><td>PCIe port to wait for </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
