head	1.1;
branch	1.1.103;
access;
symbols
	MIRBSD_10_BASE:1.1.103.1
	MIRBSD_9_BASE:1.1.103.1
	MIRBSD_8:1.1.103.1.0.2
	MIRBSD_8_BASE:1.1.103.1
	xf-4_5_0:1.1.103.1
	xwindow:1.1.103;
locks; strict;
comment	@ * @;


1.1
date	2005.03.18.10.42.01;	author tg;	state Exp;
branches
	1.1.103.1;
next	;

1.1.103.1
date	2005.03.18.10.42.01;	author tg;	state Exp;
branches;
next	;


desc
@@



1.1
log
@Initial revision
@
text
@/* $XFree86: xc/extras/Mesa/src/mesa/drivers/dri/ffb/ffb_fifo.h,v 1.1.1.1 2004/04/08 09:16:51 alanh Exp $ */

#ifndef _FFB_FIFO_H
#define _FFB_FIFO_H

#define FFBFifo(__fmesa, __n) \
do {	ffbScreenPrivate *__fScrn = (__fmesa)->ffbScreen; \
	int __cur_slots = __fScrn->fifo_cache; \
	if ((__cur_slots - (__n)) < 0) { \
		ffb_fbcPtr __ffb = __fmesa->regs; \
		do { __cur_slots = (((int)__ffb->ucsr & FFB_UCSR_FIFO_MASK) - 4); \
		} while ((__cur_slots - (__n)) < 0); \
	} (__fScrn)->fifo_cache = (__cur_slots - (__n)); \
} while(0)

#define FFBWait(__fmesa, __ffb) \
do {	ffbScreenPrivate *__fScrn = (__fmesa)->ffbScreen; \
	if (__fScrn->rp_active) { \
		unsigned int __regval = (__ffb)->ucsr; \
		while((__regval & FFB_UCSR_ALL_BUSY) != 0) { \
			__regval = (__ffb)->ucsr; \
		} \
		__fScrn->fifo_cache = ((int)(__regval & FFB_UCSR_FIFO_MASK)) - 4; \
		__fScrn->rp_active = 0; \
	} \
} while(0)

#endif /* !(_FFB_FIFO_H) */
@


1.1.103.1
log
@Import XFree86 4.5.0 directly from vendor anoncvs, -rxf-4_5_0 xc
at anoncvs@@anoncvs.xfree86.org:/cvs (ssh)
@
text
@@
