{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495730346599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495730346599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 22:09:06 2017 " "Processing started: Thu May 25 22:09:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495730346599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730346599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reservation_station_complete -c reservation_station_complete " "Command: quartus_map --read_settings_files=on --write_settings_files=off reservation_station_complete -c reservation_station_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730346599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1495730347112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1495730347112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-Comp " "Found design unit 1: comparator-Comp" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362463 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/update_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/update_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 update_unit-UU " "Found design unit 1: update_unit-UU" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362467 ""} { "Info" "ISGN_ENTITY_NAME" "1 update_unit " "Found entity 1: update_unit" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reservation_station-RS " "Found design unit 1: reservation_station-RS" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362475 ""} { "Info" "ISGN_ENTITY_NAME" "1 reservation_station " "Found entity 1: reservation_station" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatch_unit-DU " "Found design unit 1: dispatch_unit-DU" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362479 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit " "Found entity 1: dispatch_unit" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/allocating_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/allocating_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 allocating_unit-AU " "Found design unit 1: allocating_unit-AU" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362487 ""} { "Info" "ISGN_ENTITY_NAME" "1 allocating_unit " "Found entity 1: allocating_unit" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/reservation_station_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reservation_station_complete-RS " "Found design unit 1: reservation_station_complete-RS" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362491 ""} { "Info" "ISGN_ENTITY_NAME" "1 reservation_station_complete " "Found entity 1: reservation_station_complete" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit_bch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit_bch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatch_unit_bch-DU " "Found design unit 1: dispatch_unit_bch-DU" {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362495 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit_bch " "Found entity 1: dispatch_unit_bch" {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495730362495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362495 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reservation_station_complete " "Elaborating entity \"reservation_station_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495730362539 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bch_inst2 reservation_station_complete.vhd(27) " "VHDL Signal Declaration warning at reservation_station_complete.vhd(27): used implicit default value for signal \"bch_inst2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1495730362551 "|reservation_station_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_alu reservation_station_complete.vhd(70) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(70): object \"ready_alu\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362551 "|reservation_station_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_bch reservation_station_complete.vhd(71) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(71): object \"ready_bch\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362551 "|reservation_station_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready_lst reservation_station_complete.vhd(72) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(72): object \"ready_lst\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362551 "|reservation_station_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stall_out reservation_station_complete.vhd(77) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(77): object \"stall_out\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362551 "|reservation_station_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_alu reservation_station_complete.vhd(79) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(79): object \"tag_alu\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362551 "|reservation_station_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_lst reservation_station_complete.vhd(79) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(79): object \"tag_lst\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362551 "|reservation_station_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tag_bch reservation_station_complete.vhd(80) " "Verilog HDL or VHDL warning at reservation_station_complete.vhd(80): object \"tag_bch\" assigned a value but never read" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362551 "|reservation_station_complete"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "allocating_unit allocating_unit:ALLOC_UNIT " "Elaborating entity \"allocating_unit\" for hierarchy \"allocating_unit:ALLOC_UNIT\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "ALLOC_UNIT" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730362551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_stall_alu allocating_unit.vhd(101) " "Verilog HDL or VHDL warning at allocating_unit.vhd(101): object \"not_stall_alu\" assigned a value but never read" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362555 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_stall_bch allocating_unit.vhd(101) " "Verilog HDL or VHDL warning at allocating_unit.vhd(101): object \"not_stall_bch\" assigned a value but never read" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362555 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_stall_lst allocating_unit.vhd(101) " "Verilog HDL or VHDL warning at allocating_unit.vhd(101): object \"not_stall_lst\" assigned a value but never read" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1495730362555 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indx_alloc_alu allocating_unit.vhd(310) " "VHDL Process Statement warning at allocating_unit.vhd(310): inferring latch(es) for signal or variable \"indx_alloc_alu\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 310 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730362555 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indx_alloc_bch allocating_unit.vhd(412) " "VHDL Process Statement warning at allocating_unit.vhd(412): inferring latch(es) for signal or variable \"indx_alloc_bch\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 412 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730362555 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "indx_alloc_lst allocating_unit.vhd(513) " "VHDL Process Statement warning at allocating_unit.vhd(513): inferring latch(es) for signal or variable \"indx_alloc_lst\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 513 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_lst\[1\]\[0\] allocating_unit.vhd(513) " "Inferred latch for \"indx_alloc_lst\[1\]\[0\]\" at allocating_unit.vhd(513)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_lst\[1\]\[1\] allocating_unit.vhd(513) " "Inferred latch for \"indx_alloc_lst\[1\]\[1\]\" at allocating_unit.vhd(513)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_lst\[1\]\[2\] allocating_unit.vhd(513) " "Inferred latch for \"indx_alloc_lst\[1\]\[2\]\" at allocating_unit.vhd(513)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_lst\[0\]\[0\] allocating_unit.vhd(513) " "Inferred latch for \"indx_alloc_lst\[0\]\[0\]\" at allocating_unit.vhd(513)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_lst\[0\]\[1\] allocating_unit.vhd(513) " "Inferred latch for \"indx_alloc_lst\[0\]\[1\]\" at allocating_unit.vhd(513)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_lst\[0\]\[2\] allocating_unit.vhd(513) " "Inferred latch for \"indx_alloc_lst\[0\]\[2\]\" at allocating_unit.vhd(513)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_bch\[1\]\[0\] allocating_unit.vhd(412) " "Inferred latch for \"indx_alloc_bch\[1\]\[0\]\" at allocating_unit.vhd(412)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_bch\[1\]\[1\] allocating_unit.vhd(412) " "Inferred latch for \"indx_alloc_bch\[1\]\[1\]\" at allocating_unit.vhd(412)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_bch\[0\]\[0\] allocating_unit.vhd(412) " "Inferred latch for \"indx_alloc_bch\[0\]\[0\]\" at allocating_unit.vhd(412)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_bch\[0\]\[1\] allocating_unit.vhd(412) " "Inferred latch for \"indx_alloc_bch\[0\]\[1\]\" at allocating_unit.vhd(412)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 412 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_alu\[1\]\[0\] allocating_unit.vhd(310) " "Inferred latch for \"indx_alloc_alu\[1\]\[0\]\" at allocating_unit.vhd(310)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_alu\[1\]\[1\] allocating_unit.vhd(310) " "Inferred latch for \"indx_alloc_alu\[1\]\[1\]\" at allocating_unit.vhd(310)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_alu\[1\]\[2\] allocating_unit.vhd(310) " "Inferred latch for \"indx_alloc_alu\[1\]\[2\]\" at allocating_unit.vhd(310)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_alu\[0\]\[0\] allocating_unit.vhd(310) " "Inferred latch for \"indx_alloc_alu\[0\]\[0\]\" at allocating_unit.vhd(310)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_alu\[0\]\[1\] allocating_unit.vhd(310) " "Inferred latch for \"indx_alloc_alu\[0\]\[1\]\" at allocating_unit.vhd(310)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "indx_alloc_alu\[0\]\[2\] allocating_unit.vhd(310) " "Inferred latch for \"indx_alloc_alu\[0\]\[2\]\" at allocating_unit.vhd(310)" {  } { { "../ALL Code Files/allocating_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 310 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730362559 "|reservation_station_complete|allocating_unit:ALLOC_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station reservation_station:RESRV_ALU " "Elaborating entity \"reservation_station\" for hierarchy \"reservation_station:RESRV_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "RESRV_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730363111 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_updte reservation_station.vhd(75) " "VHDL Process Statement warning at reservation_station.vhd(75): signal \"data_in_updte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363115 "|reservation_station_complete|reservation_station:RESRV_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_alloc reservation_station.vhd(78) " "VHDL Process Statement warning at reservation_station.vhd(78): signal \"data_in_alloc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363115 "|reservation_station_complete|reservation_station:RESRV_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_en_alloc reservation_station.vhd(79) " "VHDL Process Statement warning at reservation_station.vhd(79): signal \"data_en_alloc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363115 "|reservation_station_complete|reservation_station:RESRV_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reservation_station reservation_station:RESRV_BCH " "Elaborating entity \"reservation_station\" for hierarchy \"reservation_station:RESRV_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "RESRV_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730363347 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_updte reservation_station.vhd(75) " "VHDL Process Statement warning at reservation_station.vhd(75): signal \"data_in_updte\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363347 "|reservation_station_complete|reservation_station:RESRV_BCH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_alloc reservation_station.vhd(78) " "VHDL Process Statement warning at reservation_station.vhd(78): signal \"data_in_alloc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363347 "|reservation_station_complete|reservation_station:RESRV_BCH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_en_alloc reservation_station.vhd(79) " "VHDL Process Statement warning at reservation_station.vhd(79): signal \"data_en_alloc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/reservation_station.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363347 "|reservation_station_complete|reservation_station:RESRV_BCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch_unit dispatch_unit:DISPATCH_ALU " "Elaborating entity \"dispatch_unit\" for hierarchy \"dispatch_unit:DISPATCH_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "DISPATCH_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730363675 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indx_alloc dispatch_unit.vhd(175) " "VHDL Process Statement warning at dispatch_unit.vhd(175): signal \"indx_alloc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363679 "|reservation_station_complete|dispatch_unit:DISPATCH_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indx_alloc dispatch_unit.vhd(189) " "VHDL Process Statement warning at dispatch_unit.vhd(189): signal \"indx_alloc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363679 "|reservation_station_complete|dispatch_unit:DISPATCH_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch_unit_bch dispatch_unit_bch:DISPATCH_BCH " "Elaborating entity \"dispatch_unit_bch\" for hierarchy \"dispatch_unit_bch:DISPATCH_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "DISPATCH_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730363923 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indx_alloc dispatch_unit_bch.vhd(171) " "VHDL Process Statement warning at dispatch_unit_bch.vhd(171): signal \"indx_alloc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363927 "|reservation_station_complete|dispatch_unit_bch:DISPATCH_BCH"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indx_alloc dispatch_unit_bch.vhd(185) " "VHDL Process Statement warning at dispatch_unit_bch.vhd(185): signal \"indx_alloc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1495730363927 "|reservation_station_complete|dispatch_unit_bch:DISPATCH_BCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_unit update_unit:UPDATE_ALU " "Elaborating entity \"update_unit\" for hierarchy \"update_unit:UPDATE_ALU\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "UPDATE_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730364343 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "validity_en update_unit.vhd(55) " "VHDL Process Statement warning at update_unit.vhd(55): inferring latch(es) for signal or variable \"validity_en\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730364351 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_en update_unit.vhd(55) " "VHDL Process Statement warning at update_unit.vhd(55): inferring latch(es) for signal or variable \"data_en\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730364351 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "validity_out update_unit.vhd(55) " "VHDL Process Statement warning at update_unit.vhd(55): inferring latch(es) for signal or variable \"validity_out\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730364351 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[7\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[7\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[6\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[6\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[5\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[5\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[4\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[4\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[3\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[3\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[2\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[2\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[1\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[1\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[0\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[0\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[7\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[7\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[6\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[6\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[5\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[5\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[4\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[4\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[3\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[3\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[2\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[2\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[1\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[1\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[0\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[0\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[7\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[7\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[6\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[6\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[5\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[5\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[4\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[4\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[3\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[3\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[2\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[2\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[1\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[1\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364359 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[0\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[0\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364363 "|reservation_station_complete|update_unit:UPDATE_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator update_unit:UPDATE_ALU\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"update_unit:UPDATE_ALU\|comparator:comparator1\"" {  } { { "../ALL Code Files/update_unit.vhd" "comparator1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730364391 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator.vhd(35) " "VHDL warning at comparator.vhd(35): comparison between unequal length operands always returns FALSE" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 35 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364395 "|reservation_station_complete|update_unit:UPDATE_ALU|comparator:comparator1"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator.vhd(40) " "VHDL warning at comparator.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364395 "|reservation_station_complete|update_unit:UPDATE_ALU|comparator:comparator1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out comparator.vhd(15) " "Using initial value X (don't care) for net \"data_out\" at comparator.vhd(15)" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364403 "|reservation_station_complete|update_unit:UPDATE_ALU|comparator:comparator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_unit update_unit:UPDATE_BCH " "Elaborating entity \"update_unit\" for hierarchy \"update_unit:UPDATE_BCH\"" {  } { { "../ALL Code Files/reservation_station_complete.vhd" "UPDATE_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station_complete.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730364415 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "validity_en update_unit.vhd(55) " "VHDL Process Statement warning at update_unit.vhd(55): inferring latch(es) for signal or variable \"validity_en\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730364427 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_en update_unit.vhd(55) " "VHDL Process Statement warning at update_unit.vhd(55): inferring latch(es) for signal or variable \"data_en\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730364427 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "validity_out update_unit.vhd(55) " "VHDL Process Statement warning at update_unit.vhd(55): inferring latch(es) for signal or variable \"validity_out\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1495730364427 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[3\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[3\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[2\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[2\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[1\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[1\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[0\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_out\[0\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[3\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[3\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[2\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[2\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[1\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[1\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[0\]\[0\] update_unit.vhd(55) " "Inferred latch for \"data_en\[0\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[3\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[3\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[2\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[2\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[1\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[1\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364431 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[0\]\[0\] update_unit.vhd(55) " "Inferred latch for \"validity_en\[0\]\[0\]\" at update_unit.vhd(55)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364435 "|reservation_station_complete|update_unit:UPDATE_BCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator update_unit:UPDATE_BCH\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"update_unit:UPDATE_BCH\|comparator:comparator1\"" {  } { { "../ALL Code Files/update_unit.vhd" "comparator1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495730364451 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator.vhd(35) " "VHDL warning at comparator.vhd(35): comparison between unequal length operands always returns FALSE" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 35 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364459 "|reservation_station_complete|update_unit:UPDATE_BCH|comparator:comparator1"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE comparator.vhd(40) " "VHDL warning at comparator.vhd(40): comparison between unequal length operands always returns FALSE" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 40 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364459 "|reservation_station_complete|update_unit:UPDATE_BCH|comparator:comparator1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_out comparator.vhd(15) " "Using initial value X (don't care) for net \"data_out\" at comparator.vhd(15)" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364463 "|reservation_station_complete|update_unit:UPDATE_BCH|comparator:comparator1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:0:BUFF_I_ALU registers " "Node instance \"\\GEN_ALU:0:BUFF_I_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:0:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:0:BUFF_V_ALU registers " "Node instance \"\\GEN_ALU:0:BUFF_V_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:0:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:1:BUFF_I_ALU registers " "Node instance \"\\GEN_ALU:1:BUFF_I_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:1:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:1:BUFF_V_ALU registers " "Node instance \"\\GEN_ALU:1:BUFF_V_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:1:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:2:BUFF_I_ALU registers " "Node instance \"\\GEN_ALU:2:BUFF_I_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:2:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:2:BUFF_V_ALU registers " "Node instance \"\\GEN_ALU:2:BUFF_V_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:2:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:3:BUFF_I_ALU registers " "Node instance \"\\GEN_ALU:3:BUFF_I_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:3:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:3:BUFF_V_ALU registers " "Node instance \"\\GEN_ALU:3:BUFF_V_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:3:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:4:BUFF_I_ALU registers " "Node instance \"\\GEN_ALU:4:BUFF_I_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:4:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:4:BUFF_V_ALU registers " "Node instance \"\\GEN_ALU:4:BUFF_V_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:4:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364479 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:5:BUFF_I_ALU registers " "Node instance \"\\GEN_ALU:5:BUFF_I_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:5:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:5:BUFF_V_ALU registers " "Node instance \"\\GEN_ALU:5:BUFF_V_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:5:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:6:BUFF_I_ALU registers " "Node instance \"\\GEN_ALU:6:BUFF_I_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:6:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:6:BUFF_V_ALU registers " "Node instance \"\\GEN_ALU:6:BUFF_V_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:6:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:7:BUFF_I_ALU registers " "Node instance \"\\GEN_ALU:7:BUFF_I_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:7:BUFF_I_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 116 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_ALU:7:BUFF_V_ALU registers " "Node instance \"\\GEN_ALU:7:BUFF_V_ALU\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_ALU:7:BUFF_V_ALU" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_BCH:0:BUFF_I_BCH registers " "Node instance \"\\GEN_BCH:0:BUFF_I_BCH\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:0:BUFF_I_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_BCH:0:BUFF_V_BCH registers " "Node instance \"\\GEN_BCH:0:BUFF_V_BCH\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:0:BUFF_V_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_BCH:1:BUFF_I_BCH registers " "Node instance \"\\GEN_BCH:1:BUFF_I_BCH\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:1:BUFF_I_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_BCH:1:BUFF_V_BCH registers " "Node instance \"\\GEN_BCH:1:BUFF_V_BCH\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:1:BUFF_V_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_BCH:2:BUFF_I_BCH registers " "Node instance \"\\GEN_BCH:2:BUFF_I_BCH\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:2:BUFF_I_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_BCH:2:BUFF_V_BCH registers " "Node instance \"\\GEN_BCH:2:BUFF_V_BCH\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:2:BUFF_V_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_BCH:3:BUFF_I_BCH registers " "Node instance \"\\GEN_BCH:3:BUFF_I_BCH\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:3:BUFF_I_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 132 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_BCH:3:BUFF_V_BCH registers " "Node instance \"\\GEN_BCH:3:BUFF_V_BCH\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_BCH:3:BUFF_V_BCH" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:0:BUFF_I_LST registers " "Node instance \"\\GEN_LST:0:BUFF_I_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:0:BUFF_I_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:0:BUFF_V_LST registers " "Node instance \"\\GEN_LST:0:BUFF_V_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:0:BUFF_V_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:1:BUFF_I_LST registers " "Node instance \"\\GEN_LST:1:BUFF_I_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:1:BUFF_I_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:1:BUFF_V_LST registers " "Node instance \"\\GEN_LST:1:BUFF_V_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:1:BUFF_V_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:2:BUFF_I_LST registers " "Node instance \"\\GEN_LST:2:BUFF_I_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:2:BUFF_I_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:2:BUFF_V_LST registers " "Node instance \"\\GEN_LST:2:BUFF_V_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:2:BUFF_V_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:3:BUFF_I_LST registers " "Node instance \"\\GEN_LST:3:BUFF_I_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:3:BUFF_I_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:3:BUFF_V_LST registers " "Node instance \"\\GEN_LST:3:BUFF_V_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:3:BUFF_V_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:4:BUFF_I_LST registers " "Node instance \"\\GEN_LST:4:BUFF_I_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:4:BUFF_I_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:4:BUFF_V_LST registers " "Node instance \"\\GEN_LST:4:BUFF_V_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:4:BUFF_V_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:5:BUFF_I_LST registers " "Node instance \"\\GEN_LST:5:BUFF_I_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:5:BUFF_I_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:5:BUFF_V_LST registers " "Node instance \"\\GEN_LST:5:BUFF_V_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:5:BUFF_V_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:6:BUFF_I_LST registers " "Node instance \"\\GEN_LST:6:BUFF_I_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:6:BUFF_I_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:6:BUFF_V_LST registers " "Node instance \"\\GEN_LST:6:BUFF_V_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:6:BUFF_V_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:7:BUFF_I_LST registers " "Node instance \"\\GEN_LST:7:BUFF_I_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:7:BUFF_I_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 148 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_LST:7:BUFF_V_LST registers " "Node instance \"\\GEN_LST:7:BUFF_V_LST\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "\\GEN_LST:7:BUFF_V_LST" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 154 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "top_alu_pointer registers " "Node instance \"top_alu_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "top_alu_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 163 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bottom_alu_pointer registers " "Node instance \"bottom_alu_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "bottom_alu_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 170 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "top_bch_pointer registers " "Node instance \"top_bch_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "top_bch_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 177 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bottom_bch_pointer registers " "Node instance \"bottom_bch_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "bottom_bch_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 184 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "top_lst_pointer registers " "Node instance \"top_lst_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "top_lst_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 191 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bottom_lst_pointer registers " "Node instance \"bottom_lst_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "bottom_lst_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 198 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder0 adds " "Node instance \"adder0\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 207 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder1 adds " "Node instance \"adder1\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 211 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder2 adds " "Node instance \"adder2\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder2" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 215 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder3 adds " "Node instance \"adder3\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder3" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 219 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder4 adds " "Node instance \"adder4\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder4" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder5 adds " "Node instance \"adder5\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder5" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 227 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder6 adds " "Node instance \"adder6\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder6" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 231 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder7 adds " "Node instance \"adder7\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder7" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 235 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder8 adds " "Node instance \"adder8\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder8" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 239 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder9 adds " "Node instance \"adder9\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder9" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 243 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder10 adds " "Node instance \"adder10\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder10" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 247 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder11 adds " "Node instance \"adder11\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/allocating_unit.vhd" "adder11" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/allocating_unit.vhd" 251 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUSY registers " "Node instance \"\\GEN_REG:0:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:READY registers " "Node instance \"\\GEN_REG:0:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:REGX registers " "Node instance \"\\GEN_REG:0:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUSY registers " "Node instance \"\\GEN_REG:1:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:READY registers " "Node instance \"\\GEN_REG:1:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364483 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:REGX registers " "Node instance \"\\GEN_REG:1:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUSY registers " "Node instance \"\\GEN_REG:2:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:READY registers " "Node instance \"\\GEN_REG:2:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:REGX registers " "Node instance \"\\GEN_REG:2:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUSY registers " "Node instance \"\\GEN_REG:3:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:READY registers " "Node instance \"\\GEN_REG:3:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:REGX registers " "Node instance \"\\GEN_REG:3:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:BUSY registers " "Node instance \"\\GEN_REG:4:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:4:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:READY registers " "Node instance \"\\GEN_REG:4:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:4:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:REGX registers " "Node instance \"\\GEN_REG:4:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:4:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:BUSY registers " "Node instance \"\\GEN_REG:5:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:5:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:READY registers " "Node instance \"\\GEN_REG:5:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:5:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:REGX registers " "Node instance \"\\GEN_REG:5:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:5:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:BUSY registers " "Node instance \"\\GEN_REG:6:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:6:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:READY registers " "Node instance \"\\GEN_REG:6:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:6:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:REGX registers " "Node instance \"\\GEN_REG:6:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:6:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:BUSY registers " "Node instance \"\\GEN_REG:7:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:7:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:READY registers " "Node instance \"\\GEN_REG:7:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:7:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:REGX registers " "Node instance \"\\GEN_REG:7:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:7:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUSY registers " "Node instance \"\\GEN_REG:0:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:READY registers " "Node instance \"\\GEN_REG:0:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:REGX registers " "Node instance \"\\GEN_REG:0:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUSY registers " "Node instance \"\\GEN_REG:1:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:READY registers " "Node instance \"\\GEN_REG:1:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:REGX registers " "Node instance \"\\GEN_REG:1:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUSY registers " "Node instance \"\\GEN_REG:2:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:READY registers " "Node instance \"\\GEN_REG:2:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:REGX registers " "Node instance \"\\GEN_REG:2:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUSY registers " "Node instance \"\\GEN_REG:3:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:READY registers " "Node instance \"\\GEN_REG:3:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:REGX registers " "Node instance \"\\GEN_REG:3:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUSY registers " "Node instance \"\\GEN_REG:0:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:READY registers " "Node instance \"\\GEN_REG:0:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:REGX registers " "Node instance \"\\GEN_REG:0:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUSY registers " "Node instance \"\\GEN_REG:1:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:READY registers " "Node instance \"\\GEN_REG:1:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:REGX registers " "Node instance \"\\GEN_REG:1:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:1:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUSY registers " "Node instance \"\\GEN_REG:2:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:READY registers " "Node instance \"\\GEN_REG:2:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:REGX registers " "Node instance \"\\GEN_REG:2:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:2:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUSY registers " "Node instance \"\\GEN_REG:3:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:READY registers " "Node instance \"\\GEN_REG:3:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:REGX registers " "Node instance \"\\GEN_REG:3:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:3:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:BUSY registers " "Node instance \"\\GEN_REG:4:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:4:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:READY registers " "Node instance \"\\GEN_REG:4:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:4:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:REGX registers " "Node instance \"\\GEN_REG:4:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:4:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:BUSY registers " "Node instance \"\\GEN_REG:5:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:5:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:READY registers " "Node instance \"\\GEN_REG:5:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:5:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:REGX registers " "Node instance \"\\GEN_REG:5:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:5:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:BUSY registers " "Node instance \"\\GEN_REG:6:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:6:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:READY registers " "Node instance \"\\GEN_REG:6:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:6:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:REGX registers " "Node instance \"\\GEN_REG:6:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:6:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:BUSY registers " "Node instance \"\\GEN_REG:7:BUSY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:7:BUSY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:READY registers " "Node instance \"\\GEN_REG:7:READY\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:7:READY" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 54 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:REGX registers " "Node instance \"\\GEN_REG:7:REGX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/reservation_station.vhd" "\\GEN_REG:7:REGX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/reservation_station.vhd" 63 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUFF_INDEX registers " "Node instance \"\\GEN_REG:0:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:0:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUFF_VALID registers " "Node instance \"\\GEN_REG:0:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:0:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUFF_INDEX registers " "Node instance \"\\GEN_REG:1:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:1:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUFF_VALID registers " "Node instance \"\\GEN_REG:1:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:1:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUFF_INDEX registers " "Node instance \"\\GEN_REG:2:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:2:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUFF_VALID registers " "Node instance \"\\GEN_REG:2:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:2:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUFF_INDEX registers " "Node instance \"\\GEN_REG:3:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:3:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUFF_VALID registers " "Node instance \"\\GEN_REG:3:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:3:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:BUFF_INDEX registers " "Node instance \"\\GEN_REG:4:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:4:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:BUFF_VALID registers " "Node instance \"\\GEN_REG:4:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:4:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:BUFF_INDEX registers " "Node instance \"\\GEN_REG:5:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:5:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:BUFF_VALID registers " "Node instance \"\\GEN_REG:5:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:5:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:BUFF_INDEX registers " "Node instance \"\\GEN_REG:6:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:6:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:BUFF_VALID registers " "Node instance \"\\GEN_REG:6:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:6:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:BUFF_INDEX registers " "Node instance \"\\GEN_REG:7:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:7:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:BUFF_VALID registers " "Node instance \"\\GEN_REG:7:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:7:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "top_pointer registers " "Node instance \"top_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "top_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bottom_pointer registers " "Node instance \"bottom_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "bottom_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder0 adds " "Node instance \"adder0\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder1 adds " "Node instance \"adder1\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 86 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder2 adds " "Node instance \"adder2\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder2" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364487 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder3 adds " "Node instance \"adder3\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder3" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder4 adds " "Node instance \"adder4\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder4" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 130 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder5 adds " "Node instance \"adder5\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder5" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder6 adds " "Node instance \"adder6\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder6" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder7 adds " "Node instance \"adder7\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder7" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 142 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder8 adds " "Node instance \"adder8\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder8" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 146 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder9 adds " "Node instance \"adder9\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder9" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUFF_INDEX registers " "Node instance \"\\GEN_REG:0:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "\\GEN_REG:0:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUFF_VALID registers " "Node instance \"\\GEN_REG:0:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "\\GEN_REG:0:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUFF_INDEX registers " "Node instance \"\\GEN_REG:1:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "\\GEN_REG:1:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUFF_VALID registers " "Node instance \"\\GEN_REG:1:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "\\GEN_REG:1:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUFF_INDEX registers " "Node instance \"\\GEN_REG:2:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "\\GEN_REG:2:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUFF_VALID registers " "Node instance \"\\GEN_REG:2:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "\\GEN_REG:2:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUFF_INDEX registers " "Node instance \"\\GEN_REG:3:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "\\GEN_REG:3:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 51 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUFF_VALID registers " "Node instance \"\\GEN_REG:3:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "\\GEN_REG:3:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 57 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "top_pointer registers " "Node instance \"top_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "top_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bottom_pointer registers " "Node instance \"bottom_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "bottom_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder0 adds " "Node instance \"adder0\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 81 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder1 adds " "Node instance \"adder1\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 85 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder2 adds " "Node instance \"adder2\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder2" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder3 adds " "Node instance \"adder3\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder3" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder4 adds " "Node instance \"adder4\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder4" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder5 adds " "Node instance \"adder5\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder5" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 130 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder6 adds " "Node instance \"adder6\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder6" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder7 adds " "Node instance \"adder7\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder7" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder8 adds " "Node instance \"adder8\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder8" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 142 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder9 adds " "Node instance \"adder9\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit_bch.vhd" "adder9" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit_bch.vhd" 146 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUFF_INDEX registers " "Node instance \"\\GEN_REG:0:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:0:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:0:BUFF_VALID registers " "Node instance \"\\GEN_REG:0:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:0:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUFF_INDEX registers " "Node instance \"\\GEN_REG:1:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:1:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:1:BUFF_VALID registers " "Node instance \"\\GEN_REG:1:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:1:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUFF_INDEX registers " "Node instance \"\\GEN_REG:2:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:2:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:2:BUFF_VALID registers " "Node instance \"\\GEN_REG:2:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:2:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUFF_INDEX registers " "Node instance \"\\GEN_REG:3:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:3:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:3:BUFF_VALID registers " "Node instance \"\\GEN_REG:3:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:3:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:BUFF_INDEX registers " "Node instance \"\\GEN_REG:4:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:4:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:4:BUFF_VALID registers " "Node instance \"\\GEN_REG:4:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:4:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:BUFF_INDEX registers " "Node instance \"\\GEN_REG:5:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:5:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:5:BUFF_VALID registers " "Node instance \"\\GEN_REG:5:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:5:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:BUFF_INDEX registers " "Node instance \"\\GEN_REG:6:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:6:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:6:BUFF_VALID registers " "Node instance \"\\GEN_REG:6:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:6:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:BUFF_INDEX registers " "Node instance \"\\GEN_REG:7:BUFF_INDEX\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:7:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 52 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "\\GEN_REG:7:BUFF_VALID registers " "Node instance \"\\GEN_REG:7:BUFF_VALID\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:7:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 58 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "top_pointer registers " "Node instance \"top_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "top_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 66 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bottom_pointer registers " "Node instance \"bottom_pointer\" instantiates undefined entity \"registers\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "bottom_pointer" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder0 adds " "Node instance \"adder0\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 82 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder1 adds " "Node instance \"adder1\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 86 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder2 adds " "Node instance \"adder2\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder2" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder3 adds " "Node instance \"adder3\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder3" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder4 adds " "Node instance \"adder4\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder4" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 130 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder5 adds " "Node instance \"adder5\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder5" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 134 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder6 adds " "Node instance \"adder6\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder6" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 138 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder7 adds " "Node instance \"adder7\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder7" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 142 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder8 adds " "Node instance \"adder8\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder8" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 146 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "adder9 adds " "Node instance \"adder9\" instantiates undefined entity \"adds\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder9" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 150 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1495730364491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 194 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 194 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495730364691 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 25 22:09:24 2017 " "Processing ended: Thu May 25 22:09:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495730364691 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495730364691 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495730364691 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730364691 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 196 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 196 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495730365528 ""}
