
*** Running vivado
    with args -log system_mean_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mean_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mean_0_1.tcl -notrace
Command: synth_design -top system_mean_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.074 ; gain = 98.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mean_0_1' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/synth/system_mean_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:12]
	Parameter ap_ST_fsm_state1 bound to: 46'b0000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 46'b0000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 46'b0000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 46'b0000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 46'b0000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 46'b0000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 46'b0000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 46'b0000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 46'b0000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 46'b0000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 46'b0000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 46'b0000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 46'b0000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 46'b0000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 46'b0000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 46'b0000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 46'b0000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 46'b0000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 46'b0000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 46'b0000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 46'b0000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 46'b0000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 46'b0000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 46'b0000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 46'b0000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 46'b0000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 46'b0000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 46'b0000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 46'b0000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 46'b0000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 46'b0000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 46'b0000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 46'b0000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 46'b0000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 46'b0000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 46'b0000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 46'b0000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 46'b0000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 46'b0000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 46'b0000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 46'b0000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 46'b0000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 46'b0001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 46'b0010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 46'b0100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 46'b1000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:133]
INFO: [Synth 8-6157] synthesizing module 'mean_weight' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_weight.v:43]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_weight_rom' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_weight.v:9]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_weight.v:21]
INFO: [Synth 8-3876] $readmem data file './mean_weight_rom.dat' is read successfully [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_weight.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mean_weight_rom' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_weight.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mean_weight' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_weight.v:43]
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_img_buf_V.v:46]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 262144 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V_ram' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_img_buf_V.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 262144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_img_buf_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V_ram' (3#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_img_buf_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V' (4#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_img_buf_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'mean_sdiv_32ns_32bkb' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 36 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_sdiv_32ns_32bkb_div' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:90]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_sdiv_32ns_32bkb_div_u' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:10]
	Parameter in0_WIDTH bound to: 32 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mean_sdiv_32ns_32bkb_div_u' (5#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mean_sdiv_32ns_32bkb_div' (6#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mean_sdiv_32ns_32bkb' (7#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:182]
INFO: [Synth 8-6157] synthesizing module 'mean_mac_muladd_8cud' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_mac_muladd_8cud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_mac_muladd_8cud_DSP48_0' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_mac_muladd_8cud.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'mean_mac_muladd_8cud_DSP48_0' (8#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_mac_muladd_8cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mean_mac_muladd_8cud' (9#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_mac_muladd_8cud.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:981]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:1047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:1053]
INFO: [Synth 8-6155] done synthesizing module 'mean' (10#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_mean_0_1' (11#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/synth/system_mean_0_1.v:58]
WARNING: [Synth 8-3331] design mean_img_buf_V has unconnected port reset
WARNING: [Synth 8-3331] design mean_weight has unconnected port reset
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 550.180 ; gain = 197.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 550.180 ; gain = 197.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 550.180 ; gain = 197.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/constraints/mean_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/constraints/mean_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 863.594 ; gain = 1.570
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 863.594 ; gain = 510.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 863.594 ; gain = 510.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 863.594 ; gain = 510.906
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_636_reg' and it is trimmed from '20' to '18' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:532]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_244_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_328_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_1_fu_310_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_516_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 863.594 ; gain = 510.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               46 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 13    
+---RAMs : 
	            2048K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
	  47 Input     46 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mean_weight_rom 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mean_img_buf_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit         RAMs := 1     
Module mean_sdiv_32ns_32bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
Module mean_sdiv_32ns_32bkb_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module mean 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     46 Bit        Muxes := 2     
	  47 Input     46 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/done_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:154]
WARNING: [Synth 8-6014] Unused sequential element mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/remd_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_sdiv_32ns_32bkb.v:171]
INFO: [Synth 8-5546] ROM "exitcond3_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_244_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_298_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_516_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_310_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element weight_U/mean_weight_rom_U/q0_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_weight.v:33]
WARNING: [Synth 8-6014] Unused sequential element weight_load_reg_666_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:575]
WARNING: [Synth 8-6014] Unused sequential element img_buf_V_load_reg_661_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean.v:574]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_mac_muladd_8cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_mac_muladd_8cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/9e71/hdl/verilog/mean_mac_muladd_8cud.v:26]
DSP Report: Generating DSP sum_reg_210_reg, operation Mode is: (P+A''*B2)'.
DSP Report: register B is absorbed into DSP sum_reg_210_reg.
DSP Report: register A is absorbed into DSP sum_reg_210_reg.
DSP Report: register A is absorbed into DSP sum_reg_210_reg.
DSP Report: register sum_reg_210_reg is absorbed into DSP sum_reg_210_reg.
DSP Report: operator mean_mac_muladd_8cud_U2/mean_mac_muladd_8cud_DSP48_0_U/p is absorbed into DSP sum_reg_210_reg.
DSP Report: operator mean_mac_muladd_8cud_U2/mean_mac_muladd_8cud_DSP48_0_U/m is absorbed into DSP sum_reg_210_reg.
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TLAST
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_574_reg[0]' (FD) to 'inst/tmp_reg_574_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_574_reg[1]' (FD) to 'inst/tmp_reg_574_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_574_reg[2]' (FD) to 'inst/tmp_reg_574_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_574_reg[3]' (FD) to 'inst/tmp_reg_574_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_574_reg[4]' (FD) to 'inst/tmp_reg_574_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_574_reg[5]' (FD) to 'inst/tmp_reg_574_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_574_reg[6]' (FD) to 'inst/tmp_reg_574_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_reg_574_reg[7]' (FD) to 'inst/tmp_reg_574_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_reg_574_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__15' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__7' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__16' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__8' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__0' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__17' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__9' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__1' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__18' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__10' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__2' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__19' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__11' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__3' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__20' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__12' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__4' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__21' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__13' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__5' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__6'
INFO: [Synth 8-3886] merging instance 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__22' (FDE) to 'inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_mux_sel__14'
WARNING: [Synth 8-3332] Sequential element (mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/mean_sdiv_32ns_32bkb_div_u_0/sign0_reg[0]) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (next_mul_reg_626_reg[0]) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (phi_mul_reg_222_reg[0]) is unused and will be removed from module mean.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 863.594 ; gain = 510.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|mean_weight_rom | p_0_out    | 16x5          | LUT            | 
|mean            | p_0_out    | 16x5          | LUT            | 
+----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mean_img_buf_V_ram: | ram_reg    | 256 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mean        | (P+A''*B2)' | 9      | 9      | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_4_0/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 902.000 ; gain = 549.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 928.953 ; gain = 576.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mean_img_buf_V_ram: | ram_reg    | 256 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 64     | 
+--------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 931.691 ; gain = 579.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_4_15 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_12 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_10 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_9 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[6] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[7] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[8] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[9] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[10] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[11] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[12] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[13] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net img_buf_V_address0[15] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 931.691 ; gain = 579.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 931.691 ; gain = 579.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 931.691 ; gain = 579.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 931.691 ; gain = 579.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 931.691 ; gain = 579.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 931.691 ; gain = 579.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mean        | mean_sdiv_32ns_32bkb_U1/mean_sdiv_32ns_32bkb_div_U/mean_sdiv_32ns_32bkb_div_u_0/r_stage_reg[32] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|mean        | ap_CS_fsm_reg[43]                                                                               | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    44|
|2     |DSP48E1    |     1|
|3     |LUT1       |    74|
|4     |LUT2       |    66|
|5     |LUT3       |   288|
|6     |LUT4       |    63|
|7     |LUT5       |    36|
|8     |LUT6       |    69|
|9     |RAMB36E1   |    32|
|10    |RAMB36E1_1 |    32|
|11    |SRLC32E    |     2|
|12    |FDRE       |   553|
|13    |FDSE       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------+------+
|      |Instance                             |Module                     |Cells |
+------+-------------------------------------+---------------------------+------+
|1     |top                                  |                           |  1261|
|2     |  inst                               |mean                       |  1261|
|3     |    img_buf_V_U                      |mean_img_buf_V             |   229|
|4     |      mean_img_buf_V_ram_U           |mean_img_buf_V_ram         |   229|
|5     |    mean_sdiv_32ns_32bkb_U1          |mean_sdiv_32ns_32bkb       |   526|
|6     |      mean_sdiv_32ns_32bkb_div_U     |mean_sdiv_32ns_32bkb_div   |   526|
|7     |        mean_sdiv_32ns_32bkb_div_u_0 |mean_sdiv_32ns_32bkb_div_u |   310|
+------+-------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 931.691 ; gain = 579.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 931.691 ; gain = 265.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 931.691 ; gain = 579.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:54 . Memory (MB): peak = 931.691 ; gain = 590.477
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/system_mean_0_1.dcp' has been generated.
