// Seed: 452284679
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri0 id_3,
    input  tri1 id_4,
    input  tri1 id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_7,
      id_7
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri   id_3,
    output wire  id_4,
    output tri0  id_5,
    output tri1  id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_0,
      id_3,
      id_1
  );
  assign id_8 = id_0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
