// Library - 16nm_Tests, Cell - Martin32_Test, View - schematic
// LAST TIME SAVED: Apr 22 13:21:24 2015
// NETLIST TIME: Apr 22 13:21:27 2015
`timescale 1ps / 1ps 

module Martin32_Test ( Ack, df, dt, sf, st, af, at, bf, bt, cf, ct );

output  Ack, df, dt;

input  cf, ct;

output [31:0]  st;
output [31:0]  sf;

input [31:0]  at;
input [31:0]  bf;
input [31:0]  af;
input [31:0]  bt;

// Buses in the design

wire  [31:0]  stT;

wire  [31:0]  btT;

wire  [31:0]  sfBar;

wire  [31:0]  atT;

wire  [31:0]  sfT;

wire  [31:0]  afT;

wire  [31:0]  stBar;

wire  [31:0]  btBar;

wire  [31:0]  bfT;

wire  [31:0]  bfBar;

wire  [31:0]  atBar;

wire  [31:0]  afBar;

// begin interface element definitions

wire dfBar;
wire dtBar;
wire ReqBar;
reg mixedNet99997;
reg mixedNet99992;
reg mixedNet99981;
reg mixedNet99980;
reg mixedNet99979;
reg mixedNet99978;
reg mixedNet99977;
reg mixedNet99973;
reg mixedNet99972;
reg mixedNet99970;
reg mixedNet99969;
reg mixedNet99968;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99963;
reg mixedNet99962;
reg mixedNet99959;
reg mixedNet99957;
reg mixedNet99956;
reg mixedNet99955;
reg mixedNet99954;
reg mixedNet99953;
reg mixedNet99951;
reg mixedNet99950;
reg mixedNet99949;
reg mixedNet99947;
reg mixedNet99944;
reg mixedNet99938;
reg mixedNet99936;
reg mixedNet99932;
reg mixedNet99931;
reg mixedNet99930;
reg mixedNet99929;
reg mixedNet99928;
reg mixedNet99927;
reg mixedNet99926;
reg mixedNet99911;
reg mixedNet99906;
reg mixedNet99905;
reg mixedNet99900;
reg mixedNet99899;
reg mixedNet99897;
reg mixedNet99893;
reg mixedNet99892;
reg mixedNet99891;
reg mixedNet99890;
reg mixedNet99889;
reg mixedNet99888;
reg mixedNet99887;
reg mixedNet99886;
reg mixedNet99881;
reg mixedNet99878;
reg mixedNet99877;
reg mixedNet99874;
reg mixedNet99873;
reg mixedNet99870;
reg mixedNet99868;
reg mixedNet99867;
reg mixedNet99860;
reg mixedNet99856;
reg mixedNet99854;
reg mixedNet99849;
reg mixedNet99844;
reg mixedNet99840;
reg mixedNet99839;
reg mixedNet99820;
reg mixedNet99803;
assign sfBar[4] = mixedNet99997;
assign stBar[11] = mixedNet99992;
assign stBar[10] = mixedNet99981;
assign stBar[9] = mixedNet99980;
assign stBar[8] = mixedNet99979;
assign stBar[7] = mixedNet99978;
assign stBar[4] = mixedNet99977;
assign sfBar[30] = mixedNet99973;
assign stBar[6] = mixedNet99972;
assign stBar[5] = mixedNet99970;
assign stBar[3] = mixedNet99969;
assign stBar[2] = mixedNet99968;
assign stBar[1] = mixedNet99967;
assign sfBar[2] = mixedNet99966;
assign sfBar[23] = mixedNet99963;
assign sfBar[1] = mixedNet99962;
assign sfBar[0] = mixedNet99959;
assign dfBar = mixedNet99957;
assign stBar[14] = mixedNet99956;
assign dtBar = mixedNet99955;
assign stBar[15] = mixedNet99954;
assign stBar[16] = mixedNet99953;
assign ReqBar = mixedNet99951;
assign sfBar[29] = mixedNet99950;
assign stBar[22] = mixedNet99949;
assign sfBar[28] = mixedNet99947;
assign stBar[0] = mixedNet99944;
assign stBar[21] = mixedNet99938;
assign sfBar[3] = mixedNet99936;
assign sfBar[27] = mixedNet99932;
assign sfBar[12] = mixedNet99931;
assign sfBar[11] = mixedNet99930;
assign sfBar[26] = mixedNet99929;
assign stBar[20] = mixedNet99928;
assign sfBar[25] = mixedNet99927;
assign sfBar[10] = mixedNet99926;
assign stBar[19] = mixedNet99911;
assign stBar[13] = mixedNet99906;
assign stBar[12] = mixedNet99905;
assign sfBar[24] = mixedNet99900;
assign stBar[18] = mixedNet99899;
assign sfBar[22] = mixedNet99897;
assign sfBar[9] = mixedNet99893;
assign sfBar[31] = mixedNet99892;
assign stBar[26] = mixedNet99891;
assign stBar[27] = mixedNet99890;
assign stBar[28] = mixedNet99889;
assign stBar[29] = mixedNet99888;
assign stBar[30] = mixedNet99887;
assign sfBar[8] = mixedNet99886;
assign sfBar[7] = mixedNet99881;
assign stBar[23] = mixedNet99878;
assign stBar[24] = mixedNet99877;
assign sfBar[17] = mixedNet99874;
assign sfBar[6] = mixedNet99873;
assign sfBar[16] = mixedNet99870;
assign sfBar[15] = mixedNet99868;
assign sfBar[14] = mixedNet99867;
assign sfBar[5] = mixedNet99860;
assign sfBar[21] = mixedNet99856;
assign sfBar[20] = mixedNet99854;
assign stBar[31] = mixedNet99849;
assign sfBar[19] = mixedNet99844;
assign sfBar[18] = mixedNet99840;
assign sfBar[13] = mixedNet99839;
assign stBar[25] = mixedNet99820;
assign stBar[17] = mixedNet99803;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "Martin32_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I18 ( Ack, ReqBar);
inv_1xT I16 ( df, dfBar);
inv_1xT I15 ( dt, dtBar);
inv_1xT I12 ( cfBar, cf);
inv_1xT I11 ( ctBar, ct);
inv_1xT I70_31_ ( sf[31], sfBar[31]);
inv_1xT I70_30_ ( sf[30], sfBar[30]);
inv_1xT I70_29_ ( sf[29], sfBar[29]);
inv_1xT I70_28_ ( sf[28], sfBar[28]);
inv_1xT I70_27_ ( sf[27], sfBar[27]);
inv_1xT I70_26_ ( sf[26], sfBar[26]);
inv_1xT I70_25_ ( sf[25], sfBar[25]);
inv_1xT I70_24_ ( sf[24], sfBar[24]);
inv_1xT I70_23_ ( sf[23], sfBar[23]);
inv_1xT I70_22_ ( sf[22], sfBar[22]);
inv_1xT I70_21_ ( sf[21], sfBar[21]);
inv_1xT I70_20_ ( sf[20], sfBar[20]);
inv_1xT I70_19_ ( sf[19], sfBar[19]);
inv_1xT I70_18_ ( sf[18], sfBar[18]);
inv_1xT I70_17_ ( sf[17], sfBar[17]);
inv_1xT I70_16_ ( sf[16], sfBar[16]);
inv_1xT I70_15_ ( sf[15], sfBar[15]);
inv_1xT I70_14_ ( sf[14], sfBar[14]);
inv_1xT I70_13_ ( sf[13], sfBar[13]);
inv_1xT I70_12_ ( sf[12], sfBar[12]);
inv_1xT I70_11_ ( sf[11], sfBar[11]);
inv_1xT I70_10_ ( sf[10], sfBar[10]);
inv_1xT I70_9_ ( sf[9], sfBar[9]);
inv_1xT I70_8_ ( sf[8], sfBar[8]);
inv_1xT I70_7_ ( sf[7], sfBar[7]);
inv_1xT I70_6_ ( sf[6], sfBar[6]);
inv_1xT I70_5_ ( sf[5], sfBar[5]);
inv_1xT I70_4_ ( sf[4], sfBar[4]);
inv_1xT I70_3_ ( sf[3], sfBar[3]);
inv_1xT I70_2_ ( sf[2], sfBar[2]);
inv_1xT I70_1_ ( sf[1], sfBar[1]);
inv_1xT I70_0_ ( sf[0], sfBar[0]);
inv_1xT I69_31_ ( st[31], stBar[31]);
inv_1xT I69_30_ ( st[30], stBar[30]);
inv_1xT I69_29_ ( st[29], stBar[29]);
inv_1xT I69_28_ ( st[28], stBar[28]);
inv_1xT I69_27_ ( st[27], stBar[27]);
inv_1xT I69_26_ ( st[26], stBar[26]);
inv_1xT I69_25_ ( st[25], stBar[25]);
inv_1xT I69_24_ ( st[24], stBar[24]);
inv_1xT I69_23_ ( st[23], stBar[23]);
inv_1xT I69_22_ ( st[22], stBar[22]);
inv_1xT I69_21_ ( st[21], stBar[21]);
inv_1xT I69_20_ ( st[20], stBar[20]);
inv_1xT I69_19_ ( st[19], stBar[19]);
inv_1xT I69_18_ ( st[18], stBar[18]);
inv_1xT I69_17_ ( st[17], stBar[17]);
inv_1xT I69_16_ ( st[16], stBar[16]);
inv_1xT I69_15_ ( st[15], stBar[15]);
inv_1xT I69_14_ ( st[14], stBar[14]);
inv_1xT I69_13_ ( st[13], stBar[13]);
inv_1xT I69_12_ ( st[12], stBar[12]);
inv_1xT I69_11_ ( st[11], stBar[11]);
inv_1xT I69_10_ ( st[10], stBar[10]);
inv_1xT I69_9_ ( st[9], stBar[9]);
inv_1xT I69_8_ ( st[8], stBar[8]);
inv_1xT I69_7_ ( st[7], stBar[7]);
inv_1xT I69_6_ ( st[6], stBar[6]);
inv_1xT I69_5_ ( st[5], stBar[5]);
inv_1xT I69_4_ ( st[4], stBar[4]);
inv_1xT I69_3_ ( st[3], stBar[3]);
inv_1xT I69_2_ ( st[2], stBar[2]);
inv_1xT I69_1_ ( st[1], stBar[1]);
inv_1xT I69_0_ ( st[0], stBar[0]);
inv_1xT I1_31_ ( afBar[31], af[31]);
inv_1xT I1_30_ ( afBar[30], af[30]);
inv_1xT I1_29_ ( afBar[29], af[29]);
inv_1xT I1_28_ ( afBar[28], af[28]);
inv_1xT I1_27_ ( afBar[27], af[27]);
inv_1xT I1_26_ ( afBar[26], af[26]);
inv_1xT I1_25_ ( afBar[25], af[25]);
inv_1xT I1_24_ ( afBar[24], af[24]);
inv_1xT I1_23_ ( afBar[23], af[23]);
inv_1xT I1_22_ ( afBar[22], af[22]);
inv_1xT I1_21_ ( afBar[21], af[21]);
inv_1xT I1_20_ ( afBar[20], af[20]);
inv_1xT I1_19_ ( afBar[19], af[19]);
inv_1xT I1_18_ ( afBar[18], af[18]);
inv_1xT I1_17_ ( afBar[17], af[17]);
inv_1xT I1_16_ ( afBar[16], af[16]);
inv_1xT I1_15_ ( afBar[15], af[15]);
inv_1xT I1_14_ ( afBar[14], af[14]);
inv_1xT I1_13_ ( afBar[13], af[13]);
inv_1xT I1_12_ ( afBar[12], af[12]);
inv_1xT I1_11_ ( afBar[11], af[11]);
inv_1xT I1_10_ ( afBar[10], af[10]);
inv_1xT I1_9_ ( afBar[9], af[9]);
inv_1xT I1_8_ ( afBar[8], af[8]);
inv_1xT I1_7_ ( afBar[7], af[7]);
inv_1xT I1_6_ ( afBar[6], af[6]);
inv_1xT I1_5_ ( afBar[5], af[5]);
inv_1xT I1_4_ ( afBar[4], af[4]);
inv_1xT I1_3_ ( afBar[3], af[3]);
inv_1xT I1_2_ ( afBar[2], af[2]);
inv_1xT I1_1_ ( afBar[1], af[1]);
inv_1xT I1_0_ ( afBar[0], af[0]);
inv_1xT I3_31_ ( bfBar[31], bf[31]);
inv_1xT I3_30_ ( bfBar[30], bf[30]);
inv_1xT I3_29_ ( bfBar[29], bf[29]);
inv_1xT I3_28_ ( bfBar[28], bf[28]);
inv_1xT I3_27_ ( bfBar[27], bf[27]);
inv_1xT I3_26_ ( bfBar[26], bf[26]);
inv_1xT I3_25_ ( bfBar[25], bf[25]);
inv_1xT I3_24_ ( bfBar[24], bf[24]);
inv_1xT I3_23_ ( bfBar[23], bf[23]);
inv_1xT I3_22_ ( bfBar[22], bf[22]);
inv_1xT I3_21_ ( bfBar[21], bf[21]);
inv_1xT I3_20_ ( bfBar[20], bf[20]);
inv_1xT I3_19_ ( bfBar[19], bf[19]);
inv_1xT I3_18_ ( bfBar[18], bf[18]);
inv_1xT I3_17_ ( bfBar[17], bf[17]);
inv_1xT I3_16_ ( bfBar[16], bf[16]);
inv_1xT I3_15_ ( bfBar[15], bf[15]);
inv_1xT I3_14_ ( bfBar[14], bf[14]);
inv_1xT I3_13_ ( bfBar[13], bf[13]);
inv_1xT I3_12_ ( bfBar[12], bf[12]);
inv_1xT I3_11_ ( bfBar[11], bf[11]);
inv_1xT I3_10_ ( bfBar[10], bf[10]);
inv_1xT I3_9_ ( bfBar[9], bf[9]);
inv_1xT I3_8_ ( bfBar[8], bf[8]);
inv_1xT I3_7_ ( bfBar[7], bf[7]);
inv_1xT I3_6_ ( bfBar[6], bf[6]);
inv_1xT I3_5_ ( bfBar[5], bf[5]);
inv_1xT I3_4_ ( bfBar[4], bf[4]);
inv_1xT I3_3_ ( bfBar[3], bf[3]);
inv_1xT I3_2_ ( bfBar[2], bf[2]);
inv_1xT I3_1_ ( bfBar[1], bf[1]);
inv_1xT I3_0_ ( bfBar[0], bf[0]);
inv_1xT I4_31_ ( btBar[31], bt[31]);
inv_1xT I4_30_ ( btBar[30], bt[30]);
inv_1xT I4_29_ ( btBar[29], bt[29]);
inv_1xT I4_28_ ( btBar[28], bt[28]);
inv_1xT I4_27_ ( btBar[27], bt[27]);
inv_1xT I4_26_ ( btBar[26], bt[26]);
inv_1xT I4_25_ ( btBar[25], bt[25]);
inv_1xT I4_24_ ( btBar[24], bt[24]);
inv_1xT I4_23_ ( btBar[23], bt[23]);
inv_1xT I4_22_ ( btBar[22], bt[22]);
inv_1xT I4_21_ ( btBar[21], bt[21]);
inv_1xT I4_20_ ( btBar[20], bt[20]);
inv_1xT I4_19_ ( btBar[19], bt[19]);
inv_1xT I4_18_ ( btBar[18], bt[18]);
inv_1xT I4_17_ ( btBar[17], bt[17]);
inv_1xT I4_16_ ( btBar[16], bt[16]);
inv_1xT I4_15_ ( btBar[15], bt[15]);
inv_1xT I4_14_ ( btBar[14], bt[14]);
inv_1xT I4_13_ ( btBar[13], bt[13]);
inv_1xT I4_12_ ( btBar[12], bt[12]);
inv_1xT I4_11_ ( btBar[11], bt[11]);
inv_1xT I4_10_ ( btBar[10], bt[10]);
inv_1xT I4_9_ ( btBar[9], bt[9]);
inv_1xT I4_8_ ( btBar[8], bt[8]);
inv_1xT I4_7_ ( btBar[7], bt[7]);
inv_1xT I4_6_ ( btBar[6], bt[6]);
inv_1xT I4_5_ ( btBar[5], bt[5]);
inv_1xT I4_4_ ( btBar[4], bt[4]);
inv_1xT I4_3_ ( btBar[3], bt[3]);
inv_1xT I4_2_ ( btBar[2], bt[2]);
inv_1xT I4_1_ ( btBar[1], bt[1]);
inv_1xT I4_0_ ( btBar[0], bt[0]);
inv_1xT I2_31_ ( atBar[31], at[31]);
inv_1xT I2_30_ ( atBar[30], at[30]);
inv_1xT I2_29_ ( atBar[29], at[29]);
inv_1xT I2_28_ ( atBar[28], at[28]);
inv_1xT I2_27_ ( atBar[27], at[27]);
inv_1xT I2_26_ ( atBar[26], at[26]);
inv_1xT I2_25_ ( atBar[25], at[25]);
inv_1xT I2_24_ ( atBar[24], at[24]);
inv_1xT I2_23_ ( atBar[23], at[23]);
inv_1xT I2_22_ ( atBar[22], at[22]);
inv_1xT I2_21_ ( atBar[21], at[21]);
inv_1xT I2_20_ ( atBar[20], at[20]);
inv_1xT I2_19_ ( atBar[19], at[19]);
inv_1xT I2_18_ ( atBar[18], at[18]);
inv_1xT I2_17_ ( atBar[17], at[17]);
inv_1xT I2_16_ ( atBar[16], at[16]);
inv_1xT I2_15_ ( atBar[15], at[15]);
inv_1xT I2_14_ ( atBar[14], at[14]);
inv_1xT I2_13_ ( atBar[13], at[13]);
inv_1xT I2_12_ ( atBar[12], at[12]);
inv_1xT I2_11_ ( atBar[11], at[11]);
inv_1xT I2_10_ ( atBar[10], at[10]);
inv_1xT I2_9_ ( atBar[9], at[9]);
inv_1xT I2_8_ ( atBar[8], at[8]);
inv_1xT I2_7_ ( atBar[7], at[7]);
inv_1xT I2_6_ ( atBar[6], at[6]);
inv_1xT I2_5_ ( atBar[5], at[5]);
inv_1xT I2_4_ ( atBar[4], at[4]);
inv_1xT I2_3_ ( atBar[3], at[3]);
inv_1xT I2_2_ ( atBar[2], at[2]);
inv_1xT I2_1_ ( atBar[1], at[1]);
inv_1xT I2_0_ ( atBar[0], at[0]);

endmodule
