<!--
  ~ SPDX-License-Identifier: MIT
  ~ Copyright (c) 2023. University of Texas at Austin. All rights reserved.
  -->

```
SPDX-License-Identifier: MIT
Copyright (c) 2023 University of Washington
```

# Test Description

This simple test is exercising the `add` and `addw` instructions.
We run one core with one hart.
You should see the following input at the end of simulation:
```

SSTRISCVCore[finish:188]: Hart 0: hart:
pc: 20
x0: 0
x1: ffffffff
x2: ffffffff
x3: ffffffffffffffff
x4: 0
x5: 0
x6: 0
x7: 0
x8: 0
x9: 0
x10: 0
x11: 0
x12: 0
x13: 0
x14: 0
x15: 0
x16: 0
x17: 5d
x18: 0
x19: 0
x20: 0
x21: 0
x22: 0
x23: 0
x24: 0
x25: 0
x26: 0
x27: 0
x28: 0
x29: 0
x30: 0
x31: 0
```
