Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Dec  1 11:05:15 2025
| Host         : 25STC151L02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file morse_code_timing_summary_routed.rpt -pb morse_code_timing_summary_routed.pb -rpx morse_code_timing_summary_routed.rpx -warn_on_violation
| Design       : morse_code
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U1/refresh_counter_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.917        0.000                      0                  265        0.158        0.000                      0                  265        4.020        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.917        0.000                      0                  265        0.158        0.000                      0                  265        4.020        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.890ns (22.178%)  route 3.123ns (77.822%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 r  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.625     7.415    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.539 r  db_inst/morse2[0]_i_2/O
                         net (fo=1, routed)           0.815     8.353    db_inst/morse2[0]_i_2_n_0
    SLICE_X58Y36         LUT5 (Prop_lut5_I1_O)        0.124     8.477 r  db_inst/morse2[0]_i_1/O
                         net (fo=1, routed)           0.624     9.101    db_inst_n_5
    SLICE_X58Y36         FDRE                                         r  morse2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  morse2_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X58Y36         FDRE (Setup_fdre_C_D)       -0.061    15.018    morse2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 morse3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit3_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.729ns (20.868%)  route 2.764ns (79.132%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  morse3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  morse3_reg[2]/Q
                         net (fo=8, routed)           0.998     6.605    morse3_reg_n_0_[2]
    SLICE_X58Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.729 r  g1_b1/O
                         net (fo=1, routed)           1.282     8.011    U2/genblk1[2].stage_i/decoded[1]
    SLICE_X58Y36         LUT5 (Prop_lut5_I4_O)        0.149     8.160 r  digit3_reg[1]_srl4_i_1/O
                         net (fo=1, routed)           0.485     8.645    decoder_output[1]
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[1]_srl4/CLK
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.260    14.832    digit3_reg[1]_srl4
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.792ns (23.478%)  route 2.581ns (76.522%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 r  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.869     7.659    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.809 r  db_inst/morse5[4]_i_1/O
                         net (fo=5, routed)           0.653     8.462    db_inst_n_14
    SLICE_X59Y35         FDRE                                         r  morse5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  morse5_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.650    morse5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.792ns (23.478%)  route 2.581ns (76.522%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 r  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.869     7.659    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.809 r  db_inst/morse5[4]_i_1/O
                         net (fo=5, routed)           0.653     8.462    db_inst_n_14
    SLICE_X59Y35         FDRE                                         r  morse5_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  morse5_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.650    morse5_reg[2]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.792ns (23.478%)  route 2.581ns (76.522%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 r  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.869     7.659    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.809 r  db_inst/morse5[4]_i_1/O
                         net (fo=5, routed)           0.653     8.462    db_inst_n_14
    SLICE_X59Y35         FDRE                                         r  morse5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  morse5_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.650    morse5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.792ns (23.478%)  route 2.581ns (76.522%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 r  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.869     7.659    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.809 r  db_inst/morse5[4]_i_1/O
                         net (fo=5, routed)           0.653     8.462    db_inst_n_14
    SLICE_X59Y35         FDRE                                         r  morse5_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  morse5_reg[4]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y35         FDRE (Setup_fdre_C_CE)      -0.429    14.650    morse5_reg[4]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.766ns (23.133%)  route 2.545ns (76.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.466     7.256    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.380 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          1.020     8.400    db_inst_n_4
    SLICE_X58Y37         FDRE                                         r  morse4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  morse4_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.429    14.651    morse4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.766ns (23.133%)  route 2.545ns (76.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.466     7.256    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.380 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          1.020     8.400    db_inst_n_4
    SLICE_X58Y37         FDRE                                         r  morse4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  morse4_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y37         FDRE (Setup_fdre_C_R)       -0.429    14.651    morse4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.766ns (23.164%)  route 2.541ns (76.836%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.466     7.256    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.380 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          1.016     8.395    db_inst_n_4
    SLICE_X59Y37         FDRE                                         r  morse3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  morse3_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X59Y37         FDRE (Setup_fdre_C_R)       -0.429    14.651    morse3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.766ns (21.748%)  route 2.756ns (78.252%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.567     5.088    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           1.060     6.666    db_inst/btnL_db
    SLICE_X58Y36         LUT4 (Prop_lut4_I3_O)        0.124     6.790 r  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.869     7.659    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y36         LUT4 (Prop_lut4_I3_O)        0.124     7.783 r  db_inst/morse4[3]_i_1/O
                         net (fo=4, routed)           0.828     8.610    db_inst_n_15
    SLICE_X58Y37         FDRE                                         r  morse4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  morse4_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y37         FDRE (Setup_fdre_C_CE)      -0.205    14.875    morse4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 morse2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.645%)  route 0.077ns (29.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  morse2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  morse2_reg[0]/Q
                         net (fo=6, routed)           0.077     1.691    db_inst/morse2_reg[0]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.736 r  db_inst/morse3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.736    db_inst_n_8
    SLICE_X59Y36         FDRE                                         r  morse3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  morse3_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.092     1.578    morse3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 db_inst/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.586     1.469    db_inst/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  db_inst/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.110     1.720    db_inst/sync_0[3]
    SLICE_X63Y30         FDRE                                         r  db_inst/sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.856     1.983    db_inst/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  db_inst/sync_1_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.070     1.554    db_inst/sync_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 morse5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.499%)  route 0.094ns (33.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  morse5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  morse5_reg[2]/Q
                         net (fo=6, routed)           0.094     1.708    morse5_reg_n_0_[2]
    SLICE_X58Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.753    led[7]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X58Y35         FDRE (Hold_fdre_C_D)         0.092     1.578    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 db_inst/count_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.941%)  route 0.124ns (40.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    db_inst/clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  db_inst/count_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  db_inst/count_reg[1][20]/Q
                         net (fo=2, routed)           0.124     1.714    db_inst/count_reg[1]_1[20]
    SLICE_X56Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.759 r  db_inst/clean[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    db_inst/clean[1]_i_1_n_0
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.833     1.960    db_inst/clk_IBUF_BUFG
    SLICE_X56Y37         FDRE                                         r  db_inst/clean_reg[1]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.120     1.583    db_inst/clean_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 morse3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.390%)  route 0.150ns (51.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  morse3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  morse3_reg[1]/Q
                         net (fo=9, routed)           0.150     1.765    morse3_reg_n_0_[1]
    SLICE_X59Y34         FDRE                                         r  morse4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  morse4_reg[2]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.066     1.553    morse4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 morse5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.486%)  route 0.142ns (40.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  morse5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  morse5_reg[0]/Q
                         net (fo=6, routed)           0.142     1.779    morse5_reg_n_0_[0]
    SLICE_X62Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.824 r  led[13]_i_1/O
                         net (fo=1, routed)           0.000     1.824    led[13]_i_1_n_0
    SLICE_X62Y36         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  led_reg[13]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.091     1.601    led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 morse4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.806%)  route 0.174ns (55.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  morse4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  morse4_reg[0]/Q
                         net (fo=9, routed)           0.174     1.789    morse4_reg_n_0_[0]
    SLICE_X59Y35         FDRE                                         r  morse5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  morse5_reg[1]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.070     1.558    morse5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 db_inst/clean_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.494%)  route 0.138ns (42.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.562     1.445    db_inst/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  db_inst/clean_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  db_inst/clean_reg[0]/Q
                         net (fo=6, routed)           0.138     1.724    db_inst/btnR_db
    SLICE_X55Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  db_inst/clean[0]_i_1/O
                         net (fo=1, routed)           0.000     1.769    db_inst/clean[0]_i_1_n_0
    SLICE_X55Y35         FDRE                                         r  db_inst/clean_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    db_inst/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  db_inst/clean_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y35         FDRE (Hold_fdre_C_D)         0.091     1.536    db_inst/clean_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 db_inst/sync_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.586     1.469    db_inst/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  db_inst/sync_0_reg[2]/Q
                         net (fo=1, routed)           0.170     1.780    db_inst/sync_0[2]
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.855     1.982    db_inst/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_1_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.070     1.539    db_inst/sync_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.149%)  route 0.164ns (46.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  btnL_prev_reg/Q
                         net (fo=5, routed)           0.164     1.778    db_inst/btnL_prev
    SLICE_X59Y37         LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  db_inst/morse3[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    db_inst_n_9
    SLICE_X59Y37         FDRE                                         r  morse3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X59Y37         FDRE                                         r  morse3_reg[0]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X59Y37         FDRE (Hold_fdre_C_D)         0.091     1.580    morse3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y36   FSM_sequential_morse_enable_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y34   FSM_sequential_morse_enable_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y34   FSM_sequential_morse_enable_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y35   btnD_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y36   btnL_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y36   btnR_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y35   btnU_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y36   led_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X63Y35   led_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y34   digit3_reg[4]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.171ns  (logic 4.815ns (47.340%)  route 5.356ns (52.660%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          1.004     1.460    digit_select[1]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A1_Q)    0.148     1.608 r  digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           1.167     2.775    digit3_reg[4]_srl4_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.328     3.103 r  g0_b1/O
                         net (fo=1, routed)           1.079     4.182    g0_b1_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.152     4.334 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.106     6.440    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    10.171 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.171    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.032ns  (logic 4.348ns (43.342%)  route 5.684ns (56.658%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          1.141     1.597    digit_select[1]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A1_Q)    0.124     1.721 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           1.438     3.159    digit3_reg[2]_srl4_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I2_O)        0.124     3.283 r  g0_b4/O
                         net (fo=1, routed)           0.968     4.251    g0_b4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.375 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.137     6.512    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.032 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.032    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 4.587ns (46.302%)  route 5.320ns (53.698%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          1.004     1.460    digit_select[1]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A1_Q)    0.148     1.608 r  digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           1.019     2.626    digit3_reg[4]_srl4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.328     2.954 r  g0_b6/O
                         net (fo=1, routed)           0.806     3.760    g0_b6_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.124     3.884 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.492     6.376    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.908 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.908    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.682ns  (logic 4.792ns (49.497%)  route 4.890ns (50.503%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          1.004     1.460    digit_select[1]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A1_Q)    0.148     1.608 r  digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           1.017     2.625    digit3_reg[4]_srl4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.328     2.953 r  g0_b5/O
                         net (fo=1, routed)           0.572     3.525    g0_b5_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.153     3.678 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.297     5.975    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     9.682 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.682    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.566ns  (logic 4.828ns (50.466%)  route 4.738ns (49.534%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          1.004     1.460    digit_select[1]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A1_Q)    0.148     1.608 r  digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           0.833     2.441    digit3_reg[4]_srl4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.328     2.769 r  g0_b3/O
                         net (fo=1, routed)           0.799     3.568    g0_b3_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.152     3.720 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.102     5.822    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.566 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.566    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 4.339ns (45.890%)  route 5.116ns (54.110%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          1.339     1.795    digit_select[1]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A1_Q)    0.124     1.919 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           1.149     3.068    digit3_reg[3]_srl4_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124     3.192 r  g0_b0/O
                         net (fo=1, routed)           0.686     3.879    g0_b0_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.124     4.003 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.941     5.944    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.455 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.455    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 4.363ns (49.344%)  route 4.479ns (50.656%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          1.339     1.795    digit_select[1]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A1_Q)    0.124     1.919 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.785     2.704    digit3_reg[3]_srl4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I3_O)        0.124     2.828 r  g0_b2/O
                         net (fo=1, routed)           0.409     3.236    g0_b2_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.124     3.360 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.947     5.307    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.842 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.842    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.426ns  (logic 4.333ns (58.349%)  route 3.093ns (41.651%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  digit_select_reg[0]/Q
                         net (fo=14, routed)          1.267     1.723    digit_select[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.152     1.875 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.826     3.701    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     7.426 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.426    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 4.079ns (58.089%)  route 2.943ns (41.911%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  digit_select_reg[0]/Q
                         net (fo=14, routed)          1.267     1.723    digit_select[0]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.847 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.523    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.022 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.022    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 4.318ns (62.775%)  route 2.561ns (37.225%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  digit_select_reg[0]/Q
                         net (fo=14, routed)          0.530     0.986    digit_select[0]
    SLICE_X65Y33         LUT2 (Prop_lut2_I1_O)        0.150     1.136 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.031     3.167    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.879 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.879    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  digit_select_reg[0]/Q
                         net (fo=14, routed)          0.193     0.334    digit_select[0]
    SLICE_X65Y33         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    digit_select[0]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.186ns (35.132%)  route 0.343ns (64.868%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          0.232     0.373    digit_select[1]
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.418 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.111     0.529    digit_select[1]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.449ns (72.079%)  route 0.561ns (27.921%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          0.232     0.373    digit_select[1]
    SLICE_X63Y31         LUT2 (Prop_lut2_I0_O)        0.042     0.415 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.329     0.744    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     2.010 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.010    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.386ns (67.893%)  route 0.656ns (32.107%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          0.328     0.469    digit_select[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045     0.514 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.842    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.042 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.042    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.462ns (70.298%)  route 0.618ns (29.702%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  digit_select_reg[1]/Q
                         net (fo=13, routed)          0.158     0.299    digit_select[1]
    SLICE_X65Y33         LUT2 (Prop_lut2_I0_O)        0.048     0.347 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.460     0.807    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.080 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.080    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.469ns (67.680%)  route 0.701ns (32.320%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  digit_select_reg[1]/Q
                         net (fo=13, routed)          0.328     0.469    digit_select[1]
    SLICE_X65Y29         LUT2 (Prop_lut2_I1_O)        0.042     0.511 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     0.884    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     2.170 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.170    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.518ns (56.988%)  route 1.146ns (43.012%))
  Logic Levels:           4  (FDRE=1 LUT3=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_select_reg[0]/Q
                         net (fo=14, routed)          0.398     0.539    digit_select[0]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A0_Q)    0.046     0.585 r  digit3_reg[7]_srl4/Q
                         net (fo=7, routed)           0.278     0.863    digit3_reg[7]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.119     0.982 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.469     1.452    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.663 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.663    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.542ns (57.173%)  route 1.155ns (42.827%))
  Logic Levels:           4  (FDRE=1 LUT3=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_select_reg[0]/Q
                         net (fo=14, routed)          0.398     0.539    digit_select[0]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A0_Q)    0.046     0.585 r  digit3_reg[7]_srl4/Q
                         net (fo=7, routed)           0.278     0.863    digit3_reg[7]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.119     0.982 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.479     1.461    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.697 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.697    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.518ns (54.586%)  route 1.263ns (45.414%))
  Logic Levels:           4  (FDRE=1 LUT3=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_select_reg[1]/Q
                         net (fo=13, routed)          0.405     0.546    digit_select[1]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A1_Q)    0.043     0.589 r  digit3_reg[6]_srl4/Q
                         net (fo=7, routed)           0.307     0.896    digit3_reg[6]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.113     1.009 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.551     1.560    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.781 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.781    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.799ns  (logic 1.599ns (57.136%)  route 1.200ns (42.864%))
  Logic Levels:           4  (FDRE=1 LUT3=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_select_reg[0]/Q
                         net (fo=14, routed)          0.398     0.539    digit_select[0]
    SLICE_X60Y34         SRL16E (Prop_srl16e_A0_Q)    0.046     0.585 r  digit3_reg[7]_srl4/Q
                         net (fo=7, routed)           0.278     0.863    digit3_reg[7]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.120     0.983 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.523     1.507    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     2.799 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.799    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit3_reg[4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.181ns  (logic 5.828ns (57.247%)  route 4.353ns (42.753%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.768 r  digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           1.167     7.936    digit3_reg[4]_srl4_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.328     8.264 r  g0_b1/O
                         net (fo=1, routed)           1.079     9.342    g0_b1_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.152     9.494 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.106    11.601    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    15.332 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.332    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 5.374ns (54.189%)  route 4.543ns (45.811%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.757 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           1.438     8.195    digit3_reg[2]_srl4_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.319 r  g0_b4/O
                         net (fo=1, routed)           0.968     9.287    g0_b4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.411 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.137    11.548    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.068 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.068    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 5.600ns (56.474%)  route 4.316ns (43.526%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.768 r  digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           1.019     7.787    digit3_reg[4]_srl4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.328     8.115 r  g0_b6/O
                         net (fo=1, routed)           0.806     8.921    g0_b6_n_0
    SLICE_X63Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.045 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.492    11.537    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.068 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.068    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.697ns  (logic 5.612ns (57.880%)  route 4.084ns (42.120%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.779 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           1.215     7.995    digit3_reg[0]_srl4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I0_O)        0.124     8.119 r  g0_b5/O
                         net (fo=1, routed)           0.572     8.690    g0_b5_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.153     8.843 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.297    11.140    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.848 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.848    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 5.841ns (60.996%)  route 3.735ns (39.004%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.768 r  digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           0.833     7.602    digit3_reg[4]_srl4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.930 r  g0_b3/O
                         net (fo=1, routed)           0.799     8.729    g0_b3_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.152     8.881 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.102    10.983    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.727 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.727    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 5.371ns (58.712%)  route 3.777ns (41.288%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     6.763 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           1.149     7.912    digit3_reg[3]_srl4_n_0
    SLICE_X62Y35         LUT6 (Prop_lut6_I3_O)        0.124     8.036 r  g0_b0/O
                         net (fo=1, routed)           0.686     8.723    g0_b0_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.847 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.941    10.788    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.299 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.299    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.790ns  (logic 5.604ns (63.754%)  route 3.186ns (36.246%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.768 r  digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           0.831     7.599    digit3_reg[4]_srl4_n_0
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.328     7.927 r  g0_b2/O
                         net (fo=1, routed)           0.409     8.335    g0_b2_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.459 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.947    10.406    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.942 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.942    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.349ns  (logic 3.957ns (47.393%)  route 4.392ns (52.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.632     5.153    clk_IBUF_BUFG
    SLICE_X58Y35         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  led_reg[7]/Q
                         net (fo=1, routed)           4.392    10.001    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.502 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.502    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.188ns  (logic 3.962ns (48.392%)  route 4.225ns (51.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  led_reg[6]/Q
                         net (fo=1, routed)           4.225     9.828    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.334 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.334    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.103ns (50.916%)  route 3.955ns (49.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  led_reg[3]/Q
                         net (fo=1, routed)           3.955     9.529    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684    13.213 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.213    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.367ns (77.072%)  route 0.407ns (22.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  led_reg[10]/Q
                         net (fo=1, routed)           0.407     2.022    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.248 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.248    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.373ns (77.137%)  route 0.407ns (22.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  led_reg[9]/Q
                         net (fo=1, routed)           0.407     2.045    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.254 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.254    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.349ns (61.766%)  route 0.835ns (38.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  led_reg[13]/Q
                         net (fo=1, routed)           0.835     2.450    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.659 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.659    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.383ns (63.202%)  route 0.805ns (36.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X60Y39         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  led_reg[12]/Q
                         net (fo=1, routed)           0.805     2.444    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.664 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.664    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.818ns (70.867%)  route 0.747ns (29.133%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487     1.960 r  digit3_reg[7]_srl4/Q
                         net (fo=7, routed)           0.278     2.238    digit3_reg[7]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.119     2.357 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.469     2.826    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.038 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.038    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.599ns  (logic 1.842ns (70.880%)  route 0.757ns (29.120%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487     1.960 r  digit3_reg[7]_srl4/Q
                         net (fo=7, routed)           0.278     2.238    digit3_reg[7]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.119     2.357 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.479     2.836    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.072 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.072    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.347ns (51.362%)  route 1.275ns (48.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[0]/Q
                         net (fo=1, routed)           1.275     2.890    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.095 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.095    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.822ns (67.979%)  route 0.858ns (32.021%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.961 r  digit3_reg[6]_srl4/Q
                         net (fo=7, routed)           0.307     2.268    digit3_reg[6]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I1_O)        0.113     2.381 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.551     2.932    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.153 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.153    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.899ns (70.326%)  route 0.801ns (29.674%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487     1.960 r  digit3_reg[7]_srl4/Q
                         net (fo=7, routed)           0.278     2.238    digit3_reg[7]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.120     2.358 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.881    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.173 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.173    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[7]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.909ns (70.447%)  route 0.801ns (29.553%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X60Y34         SRL16E                                       r  digit3_reg[7]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487     1.960 r  digit3_reg[7]_srl4/Q
                         net (fo=7, routed)           0.278     2.238    digit3_reg[7]_srl4_n_0
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.119     2.357 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.880    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.184 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.184    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_inst/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 1.454ns (30.861%)  route 3.257ns (69.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.257     4.711    db_inst/sync_0_reg[3]_0[3]
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.508     4.849    db_inst/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[3]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_inst/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.619ns  (logic 1.452ns (31.445%)  route 3.167ns (68.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           3.167     4.619    db_inst/sync_0_reg[3]_0[2]
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.508     4.849    db_inst/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_inst/sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.443ns  (logic 1.451ns (32.664%)  route 2.992ns (67.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.992     4.443    db_inst/sync_0_reg[3]_0[1]
    SLICE_X55Y31         FDRE                                         r  db_inst/sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    db_inst/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  db_inst/sync_0_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_inst/sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.298ns  (logic 1.451ns (33.763%)  route 2.847ns (66.237%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.847     4.298    db_inst/sync_0_reg[3]_0[0]
    SLICE_X54Y29         FDRE                                         r  db_inst/sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.441     4.782    db_inst/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  db_inst/sync_0_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_inst/sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.219ns (14.118%)  route 1.334ns (85.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.553    db_inst/sync_0_reg[3]_0[0]
    SLICE_X54Y29         FDRE                                         r  db_inst/sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.826     1.953    db_inst/clk_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  db_inst/sync_0_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_inst/sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.219ns (13.796%)  route 1.371ns (86.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.371     1.590    db_inst/sync_0_reg[3]_0[1]
    SLICE_X55Y31         FDRE                                         r  db_inst/sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.828     1.955    db_inst/clk_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  db_inst/sync_0_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_inst/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.221ns (12.704%)  route 1.516ns (87.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.516     1.736    db_inst/sync_0_reg[3]_0[2]
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.855     1.982    db_inst/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_inst/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.222ns (12.651%)  route 1.532ns (87.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.532     1.754    db_inst/sync_0_reg[3]_0[3]
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.855     1.982    db_inst/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  db_inst/sync_0_reg[3]/C





