// Seed: 2060164270
module module_0;
  tri0 id_1, id_2 = 1;
  wire id_3, id_4;
  id_5 :
  assert property (@(posedge id_5) id_4) $display(1 ^ id_1, id_2);
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2
);
  assign id_2 = id_0;
  wire id_4;
  tri1 id_5;
  module_0();
  assign id_5 = 1'b0;
  for (genvar id_6 = 1 || id_4; id_4 == 1'b0; id_6 = id_4) wire id_7;
endmodule
