// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "03/13/2017 22:40:09"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \Decoder9~0_combout ;
wire \SW[8]~input_o ;
wire \LdPC~0_combout ;
wire \Decoder6~1_combout ;
wire \PC~0_combout ;
wire \PC[8]~DUPLICATE_q ;
wire \SW[6]~input_o ;
wire \SW[4]~input_o ;
wire \DrPC~0_combout ;
wire \DrOff~0_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \LdMAR~0_combout ;
wire \regs~102feeder_combout ;
wire \PC[4]~DUPLICATE_q ;
wire \imem~100_combout ;
wire \imem~101_combout ;
wire \imem~102_combout ;
wire \imem~103_combout ;
wire \imem~112_combout ;
wire \imem~113_combout ;
wire \imem~114_combout ;
wire \imem~115_combout ;
wire \imem~91_combout ;
wire \imem~96_combout ;
wire \imem~97_combout ;
wire \imem~110_combout ;
wire \imem~109_combout ;
wire \imem~111_combout ;
wire \imem~118_combout ;
wire \imem~119_combout ;
wire \imem~116_combout ;
wire \imem~117_combout ;
wire \WideOr12~0_combout ;
wire \imem~22_combout ;
wire \imem~23_combout ;
wire \imem~21_combout ;
wire \imem~24_combout ;
wire \imem~33_combout ;
wire \imem~131_combout ;
wire \imem~132_combout ;
wire \imem~32_combout ;
wire \imem~34_combout ;
wire \imem~35_combout ;
wire \IR[25]~feeder_combout ;
wire \Selector64~0_combout ;
wire \Decoder1~1_combout ;
wire \Selector63~0_combout ;
wire \Selector63~1_combout ;
wire \Selector62~0_combout ;
wire \Selector42~1_combout ;
wire \Selector42~0_combout ;
wire \Selector42~2_combout ;
wire \Selector76~0_combout ;
wire \WideOr9~0_combout ;
wire \Dr4xoff~1_combout ;
wire \Selector76~1_combout ;
wire \WideOr31~0_combout ;
wire \ALUout~0_combout ;
wire \ALUout~2_combout ;
wire \ShiftLeft0~0_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0_bypass[59]~8_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \MemWE~0_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \Selector82~0_combout ;
wire \Decoder9~1_combout ;
wire \Selector82~1_combout ;
wire \imem~3_combout ;
wire \imem~2_combout ;
wire \imem~4_combout ;
wire \imem~7_combout ;
wire \imem~5_combout ;
wire \imem~6_combout ;
wire \imem~8_combout ;
wire \imem~9_combout ;
wire \imem~10_combout ;
wire \Selector79~0_combout ;
wire \Selector79~1_combout ;
wire \regs~634_combout ;
wire \regs~261_q ;
wire \regs~133feeder_combout ;
wire \regs~633_combout ;
wire \regs~133_q ;
wire \regs~635_combout ;
wire \regs~389_q ;
wire \regs~5feeder_combout ;
wire \regs~632_combout ;
wire \regs~5_q ;
wire \regs~542_combout ;
wire \regs~642_combout ;
wire \regs~325_q ;
wire \regs~640_combout ;
wire \regs~69_q ;
wire \regs~197feeder_combout ;
wire \regs~641_combout ;
wire \regs~197_q ;
wire \regs~643_combout ;
wire \regs~453_q ;
wire \regs~544_combout ;
wire \regs~101_q ;
wire \regs~647_combout ;
wire \regs~485_q ;
wire \regs~645_combout ;
wire \regs~229_q ;
wire \regs~646_combout ;
wire \regs~357_q ;
wire \regs~545_combout ;
wire \regs~636_combout ;
wire \regs~37_q ;
wire \regs~638_combout ;
wire \regs~293_q ;
wire \regs~639_combout ;
wire \regs~421_q ;
wire \regs~637_combout ;
wire \regs~165_q ;
wire \regs~543_combout ;
wire \regs~546_combout ;
wire \A[5]~feeder_combout ;
wire \ALUout~5_combout ;
wire \B[0]~DUPLICATE_q ;
wire \Selector31~9_combout ;
wire \Selector31~10_combout ;
wire \ShiftLeft0~7_combout ;
wire \Add0~6 ;
wire \Add0~2 ;
wire \Add0~22 ;
wire \Add0~18 ;
wire \Add0~14 ;
wire \Add0~10 ;
wire \Add0~38 ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0_bypass[49]~6_combout ;
wire \dmem~84_combout ;
wire \imem~98_combout ;
wire \imem~99_combout ;
wire \Dr4xoff~0_combout ;
wire \memin[11]~43_combout ;
wire \dmem_rtl_0_bypass[51]~5_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem~83_combout ;
wire \dmem~12_q ;
wire \Decoder6~0_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \memin[29]~112_Duplicate_185 ;
wire \regs~61_q ;
wire \memin[29]~112_Duplicate_179 ;
wire \regs~189feeder_combout ;
wire \regs~189_q ;
wire \memin[29]~112_Duplicate_356 ;
wire \regs~317feeder_combout ;
wire \regs~317_q ;
wire \memin[29]~112_Duplicate_317 ;
wire \regs~445_q ;
wire \regs~674_combout ;
wire \memin[29]~112_Duplicate_624 ;
wire \regs~29feeder_combout ;
wire \regs~29_q ;
wire \regs~285_q ;
wire \memin[29]~112_Duplicate_187 ;
wire \regs~157_q ;
wire \regs~413_q ;
wire \regs~673_combout ;
wire \regs~381_q ;
wire \memin[29]~112_Duplicate_319 ;
wire \regs~125feeder_combout ;
wire \regs~125_q ;
wire \memin[29]~112_Duplicate_240 ;
wire \regs~253_q ;
wire \regs~509_q ;
wire \regs~676_combout ;
wire \memin[29]~112_Duplicate_289 ;
wire \regs~93_q ;
wire \regs~477_q ;
wire \regs~221_q ;
wire \memin[29]~112_Duplicate_366 ;
wire \regs~349_q ;
wire \regs~675_combout ;
wire \regs~677_combout ;
wire \memin[29]~112_combout ;
wire \regs~392feeder_combout ;
wire \regs~392_q ;
wire \regs~488_q ;
wire \regs~456_q ;
wire \regs~424_q ;
wire \regs~570_combout ;
wire \regs~72_q ;
wire \regs~8_q ;
wire \regs~104_q ;
wire \regs~40_q ;
wire \regs~567_combout ;
wire \regs~264_q ;
wire \regs~328_q ;
wire \regs~296feeder_combout ;
wire \regs~296_q ;
wire \regs~360_q ;
wire \regs~569_combout ;
wire \regs~200_q ;
wire \regs~136_q ;
wire \regs~168_q ;
wire \regs~232_q ;
wire \regs~568_combout ;
wire \regs~571_combout ;
wire \Selector23~0_combout ;
wire \ALUout~9_combout ;
wire \B[6]~DUPLICATE_q ;
wire \Add2~3 ;
wire \Add2~31 ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~45_sumout ;
wire \Selector23~1_combout ;
wire \ShiftLeft0~28_combout ;
wire \A[4]~_Duplicate_15 ;
wire \ShiftLeft0~17_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~30_combout ;
wire \A[5]~DUPLICATE_q ;
wire \Add1~14 ;
wire \Add1~10 ;
wire \Add1~6 ;
wire \Add1~2 ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~22 ;
wire \Add1~18 ;
wire \Add1~45_sumout ;
wire \memin[15]~59_combout ;
wire \PC[30]~DUPLICATE_q ;
wire \PC[26]~DUPLICATE_q ;
wire \memin[26]~101_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \memin[26]~103_Duplicate_163 ;
wire \memin[26]~103_Duplicate_165 ;
wire \A[26]~DUPLICATE_q ;
wire \ALUout~11_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \regs~105_q ;
wire \regs~489_q ;
wire \regs~233_q ;
wire \regs~361_q ;
wire \regs~565_combout ;
wire \regs~329_q ;
wire \regs~201_q ;
wire \regs~457_q ;
wire \regs~73_q ;
wire \regs~564_combout ;
wire \regs~425_q ;
wire \regs~41_q ;
wire \regs~297_q ;
wire \regs~169_q ;
wire \regs~563_combout ;
wire \regs~265_q ;
wire \regs~9feeder_combout ;
wire \regs~9_q ;
wire \regs~393feeder_combout ;
wire \regs~393_q ;
wire \regs~137_q ;
wire \regs~562_combout ;
wire \regs~566_combout ;
wire \SW[9]~input_o ;
wire \imem~82_combout ;
wire \imem~83_combout ;
wire \imem~85_combout ;
wire \imem~84_combout ;
wire \imem~86_combout ;
wire \imem~87_combout ;
wire \memin[9]~50_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dmem_rtl_0_bypass[47]~7_combout ;
wire \dmem~85_combout ;
wire \dmem~10_q ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0_bypass[53]~10_combout ;
wire \dmem~88_combout ;
wire \dmem~13_q ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dmem~14_q ;
wire \memin[14]~63_combout ;
wire \regs~430_q ;
wire \regs~398_q ;
wire \regs~494_q ;
wire \regs~462_q ;
wire \regs~580_combout ;
wire \regs~334feeder_combout ;
wire \regs~334_q ;
wire \regs~270feeder_combout ;
wire \regs~270_q ;
wire \regs~302_q ;
wire \regs~366_q ;
wire \regs~579_combout ;
wire \regs~78_q ;
wire \regs~14_q ;
wire \regs~110feeder_combout ;
wire \regs~110_q ;
wire \regs~46_q ;
wire \regs~577_combout ;
wire \regs~206_q ;
wire \regs~238_q ;
wire \regs~142feeder_combout ;
wire \regs~142_q ;
wire \regs~174_q ;
wire \regs~578_combout ;
wire \regs~581_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem_rtl_0_bypass[57]~9_combout ;
wire \dmem~87_combout ;
wire \dmem~15_q ;
wire \A[12]~DUPLICATE_q ;
wire \B[12]~DUPLICATE_q ;
wire \A[10]~DUPLICATE_q ;
wire \B[9]~DUPLICATE_q ;
wire \Add2~46 ;
wire \Add2~47 ;
wire \Add2~42 ;
wire \Add2~43 ;
wire \Add2~38 ;
wire \Add2~39 ;
wire \Add2~34 ;
wire \Add2~35 ;
wire \Add2~62 ;
wire \Add2~63 ;
wire \Add2~58 ;
wire \Add2~59 ;
wire \Add2~53_sumout ;
wire \B[13]~DUPLICATE_q ;
wire \Add1~46 ;
wire \Add1~42 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~62 ;
wire \Add1~58 ;
wire \Add1~53_sumout ;
wire \Selector17~1_combout ;
wire \B[15]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \SW[7]~input_o ;
wire \imem~88_combout ;
wire \imem~89_combout ;
wire \imem~90_combout ;
wire \memin[7]~24_combout ;
wire \dmem_rtl_0_bypass[43]~3_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dmem~81_combout ;
wire \dmem~8_q ;
wire \memin[7]~26_Duplicate_446 ;
wire \memin[5]~36_Duplicate_626 ;
wire \Selector22~0_combout ;
wire \A[9]~DUPLICATE_q ;
wire \ALUout~8_combout ;
wire \Add2~41_sumout ;
wire \Selector22~1_combout ;
wire \Add1~41_sumout ;
wire \B[1]~_Duplicate_24 ;
wire \ShiftLeft0~25_combout ;
wire \A[2]~_Duplicate_34 ;
wire \A[3]~_Duplicate_33 ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~26_combout ;
wire \ShiftLeft0~27_combout ;
wire \A[16]~_Duplicate_18 ;
wire \A[15]~_Duplicate_1 ;
wire \A[13]~DUPLICATE_q ;
wire \ShiftRight0~36_combout ;
wire \B[0]~_Duplicate_20 ;
wire \A[12]~_Duplicate_20 ;
wire \ShiftRight0~35_combout ;
wire \memin[17]~78_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \ShiftRight0~31_combout ;
wire \memin[27]~106_Duplicate_138 ;
wire \ALUout~12_combout ;
wire \memin[25]~100_Duplicate_470 ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem~72_combout ;
wire \dmem~73_combout ;
wire \regs~280_q ;
wire \regs~376_q ;
wire \regs~344_q ;
wire \regs~312_q ;
wire \regs~685_combout ;
wire \regs~24_q ;
wire \regs~56_q ;
wire \regs~88_q ;
wire \regs~120_q ;
wire \regs~683_combout ;
wire \regs~408_q ;
wire \regs~440_q ;
wire \regs~504_q ;
wire \regs~472_q ;
wire \regs~686_combout ;
wire \regs~152_q ;
wire \regs~184_q ;
wire \regs~216feeder_combout ;
wire \regs~216_q ;
wire \regs~248_q ;
wire \regs~684_combout ;
wire \regs~687_combout ;
wire \memin[24]~129_combout ;
wire \ShiftLeft0~3_combout ;
wire \B[0]~_Duplicate_26 ;
wire \ShiftLeft0~11_combout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftRight0~19_combout ;
wire \memin[22]~86_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \memin[22]~88_Duplicate_513 ;
wire \regs~182_q ;
wire \regs~150_q ;
wire \regs~214_q ;
wire \regs~246_q ;
wire \regs~618_combout ;
wire \memin[22]~88_Duplicate_577 ;
wire \regs~22_q ;
wire \regs~118_q ;
wire \regs~86feeder_combout ;
wire \regs~86_q ;
wire \regs~54_q ;
wire \regs~617_combout ;
wire \regs~310_q ;
wire \regs~278feeder_combout ;
wire \regs~278_q ;
wire \regs~342_q ;
wire \regs~374_q ;
wire \regs~619_combout ;
wire \regs~502_q ;
wire \regs~438_q ;
wire \regs~406_q ;
wire \regs~470_q ;
wire \regs~620_combout ;
wire \regs~621_combout ;
wire \memin[22]~88_Duplicate_669 ;
wire \memin[5]~36_Duplicate_707 ;
wire \memin[7]~26_Duplicate_234 ;
wire \memin[9]~52_Duplicate_238 ;
wire \imem~104_combout ;
wire \imem~106_combout ;
wire \imem~105_combout ;
wire \imem~107_combout ;
wire \imem~108_combout ;
wire \memin[10]~46_combout ;
wire \regs~426_q ;
wire \regs~458_q ;
wire \regs~490_q ;
wire \regs~394_q ;
wire \regs~560_combout ;
wire \regs~42_q ;
wire \regs~10_q ;
wire \regs~74_q ;
wire \regs~106_q ;
wire \regs~557_combout ;
wire \regs~234feeder_combout ;
wire \regs~234_q ;
wire \regs~170_q ;
wire \regs~202feeder_combout ;
wire \regs~202_q ;
wire \regs~138feeder_combout ;
wire \regs~138_q ;
wire \regs~558_combout ;
wire \regs~362_q ;
wire \regs~298_q ;
wire \regs~266feeder_combout ;
wire \regs~266_q ;
wire \regs~330_q ;
wire \regs~559_Duplicate_691 ;
wire \regs~561_combout ;
wire \Selector21~0_combout ;
wire \ALUout~7_combout ;
wire \Add2~37_sumout ;
wire \Selector21~1_combout ;
wire \B[7]~_Duplicate_17 ;
wire \B[10]~_Duplicate_15 ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~2_combout ;
wire \regs~177feeder_combout ;
wire \regs~177_q ;
wire \regs~305feeder_combout ;
wire \regs~305_q ;
wire \regs~49_q ;
wire \regs~433feeder_combout ;
wire \regs~433_q ;
wire \regs~603_combout ;
wire \regs~17_q ;
wire \regs~145_q ;
wire \regs~273feeder_combout ;
wire \regs~273_q ;
wire \regs~401_q ;
wire \regs~602_combout ;
wire \regs~497_q ;
wire \regs~369_q ;
wire \regs~241_q ;
wire \regs~113_q ;
wire \regs~605_combout ;
wire \regs~209_q ;
wire \regs~337_q ;
wire \regs~81_q ;
wire \regs~465_q ;
wire \regs~604_combout ;
wire \regs~606_combout ;
wire \memin[17]~79_Duplicate_662 ;
wire \memin[22]~88_Duplicate_383 ;
wire \ShiftRight0~1_combout ;
wire \ALUout~15_combout ;
wire \Selector1~0_combout ;
wire \ShiftLeft0~33_combout ;
wire \Selector1~1_combout ;
wire \B[1]~_Duplicate_10DUPLICATE_q ;
wire \A[28]~DUPLICATE_q ;
wire \ShiftLeft0~78_combout ;
wire \A[23]~DUPLICATE_q ;
wire \ShiftLeft0~67_combout ;
wire \memin[18]~75_combout ;
wire \ShiftLeft0~11_Duplicate_85 ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~44_combout ;
wire \ShiftLeft0~45_combout ;
wire \A[20]~DUPLICATE_q ;
wire \memin[19]~72_combout ;
wire \memin[22]~88_Duplicate_688 ;
wire \A[19]~DUPLICATE_q ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~10_combout ;
wire \ShiftLeft0~20_combout ;
wire \A[7]~_Duplicate_32 ;
wire \A[6]~_Duplicate_30 ;
wire \ShiftLeft0~8_combout ;
wire \A[15]~_Duplicate_1DUPLICATE_q ;
wire \ShiftLeft0~31_combout ;
wire \ShiftLeft0~40_combout ;
wire \ShiftLeft0~41_combout ;
wire \B[0]~_Duplicate_18DUPLICATE_q ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~42_combout ;
wire \Selector12~1_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \memin[5]~36_Duplicate_581 ;
wire \memin[7]~26_Duplicate_299 ;
wire \memin[9]~52_Duplicate_371 ;
wire \memin[10]~47_Duplicate_478 ;
wire \memin[14]~64_Duplicate_543 ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~20_q ;
wire \memin[7]~26_Duplicate_547 ;
wire \memin[9]~52_Duplicate_373 ;
wire \memin[10]~47_Duplicate_480 ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem~47_combout ;
wire \memin[19]~71_combout ;
wire \regs~275feeder_combout ;
wire \regs~275_q ;
wire \regs~19feeder_combout ;
wire \regs~19_q ;
wire \regs~147feeder_combout ;
wire \regs~147_q ;
wire \regs~403_q ;
wire \regs~592_combout ;
wire \regs~339_q ;
wire \regs~83_q ;
wire \regs~467feeder_combout ;
wire \regs~467_q ;
wire \regs~211feeder_combout ;
wire \regs~211_q ;
wire \regs~594_combout ;
wire \regs~243_q ;
wire \regs~115_q ;
wire \regs~499_q ;
wire \regs~371_q ;
wire \regs~595_combout ;
wire \regs~307feeder_combout ;
wire \regs~307_q ;
wire \regs~51feeder_combout ;
wire \regs~51_q ;
wire \regs~179feeder_combout ;
wire \regs~179_q ;
wire \regs~435_q ;
wire \regs~593_combout ;
wire \regs~596_combout ;
wire \memin[19]~73_combout ;
wire \A[18]~DUPLICATE_q ;
wire \B[17]~DUPLICATE_q ;
wire \A[17]~DUPLICATE_q ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~78 ;
wire \Add1~74 ;
wire \Add1~70 ;
wire \Add1~65_sumout ;
wire \Selector12~0_combout ;
wire \Add2~54 ;
wire \Add2~55 ;
wire \Add2~50 ;
wire \Add2~51 ;
wire \Add2~78 ;
wire \Add2~79 ;
wire \Add2~74 ;
wire \Add2~75 ;
wire \Add2~70 ;
wire \Add2~71 ;
wire \Add2~65_sumout ;
wire \Selector12~2_combout ;
wire \memin[19]~73_Duplicate_608 ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~21_combout ;
wire \Selector13~1_combout ;
wire \Add1~69_sumout ;
wire \Selector13~0_combout ;
wire \Add2~69_sumout ;
wire \Selector13~2_combout ;
wire \regs~338_q ;
wire \regs~274_q ;
wire \regs~370feeder_combout ;
wire \regs~370_q ;
wire \regs~306_q ;
wire \regs~599_combout ;
wire \regs~498_q ;
wire \regs~434feeder_combout ;
wire \regs~434_q ;
wire \regs~402feeder_combout ;
wire \regs~402_q ;
wire \regs~466_q ;
wire \regs~600_combout ;
wire \regs~178feeder_combout ;
wire \regs~178_q ;
wire \regs~210feeder_combout ;
wire \regs~210_q ;
wire \regs~146feeder_combout ;
wire \regs~146_q ;
wire \regs~242_q ;
wire \regs~598_combout ;
wire \regs~50_q ;
wire \regs~82feeder_combout ;
wire \regs~82_q ;
wire \regs~114_q ;
wire \regs~18_q ;
wire \regs~597_combout ;
wire \regs~601_combout ;
wire \memin[18]~76_Duplicate_663 ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~55_combout ;
wire \ShiftLeft0~79_combout ;
wire \ShiftLeft0~35_combout ;
wire \Selector1~2_combout ;
wire \Add1~66 ;
wire \Add1~94 ;
wire \Add1~90 ;
wire \Add1~86 ;
wire \Add1~82 ;
wire \Add1~126 ;
wire \Add1~102 ;
wire \Add1~106 ;
wire \Add1~110 ;
wire \Add1~114 ;
wire \Add1~118 ;
wire \Add1~121_sumout ;
wire \Selector1~3_combout ;
wire \Add2~107 ;
wire \Add2~110 ;
wire \Add2~111 ;
wire \Add2~114 ;
wire \Add2~115 ;
wire \Add2~118 ;
wire \Add2~119 ;
wire \Add2~121_sumout ;
wire \Selector1~4_combout ;
wire \memin[30]~115_Duplicate_148 ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~6_Duplicate_85 ;
wire \B[0]~_Duplicate_18 ;
wire \A[12]~_Duplicate_17 ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~25_combout ;
wire \ShiftRight0~63_Duplicate_84 ;
wire \ShiftRight0~64_combout ;
wire \ShiftRight0~65_combout ;
wire \ShiftLeft0~11_Duplicate_83 ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~24_combout ;
wire \Add1~37_sumout ;
wire \Selector21~2_combout ;
wire \Selector21~3_combout ;
wire \memin[10]~47_Duplicate_303 ;
wire \memin[14]~64_Duplicate_436 ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem~23_q ;
wire \memin[22]~88_Duplicate_472 ;
wire \regs~418feeder_combout ;
wire \regs~418_q ;
wire \regs~482_q ;
wire \regs~386feeder_combout ;
wire \regs~386_q ;
wire \regs~450_q ;
wire \regs~520_combout ;
wire \regs~130feeder_combout ;
wire \regs~130_q ;
wire \regs~226_q ;
wire \regs~162_q ;
wire \regs~194_q ;
wire \regs~518_Duplicate_690 ;
wire \regs~2_q ;
wire \regs~66feeder_combout ;
wire \regs~66_q ;
wire \regs~34_q ;
wire \regs~98feeder_combout ;
wire \regs~98_q ;
wire \regs~517_combout ;
wire \regs~290_q ;
wire \regs~258_q ;
wire \regs~354_q ;
wire \regs~322_q ;
wire \regs~519_Duplicate_689 ;
wire \regs~521_combout ;
wire \memin[2]~10_Duplicate_252 ;
wire \memin[5]~36_Duplicate_521 ;
wire \memin[7]~26_Duplicate_201 ;
wire \memin[8]~57_Duplicate_723 ;
wire \memin[9]~52_Duplicate_181 ;
wire \memin[10]~47_Duplicate_219 ;
wire \memin[12]~69_combout ;
wire \Add2~61_sumout ;
wire \Add1~61_sumout ;
wire \Selector19~1_combout ;
wire \ShiftLeft0~38_combout ;
wire \ShiftLeft0~39_combout ;
wire \A[20]~_Duplicate_11 ;
wire \A[21]~_Duplicate_10 ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftRight0~47_combout ;
wire \A[25]~_Duplicate_12 ;
wire \A[24]~_Duplicate_13 ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~77_combout ;
wire \ShiftRight0~78_combout ;
wire \Selector19~2_combout ;
wire \Selector19~0_combout ;
wire \regs~108_q ;
wire \regs~76_q ;
wire \regs~12_q ;
wire \regs~44_q ;
wire \regs~587_combout ;
wire \regs~268_q ;
wire \regs~364_q ;
wire \regs~332feeder_combout ;
wire \regs~332_q ;
wire \regs~300feeder_combout ;
wire \regs~300_q ;
wire \regs~589_combout ;
wire \regs~140_q ;
wire \regs~204_q ;
wire \regs~236_q ;
wire \regs~172_q ;
wire \regs~588_combout ;
wire \regs~428_q ;
wire \regs~396feeder_combout ;
wire \regs~396_q ;
wire \regs~492_q ;
wire \regs~460_q ;
wire \regs~590_combout ;
wire \regs~591_combout ;
wire \memin[12]~70_Duplicate_426 ;
wire \memin[14]~64_Duplicate_313 ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem~53_combout ;
wire \dmem~54_combout ;
wire \memin[22]~87_combout ;
wire \memin[22]~88_combout ;
wire \A[22]~_Duplicate_9 ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~52_combout ;
wire \ShiftLeft0~56_combout ;
wire \Selector9~5_combout ;
wire \Add1~85_sumout ;
wire \Selector9~0_combout ;
wire \Add2~66 ;
wire \Add2~67 ;
wire \Add2~94 ;
wire \Add2~95 ;
wire \Add2~90 ;
wire \Add2~91 ;
wire \Add2~85_sumout ;
wire \Selector9~1_combout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \regs~213_q ;
wire \regs~85feeder_combout ;
wire \regs~85_q ;
wire \regs~341_q ;
wire \regs~469_q ;
wire \regs~624_combout ;
wire \regs~501_q ;
wire \regs~373_q ;
wire \regs~117feeder_combout ;
wire \regs~117_q ;
wire \regs~245_q ;
wire \regs~625_combout ;
wire \regs~53feeder_combout ;
wire \regs~53_q ;
wire \regs~181feeder_combout ;
wire \regs~181_q ;
wire \regs~309feeder_combout ;
wire \regs~309_q ;
wire \regs~437_q ;
wire \regs~623_combout ;
wire \regs~405feeder_combout ;
wire \regs~405_q ;
wire \regs~149_q ;
wire \regs~21_q ;
wire \regs~277feeder_combout ;
wire \regs~277_q ;
wire \regs~622_combout ;
wire \regs~626_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \memin[7]~26_Duplicate_352 ;
wire \memin[9]~52_Duplicate_385 ;
wire \memin[10]~47_Duplicate_490 ;
wire \memin[14]~64_Duplicate_660 ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem~22_q ;
wire \memin[2]~10_Duplicate_494 ;
wire \memin[7]~26_Duplicate_391 ;
wire \memin[9]~52_Duplicate_422 ;
wire \memin[10]~47_Duplicate_533 ;
wire \memin[14]~64_Duplicate_679 ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~55_combout ;
wire \dmem~56_combout ;
wire \memin[21]~89_combout ;
wire \memin[21]~121_combout ;
wire \PC~13_combout ;
wire \Add0~82 ;
wire \Add0~77_sumout ;
wire \memin[22]~120_combout ;
wire \PC~12_combout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \memin[9]~52_Duplicate_632 ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem~24_q ;
wire \memin[9]~52_Duplicate_719 ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem~51_combout ;
wire \dmem~52_combout ;
wire \memin[23]~83_combout ;
wire \regs~375_q ;
wire \regs~247_q ;
wire \regs~119_q ;
wire \regs~503_q ;
wire \regs~615_combout ;
wire \regs~151feeder_combout ;
wire \regs~151_q ;
wire \regs~23_q ;
wire \regs~279feeder_combout ;
wire \regs~279_q ;
wire \regs~407_q ;
wire \regs~612_combout ;
wire \regs~343_q ;
wire \regs~87feeder_combout ;
wire \regs~87_q ;
wire \regs~215_q ;
wire \regs~471_q ;
wire \regs~614_combout ;
wire \regs~183_q ;
wire \regs~311_q ;
wire \regs~439_q ;
wire \regs~55_q ;
wire \regs~613_combout ;
wire \regs~616_combout ;
wire \memin[23]~119_combout ;
wire \PC~11_combout ;
wire \Add0~74 ;
wire \Add0~117_sumout ;
wire \PC~22_combout ;
wire \memin[24]~116_combout ;
wire \memin[24]~117_combout ;
wire \memin[24]~118_Duplicate_699 ;
wire \Selector7~1_combout ;
wire \Add2~86 ;
wire \Add2~87 ;
wire \Add2~82 ;
wire \Add2~83 ;
wire \Add2~125_sumout ;
wire \ShiftLeft0~49_combout ;
wire \ShiftLeft0~73_combout ;
wire \ShiftLeft0~59_Duplicate_86 ;
wire \ShiftLeft0~80_combout ;
wire \ShiftLeft0~81_combout ;
wire \ALUout~16_combout ;
wire \Selector7~6_combout ;
wire \Add1~125_sumout ;
wire \Selector7~2_combout ;
wire \Selector7~0_combout ;
wire \memin[24]~118_combout ;
wire \A[24]~DUPLICATE_q ;
wire \Add2~126 ;
wire \Add2~127 ;
wire \Add2~103 ;
wire \Add2~106 ;
wire \Add2~109_sumout ;
wire \ShiftLeft0~21_combout ;
wire \ShiftLeft0~52_combout ;
wire \ShiftLeft0~62_combout ;
wire \ShiftLeft0~70_combout ;
wire \ShiftLeft0~71_combout ;
wire \Selector4~1_combout ;
wire \Add1~109_sumout ;
wire \Selector4~2_combout ;
wire \Selector4~3_combout ;
wire \Selector4~0_combout ;
wire \memin[27]~106_Duplicate_412 ;
wire \regs~283_q ;
wire \memin[27]~106_Duplicate_167 ;
wire \regs~27_q ;
wire \regs~155_q ;
wire \regs~411_q ;
wire \regs~663_combout ;
wire \regs~379_q ;
wire \regs~251_q ;
wire \regs~123_q ;
wire \regs~507_q ;
wire \regs~666_combout ;
wire \memin[27]~106_Duplicate_177 ;
wire \regs~315_q ;
wire \regs~443_q ;
wire \regs~59_q ;
wire \regs~187_q ;
wire \regs~664_combout ;
wire \memin[27]~106_Duplicate_287 ;
wire \regs~347_q ;
wire \memin[27]~106_Duplicate_432 ;
wire \regs~91_q ;
wire \memin[27]~106_Duplicate_693 ;
wire \regs~219_q ;
wire \regs~475_q ;
wire \regs~665_combout ;
wire \regs~667_combout ;
wire \memin[27]~106_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem~64_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem~65_combout ;
wire \memin[27]~104_combout ;
wire \memin[27]~105_combout ;
wire \memin[27]~106_Duplicate_271 ;
wire \A[27]~DUPLICATE_q ;
wire \ShiftRight0~30_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~32_combout ;
wire \ShiftLeft0~36_combout ;
wire \ShiftLeft0~46_combout ;
wire \ShiftLeft0~47_combout ;
wire \ShiftLeft0~48_combout ;
wire \Selector14~1_combout ;
wire \Add1~73_sumout ;
wire \Selector14~0_combout ;
wire \Add2~73_sumout ;
wire \Selector14~2_combout ;
wire \memin[17]~79_combout ;
wire \memin[17]~79_Duplicate_614 ;
wire \memin[5]~36_Duplicate_673 ;
wire \memin[7]~26_Duplicate_307 ;
wire \memin[9]~52_Duplicate_420 ;
wire \memin[10]~47_Duplicate_531 ;
wire \memin[14]~64_Duplicate_622 ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem~18_q ;
wire \memin[5]~36_Duplicate_315 ;
wire \memin[7]~26_Duplicate_217 ;
wire \memin[8]~57_Duplicate_488 ;
wire \memin[9]~52_Duplicate_266 ;
wire \memin[10]~47_Duplicate_344 ;
wire \memin[12]~70_Duplicate_638 ;
wire \memin[14]~64_Duplicate_407 ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem~49_combout ;
wire \memin[17]~77_combout ;
wire \memin[17]~79_Duplicate_511 ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~66_Duplicate_83 ;
wire \ShiftRight0~67_combout ;
wire \ShiftRight0~68_combout ;
wire \Selector22~2_combout ;
wire \Selector22~3_Duplicate_5 ;
wire \memin[9]~52_Duplicate_358 ;
wire \memin[10]~47_Duplicate_461 ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \memin[7]~26_Duplicate_381 ;
wire \memin[5]~36_Duplicate_519 ;
wire \memin[8]~57_Duplicate_721 ;
wire \memin[9]~52_Duplicate_430 ;
wire \memin[10]~47_Duplicate_551 ;
wire \memin[14]~64_Duplicate_654 ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \memin[7]~22_combout ;
wire \memin[7]~23_combout ;
wire \memin[7]~25_combout ;
wire \memin[7]~26_Duplicate_375 ;
wire \memin[9]~52_Duplicate_597 ;
wire \memin[10]~47_Duplicate_729 ;
wire \memin[14]~64_Duplicate_701 ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \memin[7]~26_Duplicate_486 ;
wire \memin[9]~52_Duplicate_630 ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem~50_combout ;
wire \memin[16]~80_combout ;
wire \memin[16]~81_combout ;
wire \ShiftLeft0~50_combout ;
wire \ShiftLeft0~51_combout ;
wire \ShiftRight0~40_Duplicate_80 ;
wire \ShiftRight0~43_Duplicate_81 ;
wire \Selector15~1_combout ;
wire \Add1~77_sumout ;
wire \Selector15~0_combout ;
wire \Add2~77_sumout ;
wire \Selector15~2_combout ;
wire \regs~432_q ;
wire \regs~496_q ;
wire \regs~400_q ;
wire \regs~464_q ;
wire \regs~610_combout ;
wire \regs~16_q ;
wire \regs~48_q ;
wire \regs~80_q ;
wire \regs~112_q ;
wire \regs~607_combout ;
wire \regs~368_q ;
wire \regs~336_q ;
wire \regs~304_q ;
wire \regs~272feeder_combout ;
wire \regs~272_q ;
wire \regs~609_combout ;
wire \regs~144_q ;
wire \regs~176_q ;
wire \regs~208_q ;
wire \regs~240_q ;
wire \regs~608_combout ;
wire \regs~611_combout ;
wire \memin[16]~82_combout ;
wire \B[16]~DUPLICATE_q ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~6_Duplicate_87 ;
wire \ShiftRight0~73_combout ;
wire \ShiftRight0~74_combout ;
wire \Selector17~2_combout ;
wire \Selector17~0_combout ;
wire \memin[14]~64_Duplicate_220 ;
wire \memin[5]~36_Duplicate_269 ;
wire \Selector25~0_combout ;
wire \ALUout~4_combout ;
wire \Add2~21_sumout ;
wire \Selector25~1_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~53_combout ;
wire \ShiftRight0~54_combout ;
wire \Add1~21_sumout ;
wire \Selector25~2_combout ;
wire \Selector25~3_combout ;
wire \memin[6]~31_Duplicate_567 ;
wire \memin[7]~26_Duplicate_159 ;
wire \memin[8]~57_Duplicate_408 ;
wire \memin[9]~52_Duplicate_236 ;
wire \memin[10]~47_Duplicate_301 ;
wire \memin[12]~70_Duplicate_583 ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \memin[14]~64_Duplicate_476 ;
wire \memin[5]~36_Duplicate_459 ;
wire \memin[7]~26_Duplicate_228 ;
wire \memin[8]~57_Duplicate_667 ;
wire \memin[9]~52_Duplicate_360 ;
wire \memin[10]~47_Duplicate_463 ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem~44_combout ;
wire \memin[14]~62_combout ;
wire \memin[14]~64_combout ;
wire \memin[7]~26_Duplicate_256 ;
wire \memin[9]~52_Duplicate_213 ;
wire \memin[10]~47_Duplicate_281 ;
wire \memin[12]~70_Duplicate_529 ;
wire \memin[14]~64_Duplicate_389 ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \memin[2]~10_Duplicate_337 ;
wire \memin[6]~31_Duplicate_603 ;
wire \memin[7]~26_Duplicate_258 ;
wire \memin[9]~52_Duplicate_283 ;
wire \memin[10]~47_Duplicate_387 ;
wire \memin[14]~64_Duplicate_569 ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem~45_combout ;
wire \memin[13]~65_combout ;
wire \memin[13]~66_combout ;
wire \Add2~57_sumout ;
wire \ShiftRight0~76_combout ;
wire \ShiftRight0~75_combout ;
wire \ShiftLeft0~37_combout ;
wire \Selector18~5_combout ;
wire \Add1~57_sumout ;
wire \Selector18~0_combout ;
wire \Selector18~1_combout ;
wire \regs~141_q ;
wire \regs~269feeder_combout ;
wire \regs~269_q ;
wire \regs~397_q ;
wire \regs~13_q ;
wire \regs~582_combout ;
wire \regs~461_q ;
wire \regs~205_q ;
wire \regs~77_q ;
wire \regs~333_q ;
wire \regs~584_combout ;
wire \regs~301_q ;
wire \regs~45_q ;
wire \regs~429_q ;
wire \regs~173_q ;
wire \regs~583_combout ;
wire \regs~237_q ;
wire \regs~365_q ;
wire \regs~109feeder_combout ;
wire \regs~109_q ;
wire \regs~493_q ;
wire \regs~585_combout ;
wire \regs~586_combout ;
wire \memin[13]~67_combout ;
wire \memin[5]~36_Duplicate_573 ;
wire \memin[6]~31_Duplicate_605 ;
wire \memin[7]~26_Duplicate_260 ;
wire \memin[10]~47_Duplicate_715 ;
wire \memin[14]~64_Duplicate_571 ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \memin[5]~36_Duplicate_709 ;
wire \memin[7]~26_Duplicate_350 ;
wire \memin[9]~52_Duplicate_717 ;
wire \memin[14]~64_Duplicate_658 ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem~46_combout ;
wire \memin[12]~68_combout ;
wire \memin[12]~70_combout ;
wire \memin[7]~26_Duplicate_711 ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \memin[7]~26_Duplicate_677 ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \memin[9]~48_combout ;
wire \memin[9]~49_combout ;
wire \memin[9]~51_combout ;
wire \memin[9]~52_combout ;
wire \memin[2]~10_Duplicate_496 ;
wire \memin[7]~26_Duplicate_395 ;
wire \memin[9]~52_Duplicate_553 ;
wire \memin[10]~47_Duplicate_695 ;
wire \memin[14]~64_Duplicate_681 ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~26_q ;
wire \memin[5]~36_Duplicate_575 ;
wire \memin[7]~26_Duplicate_262 ;
wire \memin[9]~52_Duplicate_403 ;
wire \memin[10]~47_Duplicate_510 ;
wire \memin[14]~64_Duplicate_393 ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem~60_combout ;
wire \dmem~61_combout ;
wire \memin[25]~123_combout ;
wire \Add0~118 ;
wire \Add0~93_sumout ;
wire \PC~16_combout ;
wire \memin[25]~98_combout ;
wire \memin[25]~99_combout ;
wire \memin[25]~100_combout ;
wire \regs~89_q ;
wire \regs~345feeder_combout ;
wire \regs~345_q ;
wire \regs~217_q ;
wire \regs~473_q ;
wire \regs~655_combout ;
wire \regs~377_q ;
wire \regs~249_q ;
wire \regs~121_q ;
wire \regs~505_q ;
wire \regs~656_combout ;
wire \regs~57feeder_combout ;
wire \regs~57_q ;
wire \regs~441feeder_combout ;
wire \regs~441_q ;
wire \regs~313feeder_combout ;
wire \regs~313_q ;
wire \regs~185feeder_combout ;
wire \regs~185_q ;
wire \regs~654_combout ;
wire \regs~409_q ;
wire \regs~25_q ;
wire \regs~281_q ;
wire \regs~153feeder_combout ;
wire \regs~153_q ;
wire \regs~653_combout ;
wire \regs~657_combout ;
wire \memin[25]~100_Duplicate_498 ;
wire \A[25]~DUPLICATE_q ;
wire \Add2~102 ;
wire \Add2~105_sumout ;
wire \ShiftLeft0~68_combout ;
wire \ShiftLeft0~69_combout ;
wire \Selector5~6_combout ;
wire \Add1~105_sumout ;
wire \Selector5~1_combout ;
wire \Selector5~2_combout ;
wire \Selector5~0_combout ;
wire \memin[26]~103_combout ;
wire \dmem~27_q ;
wire \memin[9]~52_Duplicate_599 ;
wire \memin[10]~47_Duplicate_731 ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \memin[2]~10_Duplicate_675 ;
wire \memin[7]~26_Duplicate_537 ;
wire \memin[9]~52_Duplicate_555 ;
wire \memin[10]~47_Duplicate_697 ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem~62_combout ;
wire \dmem~63_combout ;
wire \memin[26]~102_combout ;
wire \memin[26]~103_Duplicate_340 ;
wire \regs~58_q ;
wire \regs~90_q ;
wire \regs~26_q ;
wire \regs~122_q ;
wire \regs~658_combout ;
wire \memin[26]~103_Duplicate_291 ;
wire \regs~154_q ;
wire \memin[26]~103_Duplicate_175 ;
wire \regs~250_q ;
wire \regs~186feeder_combout ;
wire \regs~186_q ;
wire \regs~218_q ;
wire \regs~659_combout ;
wire \regs~282feeder_combout ;
wire \regs~282_q ;
wire \regs~346feeder_combout ;
wire \regs~346_q ;
wire \memin[26]~103_Duplicate_640 ;
wire \regs~314_q ;
wire \regs~378_q ;
wire \regs~660_combout ;
wire \regs~410_q ;
wire \memin[26]~103_Duplicate_642 ;
wire \regs~474_q ;
wire \regs~442_q ;
wire \regs~506_q ;
wire \regs~661_combout ;
wire \regs~662_combout ;
wire \memin[26]~124_combout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \PC~17_combout ;
wire \Add0~98 ;
wire \Add0~101_sumout ;
wire \memin[27]~125_combout ;
wire \PC~18_combout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \ALUout~13_combout ;
wire \Add2~113_sumout ;
wire \Selector3~1_combout ;
wire \ShiftLeft0~72_combout ;
wire \ShiftLeft0~59_combout ;
wire \ShiftLeft0~74_combout ;
wire \ShiftLeft0~75_combout ;
wire \Add1~113_sumout ;
wire \Selector3~2_combout ;
wire \Selector3~3_combout ;
wire \Selector3~0_combout ;
wire \regs~412feeder_combout ;
wire \regs~412_q ;
wire \regs~476_q ;
wire \regs~508_q ;
wire \regs~444_q ;
wire \regs~671_combout ;
wire \regs~92_q ;
wire \regs~60_q ;
wire \regs~28feeder_combout ;
wire \regs~28_q ;
wire \regs~124_q ;
wire \regs~668_combout ;
wire \regs~156_q ;
wire \regs~220_q ;
wire \regs~188_q ;
wire \regs~252_q ;
wire \regs~669_combout ;
wire \regs~284_q ;
wire \regs~316feeder_combout ;
wire \regs~316_q ;
wire \regs~348_q ;
wire \regs~380_q ;
wire \regs~670_combout ;
wire \regs~672_combout ;
wire \memin[28]~107_combout ;
wire \memin[28]~126_combout ;
wire \PC~19_combout ;
wire \PC[28]~DUPLICATE_q ;
wire \Add0~106 ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \memin[30]~128_combout ;
wire \PC~21_combout ;
wire \memin[30]~114_combout ;
wire \memin[30]~115_Duplicate_169 ;
wire \regs~222_q ;
wire \regs~190_q ;
wire \regs~254_q ;
wire \regs~158_q ;
wire \regs~679_combout ;
wire \regs~286feeder_combout ;
wire \regs~286_q ;
wire \memin[30]~115_Duplicate_309 ;
wire \regs~350_q ;
wire \regs~318feeder_combout ;
wire \regs~318_q ;
wire \memin[30]~115_Duplicate_150 ;
wire \regs~382_q ;
wire \regs~680_combout ;
wire \regs~446_q ;
wire \memin[30]~115_Duplicate_154 ;
wire \regs~414_q ;
wire \regs~478_q ;
wire \regs~510_q ;
wire \regs~681_combout ;
wire \memin[30]~115_Duplicate_152 ;
wire \regs~126_q ;
wire \regs~94feeder_combout ;
wire \regs~94_q ;
wire \regs~30_q ;
wire \regs~62_q ;
wire \regs~678_combout ;
wire \regs~682_combout ;
wire \memin[30]~113_combout ;
wire \memin[30]~115_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem~70_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem~71_combout ;
wire \memin[30]~115_Duplicate_171 ;
wire \A[30]~DUPLICATE_q ;
wire \ShiftRight0~42_combout ;
wire \ShiftRight0~70_combout ;
wire \ShiftRight0~46_combout ;
wire \ShiftRight0~69_combout ;
wire \ShiftRight0~71_combout ;
wire \Selector23~2_combout ;
wire \Selector23~3_combout ;
wire \memin[8]~57_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem~30_q ;
wire \memin[29]~112_Duplicate_146 ;
wire \memin[2]~10_Duplicate_203 ;
wire \memin[5]~36_Duplicate_379 ;
wire \memin[6]~31_Duplicate_474 ;
wire \memin[7]~26_Duplicate_173 ;
wire \memin[8]~57_Duplicate_539 ;
wire \memin[9]~52_Duplicate_244 ;
wire \memin[10]~47_Duplicate_327 ;
wire \memin[12]~70_Duplicate_616 ;
wire \memin[14]~64_Duplicate_397 ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem~68_combout ;
wire \dmem~69_combout ;
wire \memin[29]~127_combout ;
wire \Add0~109_sumout ;
wire \PC~20_combout ;
wire \memin[29]~110_combout ;
wire \memin[29]~111_combout ;
wire \memin[29]~112_Duplicate_158 ;
wire \ALUout~14_combout ;
wire \Add2~117_sumout ;
wire \Selector2~1_combout ;
wire \ShiftLeft0~57_combout ;
wire \ShiftLeft0~76_combout ;
wire \ShiftLeft0~64_combout ;
wire \ShiftLeft0~77_combout ;
wire \Selector2~2_combout ;
wire \Add1~117_sumout ;
wire \Selector2~3_combout ;
wire \Selector2~4_combout ;
wire \Selector2~0_combout ;
wire \memin[29]~112_Duplicate_139 ;
wire \A[29]~DUPLICATE_q ;
wire \ShiftRight0~9_combout ;
wire \Selector8~3_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~53_combout ;
wire \ShiftLeft0~54_combout ;
wire \Selector8~2_combout ;
wire \Add2~81_sumout ;
wire \Add1~81_sumout ;
wire \Selector8~1_combout ;
wire \Selector8~0_combout ;
wire \memin[23]~84_combout ;
wire \memin[23]~85_combout ;
wire \memin[30]~115_Duplicate_144 ;
wire \memin[22]~88_Duplicate_369 ;
wire \WideNor0~3_combout ;
wire \MemWE~combout ;
wire \memin[2]~10_Duplicate_222 ;
wire \memin[5]~36_Duplicate_414 ;
wire \memin[6]~31_Duplicate_563 ;
wire \memin[7]~26_Duplicate_189 ;
wire \memin[8]~57_Duplicate_610 ;
wire \memin[10]~47_Duplicate_557 ;
wire \memin[14]~64_Duplicate_424 ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \memin[2]~10_Duplicate_193 ;
wire \memin[5]~36_Duplicate_346 ;
wire \memin[6]~31_Duplicate_451 ;
wire \memin[7]~26_Duplicate_162 ;
wire \memin[8]~57_Duplicate_508 ;
wire \memin[9]~52_Duplicate_226 ;
wire \memin[10]~47_Duplicate_295 ;
wire \memin[12]~70_Duplicate_565 ;
wire \memin[14]~64_Duplicate_368 ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem~41_combout ;
wire \memin[11]~42_combout ;
wire \Add2~33_sumout ;
wire \A[11]~_Duplicate_26 ;
wire \ShiftRight0~13_combout ;
wire \A[15]~_Duplicate_25 ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~61_combout ;
wire \ShiftRight0~62_combout ;
wire \Selector20~2_combout ;
wire \Add1~33_sumout ;
wire \Selector20~1_combout ;
wire \Selector20~0_combout ;
wire \regs~107_q ;
wire \regs~491_q ;
wire \regs~235_q ;
wire \regs~363_q ;
wire \regs~555_combout ;
wire \regs~203_q ;
wire \regs~331_q ;
wire \regs~75_q ;
wire \regs~459_q ;
wire \regs~554_combout ;
wire \regs~427feeder_combout ;
wire \regs~427_q ;
wire \regs~299_q ;
wire \regs~43_q ;
wire \regs~171_q ;
wire \regs~553_combout ;
wire \regs~267feeder_combout ;
wire \regs~267_q ;
wire \regs~11_q ;
wire \regs~139_q ;
wire \regs~395_q ;
wire \regs~552_combout ;
wire \regs~556_combout ;
wire \memin[11]~44_combout ;
wire \dmem~40_combout ;
wire \dmem~74_combout ;
wire \dmem~75_combout ;
wire \dmem~76_combout ;
wire \dmem~11_q ;
wire \memin[10]~47_Duplicate_323 ;
wire \memin[2]~10_Duplicate_448 ;
wire \memin[7]~26_Duplicate_348 ;
wire \memin[9]~52_Duplicate_242 ;
wire \memin[12]~70_Duplicate_612 ;
wire \memin[14]~64_Duplicate_683 ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \memin[10]~47_Duplicate_525 ;
wire \memin[2]~10_Duplicate_275 ;
wire \memin[5]~36_Duplicate_492 ;
wire \memin[7]~26_Duplicate_207 ;
wire \memin[8]~57_Duplicate_690 ;
wire \memin[9]~52_Duplicate_416 ;
wire \memin[14]~64_Duplicate_364 ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem~42_combout ;
wire \memin[10]~45_combout ;
wire \memin[10]~47_combout ;
wire \PC~2_combout ;
wire \PC[10]~DUPLICATE_q ;
wire \Add0~30 ;
wire \Add0~26 ;
wire \Add0~53_sumout ;
wire \PC~6_combout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \PC~5_combout ;
wire \PC[13]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \PC~4_combout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \PC~3_combout ;
wire \Add0~42 ;
wire \Add0~69_sumout ;
wire \PC~10_combout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \PC~9_combout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \PC~8_combout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \PC~7_combout ;
wire \Add0~58 ;
wire \Add0~85_sumout ;
wire \PC~14_combout ;
wire \memin[20]~93_combout ;
wire \ShiftRight0~58_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftLeft0~60_combout ;
wire \Selector11~5_combout ;
wire \Add1~93_sumout ;
wire \Selector11~0_combout ;
wire \Add2~93_sumout ;
wire \Selector11~1_combout ;
wire \memin[2]~10_Duplicate_465 ;
wire \memin[7]~26_Duplicate_377 ;
wire \memin[9]~52_Duplicate_438 ;
wire \memin[10]~47_Duplicate_561 ;
wire \memin[14]~64_Duplicate_703 ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem~21_q ;
wire \memin[5]~36_Duplicate_634 ;
wire \memin[6]~31_Duplicate_523 ;
wire \memin[7]~26_Duplicate_230 ;
wire \memin[9]~52_Duplicate_246 ;
wire \memin[10]~47_Duplicate_333 ;
wire \memin[14]~64_Duplicate_482 ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem~57_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \memin[20]~92_combout ;
wire \regs~276feeder_combout ;
wire \regs~276_q ;
wire \memin[20]~94_Duplicate_691 ;
wire \regs~308feeder_combout ;
wire \regs~308_q ;
wire \regs~340_q ;
wire \regs~372_q ;
wire \regs~629_combout ;
wire \regs~468feeder_combout ;
wire \regs~468_q ;
wire \regs~404_q ;
wire \regs~436_q ;
wire \regs~500_q ;
wire \regs~630_combout ;
wire \regs~180_q ;
wire \regs~212feeder_combout ;
wire \regs~212_q ;
wire \regs~148_q ;
wire \regs~244_q ;
wire \regs~628_combout ;
wire \regs~84_q ;
wire \regs~52_q ;
wire \regs~20_q ;
wire \regs~116_q ;
wire \regs~627_combout ;
wire \regs~631_combout ;
wire \memin[20]~94_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~6_combout ;
wire \A[7]~_Duplicate_5 ;
wire \A[6]~_Duplicate_4DUPLICATE_q ;
wire \A[4]~_Duplicate_7 ;
wire \A[5]~_Duplicate_8 ;
wire \ShiftRight0~45_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftRight0~48_combout ;
wire \Selector31~11_combout ;
wire \Selector31~13_combout ;
wire \Equal1~9_combout ;
wire \Equal1~0_combout ;
wire \Equal1~10_combout ;
wire \B[18]~_Duplicate_8 ;
wire \B[19]~_Duplicate_7 ;
wire \LessThan1~2_combout ;
wire \B[17]~_Duplicate_4 ;
wire \B[16]~_Duplicate_3 ;
wire \LessThan1~3_combout ;
wire \A[12]~_Duplicate_2 ;
wire \B[12]~_Duplicate_6 ;
wire \A[13]~_Duplicate_3 ;
wire \B[13]~_Duplicate_5 ;
wire \LessThan1~4_combout ;
wire \B[10]~_Duplicate_2 ;
wire \B[11]~_Duplicate_1 ;
wire \Equal1~4_combout ;
wire \LessThan1~1_combout ;
wire \Equal1~5_Duplicate_12 ;
wire \Equal1~6_combout ;
wire \LessThan1~0_combout ;
wire \Equal1~2_combout ;
wire \Equal1~1_combout ;
wire \Equal1~3_combout ;
wire \B[7]~_Duplicate_9 ;
wire \Equal1~7_combout ;
wire \LessThan0~0_combout ;
wire \B[4]~_Duplicate_11 ;
wire \Equal1~8_combout ;
wire \Selector31~2_combout ;
wire \Selector31~1_combout ;
wire \Selector31~0_combout ;
wire \LessThan1~26_combout ;
wire \LessThan1~21_combout ;
wire \LessThan1~20_combout ;
wire \LessThan1~22_combout ;
wire \LessThan1~23_combout ;
wire \LessThan1~24_combout ;
wire \LessThan1~12_combout ;
wire \LessThan1~18_combout ;
wire \LessThan1~14_combout ;
wire \LessThan1~15_combout ;
wire \LessThan1~16_combout ;
wire \LessThan1~17_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~19_combout ;
wire \LessThan1~7_combout ;
wire \A[1]~_Duplicate_6 ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~8_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~25_combout ;
wire \Selector31~3_combout ;
wire \Selector31~4_combout ;
wire \LessThan0~2_combout ;
wire \Selector31~5_combout ;
wire \LessThan0~1_combout ;
wire \LessThan1~27_combout ;
wire \Selector31~6_combout ;
wire \B[10]~_Duplicate_13 ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~8_combout ;
wire \A[1]~_Duplicate_6DUPLICATE_q ;
wire \LessThan0~4_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~9_Duplicate_17 ;
wire \Selector31~7_combout ;
wire \Selector31~8_combout ;
wire \Selector31~12_combout ;
wire \memin[0]~21_Duplicate_195 ;
wire \regs~32_q ;
wire \memin[0]~21_Duplicate_135 ;
wire \regs~64_q ;
wire \memin[0]~21_Duplicate_192 ;
wire \regs~0_q ;
wire \regs~96_q ;
wire \regs~527_combout ;
wire \memin[0]~21_Duplicate_268 ;
wire \regs~128_q ;
wire \regs~160_q ;
wire \regs~192feeder_combout ;
wire \regs~192_q ;
wire \regs~224_q ;
wire \regs~528_combout ;
wire \memin[0]~21_Duplicate_141 ;
wire \regs~448_q ;
wire \memin[0]~21_Duplicate_183 ;
wire \regs~416feeder_combout ;
wire \regs~416_q ;
wire \regs~384feeder_combout ;
wire \regs~384_q ;
wire \regs~480_q ;
wire \regs~530_combout ;
wire \regs~288_q ;
wire \regs~352feeder_combout ;
wire \regs~352_q ;
wire \regs~320_q ;
wire \regs~256_q ;
wire \regs~529_combout ;
wire \regs~531_combout ;
wire \memin[0]~21_Duplicate_133 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~11 ;
wire \Add2~7 ;
wire \Add2~2 ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \Selector26~1_combout ;
wire \Selector26~0_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftRight0~6_Duplicate_89 ;
wire \ShiftLeft0~16_combout ;
wire \Add1~25_sumout ;
wire \ShiftRight0~55_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~28_Duplicate_90 ;
wire \ShiftRight0~56_combout ;
wire \ShiftRight0~57_combout ;
wire \Selector26~2_combout ;
wire \Selector26~3_combout ;
wire \memin[5]~36_combout ;
wire \memin[5]~36_Duplicate_450 ;
wire \memin[7]~26_Duplicate_354 ;
wire \memin[8]~57_Duplicate_652 ;
wire \memin[9]~52_Duplicate_457 ;
wire \memin[10]~47_Duplicate_591 ;
wire \memin[14]~64_Duplicate_685 ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem~58_combout ;
wire \dmem~59_combout ;
wire \regs~127_q ;
wire \regs~383_q ;
wire \regs~255feeder_combout ;
wire \regs~255_q ;
wire \regs~511_q ;
wire \regs~651_combout ;
wire \regs~287_q ;
wire \regs~415_q ;
wire \regs~31_q ;
wire \regs~159_q ;
wire \regs~648_combout ;
wire \regs~95feeder_combout ;
wire \regs~95_q ;
wire \regs~223_q ;
wire \regs~351_q ;
wire \regs~479_q ;
wire \regs~650_combout ;
wire \regs~63feeder_combout ;
wire \regs~63_q ;
wire \regs~319_q ;
wire \regs~447_q ;
wire \regs~191_q ;
wire \regs~649_combout ;
wire \regs~652_combout ;
wire \memin[31]~122_combout ;
wire \Add0~114 ;
wire \Add0~89_sumout ;
wire \Selector0~0_combout ;
wire \ShiftLeft0~61_combout ;
wire \ShiftLeft0~63_combout ;
wire \ShiftLeft0~32_combout ;
wire \Selector0~1_combout ;
wire \Add1~122 ;
wire \Add1~97_sumout ;
wire \Add2~122 ;
wire \Add2~123 ;
wire \Add2~97_sumout ;
wire \Selector0~2_combout ;
wire \PC~15_combout ;
wire \memin[31]~96_combout ;
wire \memin[31]~95_combout ;
wire \memin[31]~97_combout ;
wire \A[31]~DUPLICATE_q ;
wire \ShiftLeft0~58_combout ;
wire \Selector10~5_combout ;
wire \Add1~89_sumout ;
wire \Selector10~0_combout ;
wire \Add2~89_sumout ;
wire \Selector10~1_combout ;
wire \memin[21]~90_combout ;
wire \memin[21]~91_combout ;
wire \memin[24]~118_Duplicate_686 ;
wire \WideNor0~1_combout ;
wire \dmem~77_combout ;
wire \memin[7]~26_Duplicate_650 ;
wire \memin[9]~52_Duplicate_418 ;
wire \memin[10]~47_Duplicate_527 ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem~86_combout ;
wire \dmem~16_q ;
wire \memin[7]~26_Duplicate_713 ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem~43_combout ;
wire \memin[15]~58_combout ;
wire \memin[15]~60_combout ;
wire \ShiftRight0~72_combout ;
wire \Selector16~1_combout ;
wire \Add1~49_sumout ;
wire \Selector16~0_combout ;
wire \Add2~49_sumout ;
wire \Selector16~2_combout ;
wire \regs~367_q ;
wire \regs~239_q ;
wire \regs~111_q ;
wire \regs~495_q ;
wire \regs~575_combout ;
wire \regs~463_q ;
wire \regs~207_q ;
wire \regs~79_q ;
wire \regs~335feeder_combout ;
wire \regs~335_q ;
wire \regs~574_Duplicate_693 ;
wire \regs~143feeder_combout ;
wire \regs~143_q ;
wire \regs~399feeder_combout ;
wire \regs~399_q ;
wire \regs~271feeder_combout ;
wire \regs~271_q ;
wire \regs~15_q ;
wire \regs~572_combout ;
wire \regs~47feeder_combout ;
wire \regs~47_q ;
wire \regs~175_q ;
wire \regs~303feeder_combout ;
wire \regs~303_q ;
wire \regs~431feeder_combout ;
wire \regs~431_q ;
wire \regs~573_combout ;
wire \regs~576_combout ;
wire \memin[15]~61_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \memin[5]~36_Duplicate_705 ;
wire \memin[7]~26_Duplicate_331 ;
wire \memin[9]~52_Duplicate_618 ;
wire \memin[14]~64_Duplicate_607 ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem~19_q ;
wire \memin[5]~36_Duplicate_628 ;
wire \memin[9]~52_Duplicate_224 ;
wire \memin[10]~47_Duplicate_293 ;
wire \memin[12]~70_Duplicate_559 ;
wire \memin[14]~64_Duplicate_644 ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem~48_combout ;
wire \memin[18]~74_combout ;
wire \memin[18]~76_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~combout ;
wire \Equal2~1_combout ;
wire \Equal2~3_combout ;
wire \memin[29]~112_Duplicate_156 ;
wire \Equal2~2_combout ;
wire \memin[0]~21_Duplicate_143 ;
wire \Equal2~0_combout ;
wire \Equal2~4_combout ;
wire \SW[0]~input_o ;
wire \KEY[0]~input_o ;
wire \iomem[0]~3_combout ;
wire \dmem~80_combout ;
wire \dmem~1_q ;
wire \memin[2]~10_Duplicate_671 ;
wire \memin[7]~26_Duplicate_535 ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \memin[7]~26_Duplicate_504 ;
wire \memin[9]~52_Duplicate_593 ;
wire \memin[10]~47_Duplicate_725 ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memin[0]~17_combout ;
wire \dmem_rtl_0_bypass[29]~2_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \memin[0]~18_combout ;
wire \memin[0]~19_combout ;
wire \memin[0]~21_combout ;
wire \memin[0]~20_combout ;
wire \memin[0]~21_Duplicate_131 ;
wire \B[0]~_Duplicate_22 ;
wire \A[1]~_Duplicate_23 ;
wire \A[0]~_Duplicate_21 ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~6_combout ;
wire \Add1~9_sumout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~38_combout ;
wire \Selector30~2_combout ;
wire \Selector30~0_combout ;
wire \Add2~9_sumout ;
wire \Selector30~1_combout ;
wire \Selector30~3_combout ;
wire \KEY[1]~input_o ;
wire \SW[1]~input_o ;
wire \iomem[1]~2_combout ;
wire \imem~79_combout ;
wire \imem~80_combout ;
wire \imem~81_combout ;
wire \memin[1]~14_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \memin[7]~26_Duplicate_484 ;
wire \memin[9]~52_Duplicate_455 ;
wire \memin[10]~47_Duplicate_589 ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem~2_q ;
wire \memin[7]~26_Duplicate_305 ;
wire \memin[9]~52_Duplicate_335 ;
wire \memin[10]~47_Duplicate_444 ;
wire \memin[14]~64_Duplicate_620 ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \memin[1]~11_combout ;
wire \memin[1]~12_combout ;
wire \memin[1]~15_combout ;
wire \regs~257_q ;
wire \regs~129_q ;
wire \regs~1feeder_combout ;
wire \regs~1_q ;
wire \regs~385_q ;
wire \regs~522_combout ;
wire \regs~225_q ;
wire \regs~353_q ;
wire \regs~97_q ;
wire \regs~481_q ;
wire \regs~525_combout ;
wire \regs~161_q ;
wire \regs~33_q ;
wire \regs~417_q ;
wire \regs~289_q ;
wire \regs~523_combout ;
wire \regs~193_q ;
wire \regs~65_q ;
wire \regs~321_q ;
wire \regs~449_q ;
wire \regs~524_combout ;
wire \regs~526_combout ;
wire \memin[1]~16_combout ;
wire \Add2~10 ;
wire \Add2~6 ;
wire \Add2~1_sumout ;
wire \Selector28~1_combout ;
wire \Selector28~0_combout ;
wire \Add1~1_sumout ;
wire \ShiftLeft0~2_combout ;
wire \A[6]~_Duplicate_4 ;
wire \B[1]~_Duplicate_10 ;
wire \ShiftRight0~11_combout ;
wire \A[7]~_Duplicate_28 ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~14_Duplicate_82 ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~16_combout ;
wire \Selector28~2_combout ;
wire \Selector28~3_combout ;
wire \SW[3]~input_o ;
wire \KEY[3]~input_o ;
wire \iomem[3]~0_combout ;
wire \imem~53_combout ;
wire \imem~127_combout ;
wire \imem~55_combout ;
wire \memin[3]~3_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem_rtl_0_bypass[35]~0_combout ;
wire \memin[7]~26_Duplicate_648 ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem~78_combout ;
wire \dmem~4_q ;
wire \memin[7]~26_Duplicate_500 ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \memin[3]~1_combout ;
wire \memin[3]~2_combout ;
wire \memin[3]~4_combout ;
wire \regs~99_q ;
wire \regs~355feeder_combout ;
wire \regs~355_q ;
wire \regs~483_q ;
wire \regs~227_q ;
wire \regs~515_combout ;
wire \regs~451_q ;
wire \regs~67feeder_combout ;
wire \regs~67_q ;
wire \regs~323_q ;
wire \regs~195_q ;
wire \regs~514_combout ;
wire \regs~387_q ;
wire \regs~3_q ;
wire \regs~259feeder_combout ;
wire \regs~259_q ;
wire \regs~131_q ;
wire \regs~512_combout ;
wire \regs~419_q ;
wire \regs~291_q ;
wire \regs~35_q ;
wire \regs~163_q ;
wire \regs~513_combout ;
wire \regs~516_combout ;
wire \Add0~1_sumout ;
wire \PC~51_combout ;
wire \PC[3]~DUPLICATE_q ;
wire \imem~47_combout ;
wire \imem~46_combout ;
wire \imem~48_combout ;
wire \IR[3]~DUPLICATE_q ;
wire \imem~128_combout ;
wire \imem~49_combout ;
wire \imem~50_combout ;
wire \imem~51_combout ;
wire \imem~52_combout ;
wire \Selector78~0_combout ;
wire \Selector78~1_combout ;
wire \regs~644_combout ;
wire \regs~102_q ;
wire \regs~6feeder_combout ;
wire \regs~6_q ;
wire \regs~70feeder_combout ;
wire \regs~70_q ;
wire \regs~38_q ;
wire \regs~537_combout ;
wire \regs~294_q ;
wire \regs~326_q ;
wire \regs~262_q ;
wire \regs~358_q ;
wire \regs~539_combout ;
wire \regs~454_q ;
wire \regs~422feeder_combout ;
wire \regs~422_q ;
wire \regs~390_q ;
wire \regs~486_q ;
wire \regs~540_combout ;
wire \regs~230_q ;
wire \regs~134_q ;
wire \regs~198feeder_combout ;
wire \regs~198_q ;
wire \regs~166_q ;
wire \regs~538_combout ;
wire \regs~541_combout ;
wire \memin[6]~31_combout ;
wire \dmem~35_combout ;
wire \dmem_rtl_0_bypass[11]~feeder_combout ;
wire \dmem~36_combout ;
wire \dmem_rtl_0_bypass[3]~feeder_combout ;
wire \dmem~34_combout ;
wire \dmem_rtl_0_bypass[22]~feeder_combout ;
wire \dmem~37_combout ;
wire \dmem_rtl_0_bypass[16]~feeder_combout ;
wire \dmem_rtl_0_bypass[15]~feeder_combout ;
wire \dmem~38_combout ;
wire \dmem~33_combout ;
wire \dmem~39_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem~66_combout ;
wire \dmem~67_combout ;
wire \memin[28]~108_combout ;
wire \memin[28]~109_combout ;
wire \WideNor0~2_combout ;
wire \memin[10]~13_combout ;
wire \SW[5]~input_o ;
wire \memin[5]~34_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dmem_rtl_0_bypass[39]~4_combout ;
wire \dmem~82_combout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \memin[2]~10_Duplicate_273 ;
wire \memin[7]~26_Duplicate_205 ;
wire \memin[9]~52_Duplicate_197 ;
wire \memin[10]~47_Duplicate_248 ;
wire \memin[12]~70_Duplicate_469 ;
wire \memin[14]~64_Duplicate_362 ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \memin[5]~32_combout ;
wire \memin[5]~33_combout ;
wire \memin[5]~35_combout ;
wire \Add0~17_sumout ;
wire \PC~35_combout ;
wire \PC[5]~DUPLICATE_q ;
wire \imem~69_combout ;
wire \imem~68_combout ;
wire \imem~70_combout ;
wire \memin[2]~8_combout ;
wire \SW[2]~input_o ;
wire \KEY[2]~input_o ;
wire \iomem[2]~1_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem_rtl_0_bypass[33]~1_combout ;
wire \dmem~79_combout ;
wire \dmem~3_q ;
wire \memin[2]~10_Duplicate_646 ;
wire \memin[7]~26_Duplicate_502 ;
wire \memin[9]~52_Duplicate_428 ;
wire \memin[10]~47_Duplicate_549 ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \memin[2]~10_Duplicate_285 ;
wire \memin[5]~36_Duplicate_579 ;
wire \memin[7]~26_Duplicate_215 ;
wire \memin[9]~52_Duplicate_160 ;
wire \memin[10]~47_Duplicate_190 ;
wire \memin[12]~70_Duplicate_338 ;
wire \memin[14]~64_Duplicate_405 ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \memin[2]~6_combout ;
wire \memin[2]~7_combout ;
wire \memin[2]~9_combout ;
wire \memin[2]~10_combout ;
wire \B[2]~DUPLICATE_q ;
wire \Selector29~0_combout ;
wire \Add1~5_sumout ;
wire \ALUout~1_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~27_combout ;
wire \Selector29~2_combout ;
wire \Add2~5_sumout ;
wire \Selector29~1_combout ;
wire \Selector29~3_combout ;
wire \Add0~5_sumout ;
wire \PC~47_combout ;
wire \imem~11_combout ;
wire \imem~12_combout ;
wire \imem~13_combout ;
wire \imem~121_combout ;
wire \imem~120_combout ;
wire \imem~95_combout ;
wire \IR[12]~DUPLICATE_q ;
wire \memin[4]~39_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \memin[2]~10_Duplicate_250 ;
wire \memin[5]~36_Duplicate_453 ;
wire \memin[7]~26_Duplicate_199 ;
wire \memin[8]~57_Duplicate_665 ;
wire \memin[9]~52_Duplicate_211 ;
wire \memin[10]~47_Duplicate_279 ;
wire \memin[12]~70_Duplicate_517 ;
wire \memin[14]~64_Duplicate_311 ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem~5_q ;
wire \memin[5]~36_Duplicate_545 ;
wire \memin[7]~26_Duplicate_232 ;
wire \memin[9]~52_Duplicate_321 ;
wire \memin[10]~47_Duplicate_440 ;
wire \memin[14]~64_Duplicate_434 ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \memin[4]~37_combout ;
wire \memin[4]~38_combout ;
wire \memin[4]~40_combout ;
wire \regs~292_q ;
wire \regs~356_q ;
wire \regs~260_q ;
wire \regs~324feeder_combout ;
wire \regs~324_q ;
wire \regs~549_combout ;
wire \regs~132_q ;
wire \regs~196feeder_combout ;
wire \regs~196_q ;
wire \regs~164_q ;
wire \regs~228_q ;
wire \regs~548_combout ;
wire \regs~484_q ;
wire \regs~452_q ;
wire \regs~420_q ;
wire \regs~388_q ;
wire \regs~550_Duplicate_692 ;
wire \regs~100_q ;
wire \regs~4_q ;
wire \regs~68_q ;
wire \regs~36_q ;
wire \regs~547_combout ;
wire \regs~551_combout ;
wire \memin[4]~41_combout ;
wire \Equal2~6_combout ;
wire \imem~92_combout ;
wire \imem~16_combout ;
wire \imem~93_combout ;
wire \imem~122_combout ;
wire \imem~94_combout ;
wire \memin[6]~29_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem~7_q ;
wire \memin[2]~10_Duplicate_467 ;
wire \memin[9]~52_Duplicate_209 ;
wire \memin[10]~47_Duplicate_277 ;
wire \memin[12]~70_Duplicate_515 ;
wire \memin[14]~64_Duplicate_656 ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \memin[2]~10_Duplicate_410 ;
wire \memin[7]~26_Duplicate_297 ;
wire \memin[9]~52_Duplicate_264 ;
wire \memin[10]~47_Duplicate_342 ;
wire \memin[12]~70_Duplicate_636 ;
wire \memin[14]~64_Duplicate_541 ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \memin[6]~27_combout ;
wire \memin[6]~28_combout ;
wire \memin[6]~30_combout ;
wire \Add0~13_sumout ;
wire \PC~39_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \imem~130_combout ;
wire \imem~43_combout ;
wire \imem~42_combout ;
wire \imem~129_combout ;
wire \imem~44_combout ;
wire \imem~45_combout ;
wire \Decoder1~0_combout ;
wire \WideOr16~0_combout ;
wire \Selector43~0_combout ;
wire \Selector43~1_combout ;
wire \ALUout~6_combout ;
wire \Add2~29_sumout ;
wire \Selector27~1_combout ;
wire \Selector27~0_combout ;
wire \ShiftLeft0~19_combout ;
wire \Add1~29_sumout ;
wire \ShiftRight0~59_combout ;
wire \ShiftRight0~60_combout ;
wire \Selector27~2_combout ;
wire \Selector27~3_combout ;
wire \Add0~21_sumout ;
wire \PC~31_combout ;
wire \imem~62_combout ;
wire \imem~63_combout ;
wire \imem~64_combout ;
wire \imem~65_combout ;
wire \imem~66_combout ;
wire \imem~67_combout ;
wire \imem~58_combout ;
wire \imem~59_combout ;
wire \imem~57_combout ;
wire \imem~56_combout ;
wire \imem~60_combout ;
wire \imem~61_combout ;
wire \IR[0]~DUPLICATE_q ;
wire \IR[8]~_Duplicate_22 ;
wire \Selector81~0_combout ;
wire \Selector81~1_combout ;
wire \regs~103_q ;
wire \regs~487_q ;
wire \regs~231_q ;
wire \regs~359_q ;
wire \regs~535_combout ;
wire \regs~423_q ;
wire \regs~295feeder_combout ;
wire \regs~295_q ;
wire \regs~39_q ;
wire \regs~167_q ;
wire \regs~533_combout ;
wire \regs~455feeder_combout ;
wire \regs~455_q ;
wire \regs~327_q ;
wire \regs~199_q ;
wire \regs~71_q ;
wire \regs~534_combout ;
wire \regs~263_q ;
wire \regs~391_q ;
wire \regs~7_q ;
wire \regs~135_q ;
wire \regs~532_combout ;
wire \regs~536_combout ;
wire \Add0~9_sumout ;
wire \PC~43_combout ;
wire \imem~27_combout ;
wire \imem~26_combout ;
wire \imem~28_combout ;
wire \imem~29_combout ;
wire \imem~25_combout ;
wire \imem~30_combout ;
wire \ALUfunc~1_combout ;
wire \Selector62~1_combout ;
wire \Selector44~0_combout ;
wire \Selector44~2_combout ;
wire \Mux3~0_combout ;
wire \Selector44~1_combout ;
wire \ALUout~3_combout ;
wire \Add2~17_sumout ;
wire \Selector24~1_combout ;
wire \Selector24~0_combout ;
wire \ShiftLeft0~10_combout ;
wire \Add1~17_sumout ;
wire \ShiftRight0~49_combout ;
wire \ShiftRight0~50_combout ;
wire \ShiftRight0~51_combout ;
wire \Selector24~2_combout ;
wire \Selector24~3_combout ;
wire \memin[7]~26_combout ;
wire \Equal2~5_combout ;
wire \Equal3~0_combout ;
wire \memin[8]~55_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \memin[7]~26_Duplicate_329 ;
wire \memin[9]~52_Duplicate_325 ;
wire \memin[10]~47_Duplicate_442 ;
wire \memin[14]~64_Duplicate_601 ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem~9_q ;
wire \memin[7]~26_Duplicate_506 ;
wire \memin[9]~52_Duplicate_595 ;
wire \memin[10]~47_Duplicate_727 ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \memin[8]~53_combout ;
wire \memin[8]~54_combout ;
wire \memin[8]~56_combout ;
wire \Add0~37_sumout ;
wire \PC~23_combout ;
wire \PC[8]~55_combout ;
wire \imem~1_combout ;
wire \imem~77_combout ;
wire \imem~76_combout ;
wire \imem~78_combout ;
wire \imem~126_combout ;
wire \imem~71_combout ;
wire \imem~72_combout ;
wire \imem~73_combout ;
wire \imem~74_combout ;
wire \imem~75_combout ;
wire \Selector80~0_combout ;
wire \Selector80~1_combout ;
wire \WideOr9~1_combout ;
wire \Selector77~0_combout ;
wire \memin[0]~0_combout ;
wire \Selector22~3_combout ;
wire \Add0~33_sumout ;
wire \PC~27_combout ;
wire \imem~36_combout ;
wire \imem~38_combout ;
wire \imem~37_combout ;
wire \imem~39_combout ;
wire \imem~40_combout ;
wire \imem~41_combout ;
wire \Equal6~0_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \ALUfunc~0_combout ;
wire \Selector74~0_combout ;
wire \Selector67~0_combout ;
wire \Selector74~1_combout ;
wire \Selector74~2_combout ;
wire \Selector6~1_combout ;
wire \Add2~101_sumout ;
wire \ShiftLeft0~65_combout ;
wire \ShiftLeft0~66_combout ;
wire \ALUout~10_combout ;
wire \Selector6~6_combout ;
wire \Add1~101_sumout ;
wire \Selector6~2_combout ;
wire \Selector6~0_combout ;
wire \Equal8~0_combout ;
wire \Equal8~1_combout ;
wire \Mux4~5_combout ;
wire \Mux4~0_combout ;
wire \Mux4~8_combout ;
wire \Mux4~7_combout ;
wire \Equal8~3_combout ;
wire \Mux4~4_combout ;
wire \Selector45~0_combout ;
wire \Selector45~1_combout ;
wire \Mux4~2_combout ;
wire \Mux4~6_combout ;
wire \Equal8~5_combout ;
wire \Equal8~4_combout ;
wire \Mux4~3_combout ;
wire \Mux4~1_combout ;
wire \Decoder6~2_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~6_combout ;
wire \Equal8~7_combout ;
wire \Equal8~2_combout ;
wire \Equal8~6_combout ;
wire \Mux1~2_combout ;
wire \Mux0~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux3~4_combout ;
wire \Mux3~9_combout ;
wire \Mux3~6_combout ;
wire \Mux3~7_combout ;
wire \Mux3~5_combout ;
wire \Mux3~8_combout ;
wire \Mux3~10_combout ;
wire \Mux3~11_combout ;
wire \LdPC~1_combout ;
wire \Add0~25_sumout ;
wire \PC~1_combout ;
wire \imem~0_combout ;
wire \imem~15_combout ;
wire \imem~14_combout ;
wire \imem~18_combout ;
wire \imem~17_combout ;
wire \imem~19_combout ;
wire \imem~20_combout ;
wire \Mux5~1_combout ;
wire \Mux5~2_combout ;
wire \Mux5~0_combout ;
wire \Mux5~3_combout ;
wire \Mux5~4_combout ;
wire \Mux5~5_combout ;
wire \Selector75~0_combout ;
wire \memin[3]~5_combout ;
wire \memin[0]~21_Duplicate_137 ;
wire \ss0|OUT~0_combout ;
wire \always7~0_combout ;
wire \ss0|OUT~0_OTERM71 ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~1_OTERM73 ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~2_OTERM75 ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~3_OTERM77 ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~4_OTERM79 ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~5_OTERM81 ;
wire \ss0|OUT~6_combout ;
wire \ss0|OUT~6_OTERM83 ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~0_OTERM57 ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~1_OTERM59 ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~2_OTERM61 ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~3_OTERM63 ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~4_OTERM65 ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~5_OTERM67 ;
wire \ss1|OUT~6_combout ;
wire \ss1|OUT~6_OTERM69 ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~0_OTERM1 ;
wire \memin[10]~47_Duplicate_401 ;
wire \memin[9]~52_Duplicate_399 ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~1_OTERM3 ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~2_OTERM5 ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~3_OTERM7 ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~4_OTERM9 ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~5_OTERM11 ;
wire \ss2|OUT~6_combout ;
wire \ss2|OUT~6_OTERM13 ;
wire \memin[12]~70_Duplicate_585 ;
wire \memin[14]~64_Duplicate_587 ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~0_OTERM29 ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~1_OTERM31 ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~2_OTERM33 ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~3_OTERM35 ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~4_OTERM37 ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~5_OTERM39 ;
wire \ss3|OUT~6_combout ;
wire \ss3|OUT~6_OTERM41 ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~0_OTERM15 ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~1_OTERM17 ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~2_OTERM19 ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~3_OTERM21 ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~4_OTERM23 ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~5_OTERM25 ;
wire \ss4|OUT~6_combout ;
wire \ss4|OUT~6_OTERM27 ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~0_OTERM43 ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~1_OTERM45 ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~2_OTERM47 ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~3_OTERM49 ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~4_OTERM51 ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~5_OTERM53 ;
wire \ss5|OUT~6_combout ;
wire \ss5|OUT~6_OTERM55 ;
wire \memin[0]~21_Duplicate_254 ;
wire \always7~1_combout ;
wire \LEDR_OUT[3]~feeder_combout ;
wire \LEDR_OUT[5]~feeder_combout ;
wire \LEDR_OUT[8]~feeder_combout ;
wire \LEDR_OUT[9]~feeder_combout ;
wire [0:92] dmem_rtl_0_bypass;
wire [31:0] MAR;
wire [4:0] state;
wire [31:0] A;
wire [9:0] LEDR_OUT;
wire [4:0] next_state;
wire [5:0] ALUfunc;
wire [31:0] B;
wire [31:0] IR;
wire [31:0] PC;
wire [31:0] iomem;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_OTERM71 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_OTERM73 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_OTERM75 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_OTERM77 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_OTERM79 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_OTERM81 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_OTERM83 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_OTERM57 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_OTERM59 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_OTERM61 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_OTERM63 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_OTERM65 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_OTERM67 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_OTERM69 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_OTERM1 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_OTERM3 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_OTERM5 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_OTERM7 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_OTERM9 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_OTERM11 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_OTERM13 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_OTERM29 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_OTERM31 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_OTERM33 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_OTERM35 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_OTERM37 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_OTERM39 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_OTERM41 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_OTERM15 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_OTERM17 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_OTERM19 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_OTERM21 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_OTERM23 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_OTERM25 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_OTERM27 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_OTERM43 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_OTERM45 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_OTERM47 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_OTERM49 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_OTERM51 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_OTERM53 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_OTERM55 ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LEDR_OUT[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(LEDR_OUT[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LEDR_OUT[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDR_OUT[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDR_OUT[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDR_OUT[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDR_OUT[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(LEDR_OUT[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LEDR_OUT[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(LEDR_OUT[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \Decoder9~0 (
// Equation(s):
// \Decoder9~0_combout  = ( !state[0] & ( (state[3] & (state[1] & (!state[2] & !state[4]))) ) )

	.dataa(!state[3]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!state[4]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder9~0 .extended_lut = "off";
defparam \Decoder9~0 .lut_mask = 64'h1000100000000000;
defparam \Decoder9~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N24
cyclonev_lcell_comb \LdPC~0 (
// Equation(s):
// \LdPC~0_combout  = ( state[3] & ( (!state[0] & (!state[4] & state[1])) ) ) # ( !state[3] & ( (!state[0] & (state[4] & !state[1])) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!state[4]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdPC~0 .extended_lut = "off";
defparam \LdPC~0 .lut_mask = 64'h0C000C0000C000C0;
defparam \LdPC~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N30
cyclonev_lcell_comb \Decoder6~1 (
// Equation(s):
// \Decoder6~1_combout  = ( !state[0] & ( (!state[2] & (!state[3] & (!state[4] & !state[1]))) ) )

	.dataa(!state[2]),
	.datab(!state[3]),
	.datac(!state[4]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder6~1 .extended_lut = "off";
defparam \Decoder6~1 .lut_mask = 64'h8000800000000000;
defparam \Decoder6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N6
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( state[2] & ( (\Decoder6~1_combout ) # (\LdPC~0_combout ) ) ) # ( !state[2] & ( \Decoder6~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~0_combout ),
	.datad(!\Decoder6~1_combout ),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N40
dffeas \PC[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[8]~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N51
cyclonev_lcell_comb \iomem[4] (
// Equation(s):
// iomem[4] = ( iomem[4] & ( (!\Equal3~0_combout  & ((!\Equal2~6_combout ) # (\SW[4]~input_o ))) ) ) # ( !iomem[4] & ( (!\Equal3~0_combout  & (\SW[4]~input_o  & \Equal2~6_combout )) ) )

	.dataa(!\Equal3~0_combout ),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!iomem[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[4] .extended_lut = "off";
defparam \iomem[4] .lut_mask = 64'h000A000AAA0AAA0A;
defparam \iomem[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N21
cyclonev_lcell_comb \DrPC~0 (
// Equation(s):
// \DrPC~0_combout  = ( state[3] & ( state[0] & ( (!state[2] & (!state[4] & state[1])) ) ) ) # ( !state[3] & ( state[0] & ( (!state[2] & (state[4] & state[1])) ) ) )

	.dataa(!state[2]),
	.datab(!state[4]),
	.datac(gnd),
	.datad(!state[1]),
	.datae(!state[3]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DrPC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DrPC~0 .extended_lut = "off";
defparam \DrPC~0 .lut_mask = 64'h0000000000220088;
defparam \DrPC~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N0
cyclonev_lcell_comb \DrOff~0 (
// Equation(s):
// \DrOff~0_combout  = ( state[0] & ( state[2] & ( (!state[3] & !state[4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[3]),
	.datad(!state[4]),
	.datae(!state[0]),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DrOff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DrOff~0 .extended_lut = "off";
defparam \DrOff~0 .lut_mask = 64'h000000000000F000;
defparam \DrOff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[28]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N20
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N54
cyclonev_lcell_comb \LdMAR~0 (
// Equation(s):
// \LdMAR~0_combout  = ( !state[0] & ( state[3] & ( (!state[2] & (\Decoder6~2_combout  & \Equal6~0_combout )) ) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!\Decoder6~2_combout ),
	.datad(!\Equal6~0_combout ),
	.datae(!state[0]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdMAR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdMAR~0 .extended_lut = "off";
defparam \LdMAR~0 .lut_mask = 64'h00000000000A0000;
defparam \LdMAR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N35
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N52
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y17_N12
cyclonev_lcell_comb \regs~102feeder (
// Equation(s):
// \regs~102feeder_combout  = ( \memin[6]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~102feeder .extended_lut = "off";
defparam \regs~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \PC[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( PC[9] & ( PC[2] & ( (PC[8] & (!\PC[4]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) ) ) ) # ( !PC[9] & ( PC[2] & ( (\PC[5]~DUPLICATE_q  & (!PC[8] & (!\PC[4]~DUPLICATE_q  & \PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( !PC[2] & ( 
// (\PC[5]~DUPLICATE_q  & (!PC[8] & (\PC[4]~DUPLICATE_q  & \PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'h0004000000403000;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( PC[2] & ( (\PC[5]~DUPLICATE_q  & (!PC[7] $ (\PC[6]~DUPLICATE_q ))) ) ) # ( !PC[2] & ( (PC[7] & (!\PC[5]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!PC[7]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h300030000C030C03;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N27
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = ( \imem~101_combout  & ( (!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[9] & !PC[8]))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'h0000000020002000;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N33
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( \imem~0_combout  & ( (!\imem~102_combout  & (((!\imem~100_combout ) # (PC[7])) # (\PC[3]~DUPLICATE_q ))) ) ) # ( !\imem~0_combout  )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\imem~100_combout ),
	.datad(!\imem~102_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'hFFFFFFFFF700F700;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N35
dffeas \IR[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~103_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[18] .is_wysiwyg = "true";
defparam \IR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \imem~112 (
// Equation(s):
// \imem~112_combout  = ( PC[2] & ( \PC[3]~DUPLICATE_q  & ( (!PC[4] & (((\PC[5]~DUPLICATE_q )))) # (PC[4] & (PC[7] & (\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (((!PC[4] & 
// !\PC[6]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & (!PC[7] & ((\PC[6]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & (!PC[4] & (\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) # (PC[7] & (PC[4] & (!\PC[6]~DUPLICATE_q  $ 
// (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & (PC[4] & (\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) # (PC[7] & (!PC[4] & (!\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[4]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~112 .extended_lut = "off";
defparam \imem~112 .lut_mask = 64'h40020118C02A01CC;
defparam \imem~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( PC[2] & ( (!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ) ) ) # ( !PC[2] & ( (!\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "off";
defparam \imem~113 .lut_mask = 64'h0C0C0C0CF000F000;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \imem~114 (
// Equation(s):
// \imem~114_combout  = ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (!PC[7] & \imem~113_combout )) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\imem~113_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~114 .extended_lut = "off";
defparam \imem~114 .lut_mask = 64'h0404040400000000;
defparam \imem~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N15
cyclonev_lcell_comb \imem~115 (
// Equation(s):
// \imem~115_combout  = ( \imem~114_combout  & ( !\imem~1_combout  ) ) # ( !\imem~114_combout  & ( ((!\imem~112_combout ) # (!\imem~1_combout )) # (PC[9]) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~112_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\imem~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~115 .extended_lut = "off";
defparam \imem~115 .lut_mask = 64'hFFF5FFF5FF00FF00;
defparam \imem~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N17
dffeas \IR[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~115_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[21]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[21] .is_wysiwyg = "true";
defparam \IR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h0000C0C000000000;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N6
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[2] & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (!PC[7] & \PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!PC[7] $ (\PC[6]~DUPLICATE_q ))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[2] & ( 
// (!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (PC[7] & !\PC[4]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (!PC[7] & \PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (!PC[7] & (\PC[6]~DUPLICATE_q  & 
// \PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (PC[7])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h9000000820404900;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = ( \imem~96_combout  & ( (!\imem~1_combout ) # ((PC[9] & ((!\imem~91_combout ) # (PC[7])))) ) ) # ( !\imem~96_combout  & ( (!\imem~1_combout ) # ((!PC[9]) # ((!\imem~91_combout ) # (PC[7]))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~91_combout ),
	.datad(!PC[7]),
	.datae(gnd),
	.dataf(!\imem~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'hFEFFFEFFBABBBABB;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N56
dffeas \IR[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~97_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[19] .is_wysiwyg = "true";
defparam \IR[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N54
cyclonev_lcell_comb \imem~110 (
// Equation(s):
// \imem~110_combout  = ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( 
// !PC[2] & ( (!\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~110 .extended_lut = "off";
defparam \imem~110 .lut_mask = 64'h00F05000AA000000;
defparam \imem~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N12
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[2] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (PC[7])) # (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ))))) # (\PC[6]~DUPLICATE_q  & ((!PC[7] & ((!\PC[4]~DUPLICATE_q ))) # (PC[7] & 
// (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[2] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & ((\PC[6]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & ((!PC[7] $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[2] & ( 
// (!\PC[3]~DUPLICATE_q  & ((!PC[7] & (\PC[6]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) # (PC[7] & (!\PC[6]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (!PC[7] & ((\PC[4]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  
// & ( !PC[2] & ( (!\PC[6]~DUPLICATE_q  & (((!\PC[4]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[7] & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "off";
defparam \imem~109 .lut_mask = 64'hF004244C0AC37D21;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N39
cyclonev_lcell_comb \imem~111 (
// Equation(s):
// \imem~111_combout  = ( \imem~109_combout  & ( (!\imem~1_combout ) # ((PC[9] & ((!\imem~110_combout ) # (PC[7])))) ) ) # ( !\imem~109_combout  & ( (!PC[9]) # (((!\imem~110_combout ) # (!\imem~1_combout )) # (PC[7])) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\imem~110_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\imem~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~111 .extended_lut = "off";
defparam \imem~111 .lut_mask = 64'hFFFBFFFBFF51FF51;
defparam \imem~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N41
dffeas \IR[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~111_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[23]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[23] .is_wysiwyg = "true";
defparam \IR[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N48
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( \PC[5]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[7])) # (\PC[4]~DUPLICATE_q  & ((PC[7]))))) # (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # ((!\PC[6]~DUPLICATE_q )))) ) 
// ) ) # ( !\PC[5]~DUPLICATE_q  & ( PC[2] & ( (!PC[7] & (\PC[3]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q )))) # (PC[7] & (\PC[4]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !PC[2] & ( (!PC[7] & 
// ((!\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((\PC[6]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[4]~DUPLICATE_q  & (((!\PC[6]~DUPLICATE_q )))) # 
// (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[7]))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'hC2C0170050235C76;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( \imem~114_combout  & ( \imem~1_combout  ) ) # ( !\imem~114_combout  & ( (\imem~1_combout  & (!PC[9] & \imem~118_combout )) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(gnd),
	.datad(!\imem~118_combout ),
	.datae(gnd),
	.dataf(!\imem~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'h0044004455555555;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N2
dffeas \IR[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~119_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[20]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[20] .is_wysiwyg = "true";
defparam \IR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \imem~116 (
// Equation(s):
// \imem~116_combout  = ( PC[7] & ( PC[4] & ( (PC[2] & ((!\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[7] & ( PC[4] & ( (!PC[2] & (\PC[5]~DUPLICATE_q  & 
// ((\PC[3]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[7] & ( !PC[4] & ( (!PC[2] & (!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )))) # (PC[2] & (((\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( !PC[4] 
// & ( (!\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[2] $ (\PC[5]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (PC[2])))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~116 .extended_lut = "off";
defparam \imem~116 .lut_mask = 64'h08178883004C1120;
defparam \imem~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N51
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( \imem~116_combout  & ( (\imem~1_combout  & ((!PC[9]) # (\imem~114_combout ))) ) ) # ( !\imem~116_combout  & ( (\imem~1_combout  & \imem~114_combout ) ) )

	.dataa(!\imem~1_combout ),
	.datab(gnd),
	.datac(!\imem~114_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'h0505050555055505;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N53
dffeas \IR[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~117_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[22]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[22] .is_wysiwyg = "true";
defparam \IR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = ( !IR[20] & ( IR[22] & ( (IR[21] & (IR[19] & !IR[23])) ) ) ) # ( IR[20] & ( !IR[22] & ( (!IR[23] & ((IR[19]) # (IR[18]))) ) ) ) # ( !IR[20] & ( !IR[22] & ( (!IR[23] & (IR[18] & ((IR[19])))) # (IR[23] & (((!IR[21])))) ) ) )

	.dataa(!IR[18]),
	.datab(!IR[21]),
	.datac(!IR[19]),
	.datad(!IR[23]),
	.datae(!IR[20]),
	.dataf(!IR[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr12~0 .extended_lut = "off";
defparam \WideOr12~0 .lut_mask = 64'h05CC5F0003000000;
defparam \WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N2
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( PC[2] & ( (!PC[6] & (\PC[3]~DUPLICATE_q  & !PC[4])) ) ) # ( !PC[2] & ( (PC[6] & (!\PC[3]~DUPLICATE_q  & PC[4])) ) )

	.dataa(gnd),
	.datab(!PC[6]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h003000300C000C00;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N45
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \imem~22_combout  & ( (!PC[9] & (!PC[7] & !\PC[8]~DUPLICATE_q )) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h0000000080808080;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N12
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[7] & ( (\PC[3]~DUPLICATE_q  & (!PC[9] & !\PC[8]~DUPLICATE_q )) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[7] & ( (!\PC[3]~DUPLICATE_q  & (PC[9] & \PC[8]~DUPLICATE_q )) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(gnd),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0022000000004400;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N51
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~21_combout  & ( \PC[4]~DUPLICATE_q  & ( (!\imem~0_combout ) # ((!\imem~23_combout ) # (!\PC[5]~DUPLICATE_q )) ) ) ) # ( !\imem~21_combout  & ( \PC[4]~DUPLICATE_q  & ( (!\imem~0_combout ) # ((!\imem~23_combout ) # 
// (!\PC[5]~DUPLICATE_q )) ) ) ) # ( \imem~21_combout  & ( !\PC[4]~DUPLICATE_q  & ( (!\imem~0_combout ) # ((!\PC[5]~DUPLICATE_q ) # ((!PC[2] & !\imem~23_combout ))) ) ) ) # ( !\imem~21_combout  & ( !\PC[4]~DUPLICATE_q  & ( (!\imem~0_combout ) # 
// ((!\imem~23_combout ) # (!\PC[5]~DUPLICATE_q )) ) ) )

	.dataa(!\imem~0_combout ),
	.datab(!PC[2]),
	.datac(!\imem~23_combout ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\imem~21_combout ),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'hFFFAFFEAFFFAFFFA;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \IR[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[26]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[26] .is_wysiwyg = "true";
defparam \IR[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N36
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[9] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[9] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & 
// (\PC[8]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h0000000000080800;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N12
cyclonev_lcell_comb \imem~131 (
// Equation(s):
// \imem~131_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[9] & ( (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (\PC[8]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & 
// (!\PC[6]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  & 
// \PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~131 .extended_lut = "off";
defparam \imem~131 .lut_mask = 64'h0020806000000400;
defparam \imem~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N0
cyclonev_lcell_comb \imem~132 (
// Equation(s):
// \imem~132_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & 
// (\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))) # (PC[9] & (\PC[8]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (\PC[8]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & 
// !\PC[4]~DUPLICATE_q ))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~132 .extended_lut = "off";
defparam \imem~132 .lut_mask = 64'h0008010009108000;
defparam \imem~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N48
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!\PC[8]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[9])) # (\PC[8]~DUPLICATE_q  & ((PC[9]))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( 
// (!\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  & !PC[9]))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[9]),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h000000002000200A;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N42
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( PC[2] & ( \imem~32_combout  & ( (!PC[7]) # (\imem~33_combout ) ) ) ) # ( !PC[2] & ( \imem~32_combout  & ( (!PC[7] & ((\imem~132_combout ))) # (PC[7] & (\imem~131_combout )) ) ) ) # ( PC[2] & ( !\imem~32_combout  & ( (\imem~33_combout 
//  & PC[7]) ) ) ) # ( !PC[2] & ( !\imem~32_combout  & ( (!PC[7] & ((\imem~132_combout ))) # (PC[7] & (\imem~131_combout )) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\imem~131_combout ),
	.datac(!\imem~132_combout ),
	.datad(!PC[7]),
	.datae(!PC[2]),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h0F3300550F33FF55;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N21
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \imem~34_combout  & ( !\imem~0_combout  ) ) # ( !\imem~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \IR[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[28]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[28] .is_wysiwyg = "true";
defparam \IR[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \IR[25]~feeder (
// Equation(s):
// \IR[25]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR[25]~feeder .extended_lut = "off";
defparam \IR[25]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \IR[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N20
dffeas \IR[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\IR[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[25]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[25] .is_wysiwyg = "true";
defparam \IR[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = ( IR[28] & ( IR[25] & ( (IR[27] & (IR[26] & ((!IR[31]) # (\WideOr12~0_combout )))) ) ) ) # ( !IR[28] & ( IR[25] & ( (!IR[31] & ((IR[26]) # (IR[27]))) ) ) ) # ( IR[28] & ( !IR[25] & ( (IR[27] & (!IR[31] & IR[26])) ) ) ) # ( !IR[28] 
// & ( !IR[25] & ( (!IR[31] & ((IR[26]) # (IR[27]))) ) ) )

	.dataa(!IR[27]),
	.datab(!IR[31]),
	.datac(!\WideOr12~0_combout ),
	.datad(!IR[26]),
	.datae(!IR[28]),
	.dataf(!IR[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector64~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector64~0 .extended_lut = "off";
defparam \Selector64~0 .lut_mask = 64'h44CC004444CC0045;
defparam \Selector64~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = (IR[30] & !IR[29])

	.dataa(!IR[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(!IR[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'h5500550055005500;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N9
cyclonev_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = ( \Decoder1~1_combout  & ( state[0] & ( (!state[2] & ((!state[4] & ((\Selector64~0_combout ))) # (state[4] & (\ALUfunc~1_combout )))) ) ) ) # ( !\Decoder1~1_combout  & ( state[0] & ( (!state[2] & (\ALUfunc~1_combout  & state[4])) 
// ) ) ) # ( \Decoder1~1_combout  & ( !state[0] & ( (state[2] & ((state[4]) # (\Selector64~0_combout ))) ) ) ) # ( !\Decoder1~1_combout  & ( !state[0] & ( (state[2] & state[4]) ) ) )

	.dataa(!state[2]),
	.datab(!\ALUfunc~1_combout ),
	.datac(!\Selector64~0_combout ),
	.datad(!state[4]),
	.datae(!\Decoder1~1_combout ),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~0 .extended_lut = "off";
defparam \Selector63~0 .lut_mask = 64'h0055055500220A22;
defparam \Selector63~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \Selector63~1 (
// Equation(s):
// \Selector63~1_combout  = ( !state[3] & ( ((!state[1] & (\Selector63~0_combout ))) ) ) # ( state[3] & ( (!state[4] & (!state[0] & ((!state[1] & (!state[2] & \Equal6~0_combout )) # (state[1] & (state[2]))))) ) )

	.dataa(!state[4]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!\Equal6~0_combout ),
	.datae(!state[3]),
	.dataf(!state[0]),
	.datag(!\Selector63~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector63~1 .extended_lut = "on";
defparam \Selector63~1 .lut_mask = 64'h0C0C02820C0C0000;
defparam \Selector63~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = ( !IR[22] & ( IR[25] ) )

	.dataa(gnd),
	.datab(!IR[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!IR[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~0 .extended_lut = "off";
defparam \Selector62~0 .lut_mask = 64'h3333333300000000;
defparam \Selector62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( IR[20] & ( IR[18] & ( (!IR[23] & (\Selector62~0_combout  & IR[21])) ) ) ) # ( !IR[20] & ( IR[18] & ( (\Selector62~0_combout  & ((!IR[23] & (IR[19] & IR[21])) # (IR[23] & ((!IR[21]))))) ) ) ) # ( IR[20] & ( !IR[18] & ( (!IR[23] & 
// (IR[19] & (\Selector62~0_combout  & IR[21]))) ) ) ) # ( !IR[20] & ( !IR[18] & ( (IR[23] & (\Selector62~0_combout  & !IR[21])) ) ) )

	.dataa(!IR[23]),
	.datab(!IR[19]),
	.datac(!\Selector62~0_combout ),
	.datad(!IR[21]),
	.datae(!IR[20]),
	.dataf(!IR[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'h050000020502000A;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N48
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( state[2] & ( (!state[0] & (!state[3] & !state[1])) ) ) # ( !state[2] & ( (state[0] & (!state[3] & !state[1])) ) )

	.dataa(!state[0]),
	.datab(!state[3]),
	.datac(!state[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h4040404080808080;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \Selector42~0_combout  & ( (!\Selector42~1_combout  & (!state[4] & \Decoder1~0_combout )) ) )

	.dataa(!\Selector42~1_combout ),
	.datab(gnd),
	.datac(!state[4]),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\Selector42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'h0000000000A000A0;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N33
cyclonev_lcell_comb \ALUfunc[3] (
// Equation(s):
// ALUfunc[3] = ( ALUfunc[3] & ( (!\Selector63~1_combout ) # (\Selector42~2_combout ) ) ) # ( !ALUfunc[3] & ( (\Selector63~1_combout  & \Selector42~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector63~1_combout ),
	.datad(!\Selector42~2_combout ),
	.datae(gnd),
	.dataf(!ALUfunc[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALUfunc[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc[3] .extended_lut = "off";
defparam \ALUfunc[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \ALUfunc[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N51
cyclonev_lcell_comb \Selector76~0 (
// Equation(s):
// \Selector76~0_combout  = ( !state[4] & ( (state[2] & ((!state[0] & (!state[3] $ (!state[1]))) # (state[0] & (state[3] & state[1])))) ) )

	.dataa(!state[0]),
	.datab(!state[2]),
	.datac(!state[3]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector76~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector76~0 .extended_lut = "off";
defparam \Selector76~0 .lut_mask = 64'h0221022100000000;
defparam \Selector76~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = ( IR[28] & ( IR[27] & ( IR[26] ) ) ) # ( !IR[28] & ( IR[27] & ( !IR[31] ) ) ) # ( !IR[28] & ( !IR[27] & ( (!IR[31] & IR[26]) ) ) )

	.dataa(!IR[31]),
	.datab(gnd),
	.datac(!IR[26]),
	.datad(gnd),
	.datae(!IR[28]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~0 .extended_lut = "off";
defparam \WideOr9~0 .lut_mask = 64'h0A0A0000AAAA0F0F;
defparam \WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N48
cyclonev_lcell_comb \Dr4xoff~1 (
// Equation(s):
// \Dr4xoff~1_combout  = ( !state[3] & ( (!state[0] & (!state[2] & state[1])) ) )

	.dataa(!state[0]),
	.datab(!state[2]),
	.datac(gnd),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dr4xoff~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dr4xoff~1 .extended_lut = "off";
defparam \Dr4xoff~1 .lut_mask = 64'h0088008800000000;
defparam \Dr4xoff~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N54
cyclonev_lcell_comb \Selector76~1 (
// Equation(s):
// \Selector76~1_combout  = ( \Dr4xoff~1_combout  & ( (((\Decoder1~1_combout  & \WideOr9~0_combout )) # (\Selector76~0_combout )) # (state[4]) ) ) # ( !\Dr4xoff~1_combout  & ( \Selector76~0_combout  ) )

	.dataa(!state[4]),
	.datab(!\Decoder1~1_combout ),
	.datac(!\Selector76~0_combout ),
	.datad(!\WideOr9~0_combout ),
	.datae(gnd),
	.dataf(!\Dr4xoff~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector76~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector76~1 .extended_lut = "off";
defparam \Selector76~1 .lut_mask = 64'h0F0F0F0F5F7F5F7F;
defparam \Selector76~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \A[3] .is_wysiwyg = "true";
defparam \A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N54
cyclonev_lcell_comb \WideOr31~0 (
// Equation(s):
// \WideOr31~0_combout  = ( state[0] & ( (!state[1] & (((!state[4] & state[2])))) # (state[1] & (!state[3] & ((!state[4]) # (!state[2])))) ) ) # ( !state[0] & ( (!state[1] & (!state[3] & (state[4] & !state[2]))) ) )

	.dataa(!state[1]),
	.datab(!state[3]),
	.datac(!state[4]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr31~0 .extended_lut = "off";
defparam \WideOr31~0 .lut_mask = 64'h0800080044E044E0;
defparam \WideOr31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N2
dffeas \B[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \B[3] .is_wysiwyg = "true";
defparam \B[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N30
cyclonev_lcell_comb \ALUout~0 (
// Equation(s):
// \ALUout~0_combout  = (A[3] & B[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[3]),
	.datad(!B[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~0 .extended_lut = "off";
defparam \ALUout~0 .lut_mask = 64'h000F000F000F000F;
defparam \ALUout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N41
dffeas \B[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \B[2] .is_wysiwyg = "true";
defparam \B[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N8
dffeas \A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \A[2] .is_wysiwyg = "true";
defparam \A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N5
dffeas \A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \A[1] .is_wysiwyg = "true";
defparam \A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N36
cyclonev_lcell_comb \ALUout~2 (
// Equation(s):
// \ALUout~2_combout  = ( A[1] & ( B[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!A[1]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~2 .extended_lut = "off";
defparam \ALUout~2 .lut_mask = 64'h000000000000FFFF;
defparam \ALUout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N21
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( !\B[2]~DUPLICATE_q  & ( !B[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[3]),
	.datae(gnd),
	.dataf(!\B[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'hFF00FF0000000000;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N41
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[18]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~8_combout  = ( !\memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N35
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N28
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N39
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N40
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N14
dffeas \MAR[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[15] .is_wysiwyg = "true";
defparam \MAR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( state[0] & ( state[3] & ( (!state[4] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!state[2] & !state[1]))) ) ) )

	.dataa(!state[4]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!state[2]),
	.datad(!state[1]),
	.datae(!state[0]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000000002000;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N44
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N53
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N51
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( (!\LdMAR~0_combout ) # (\memin[15]~61_combout ) ) ) # ( !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( (\LdMAR~0_combout  & \memin[15]~61_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdMAR~0_combout ),
	.datad(!\memin[15]~61_combout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \MAR[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[2] .is_wysiwyg = "true";
defparam \MAR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N14
dffeas \MAR[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[3] .is_wysiwyg = "true";
defparam \MAR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N0
cyclonev_lcell_comb \Selector82~0 (
// Equation(s):
// \Selector82~0_combout  = ( !state[0] & ( (!state[3] & (state[2] & !state[1])) ) )

	.dataa(gnd),
	.datab(!state[3]),
	.datac(!state[2]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector82~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector82~0 .extended_lut = "off";
defparam \Selector82~0 .lut_mask = 64'h0C000C0000000000;
defparam \Selector82~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N3
cyclonev_lcell_comb \Decoder9~1 (
// Equation(s):
// \Decoder9~1_combout  = ( state[3] & ( (!state[2] & state[1]) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!state[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder9~1 .extended_lut = "off";
defparam \Decoder9~1 .lut_mask = 64'h000000000A0A0A0A;
defparam \Decoder9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N48
cyclonev_lcell_comb \Selector82~1 (
// Equation(s):
// \Selector82~1_combout  = ( \WideOr9~0_combout  & ( (!state[4] & (((\Selector82~0_combout  & \Decoder1~1_combout )) # (\Decoder9~1_combout ))) ) ) # ( !\WideOr9~0_combout  & ( (!state[4] & \Decoder9~1_combout ) ) )

	.dataa(!\Selector82~0_combout ),
	.datab(!state[4]),
	.datac(!\Decoder9~1_combout ),
	.datad(!\Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!\WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector82~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector82~1 .extended_lut = "off";
defparam \Selector82~1 .lut_mask = 64'h0C0C0C0C0C4C0C4C;
defparam \Selector82~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N48
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( PC[7] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & ((!PC[4] & (\PC[3]~DUPLICATE_q  & PC[2])) # (PC[4] & ((PC[2]) # (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[7] & ( \PC[6]~DUPLICATE_q  & ( (!PC[4] & ((!\PC[3]~DUPLICATE_q  & 
// (!PC[2] & \PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))))) # (PC[4] & (\PC[3]~DUPLICATE_q  & (PC[2]))) ) ) ) # ( PC[7] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & ((!PC[4]) # ((!\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) # (PC[2] & 
// (!PC[4] $ (!\PC[3]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[4] & ((!\PC[5]~DUPLICATE_q  & ((PC[2]))) # (\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q )))) # (PC[4] & (!\PC[3]~DUPLICATE_q  & ((!PC[2]) # 
// (!\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h4E62A9E623811700;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[7] & ((!PC[2] & (!PC[5] $ (!\PC[4]~DUPLICATE_q ))) # (PC[2] & ((!PC[5]) # (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[7] & (!PC[5] $ 
// (((!PC[2]) # (!\PC[4]~DUPLICATE_q ))))) # (PC[7] & (!PC[5] & ((\PC[4]~DUPLICATE_q ) # (PC[2])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & ((!PC[2] & ((\PC[4]~DUPLICATE_q ) # (PC[5]))) # (PC[2] & (PC[5] & \PC[4]~DUPLICATE_q )))) 
// ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[2] & (((!\PC[4]~DUPLICATE_q )))) # (PC[2] & (!PC[7] $ (((!PC[5] & \PC[4]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[5]),
	.datac(!PC[7]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'hFA1420B0346C60D0;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( PC[9] & ( (\imem~2_combout  & \imem~1_combout ) ) ) # ( !PC[9] & ( (!\imem~3_combout  & \imem~1_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h00CC00CC000F000F;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N32
dffeas \IR[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[2] .is_wysiwyg = "true";
defparam \IR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N6
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & (!PC[7] & \PC[5]~DUPLICATE_q )) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[9] & (!PC[7] & (\PC[5]~DUPLICATE_q  & \PC[4]~DUPLICATE_q ))) ) ) ) # ( 
// !\PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (PC[7] & (!\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h1000000000040404;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N42
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & (PC[9] & PC[5])) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & PC[9]) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[7] & (PC[9] & 
// !PC[5])) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & ((!PC[7] & (PC[5] & \PC[3]~DUPLICATE_q )) # (PC[7] & (!PC[5])))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[9]),
	.datac(!PC[5]),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h1012101022220202;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N36
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( !\PC[3]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (PC[7] & \PC[4]~DUPLICATE_q )) ) ) ) # ( \PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[4]~DUPLICATE_q  & (!PC[7] $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( 
// !\PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (!PC[7] & (\PC[5]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0800280000220000;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N12
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[4]~DUPLICATE_q  & (!PC[7] $ (!\PC[5]~DUPLICATE_q )))) ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[9] & (!PC[7] & (!\PC[5]~DUPLICATE_q  & 
// \PC[4]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[3]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h0080280000000000;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N30
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \imem~6_combout  & ( \imem~8_combout  & ( (!\PC[8]~DUPLICATE_q ) # ((!PC[2] & ((\imem~5_combout ))) # (PC[2] & (\imem~7_combout ))) ) ) ) # ( !\imem~6_combout  & ( \imem~8_combout  & ( (!PC[2] & (((\imem~5_combout  & 
// \PC[8]~DUPLICATE_q )))) # (PC[2] & (((!\PC[8]~DUPLICATE_q )) # (\imem~7_combout ))) ) ) ) # ( \imem~6_combout  & ( !\imem~8_combout  & ( (!PC[2] & (((!\PC[8]~DUPLICATE_q ) # (\imem~5_combout )))) # (PC[2] & (\imem~7_combout  & ((\PC[8]~DUPLICATE_q )))) ) 
// ) ) # ( !\imem~6_combout  & ( !\imem~8_combout  & ( (\PC[8]~DUPLICATE_q  & ((!PC[2] & ((\imem~5_combout ))) # (PC[2] & (\imem~7_combout )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\imem~7_combout ),
	.datac(!\imem~5_combout ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N24
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \imem~0_combout  & ( \imem~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~0_combout ),
	.dataf(!\imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h000000000000FFFF;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \IR[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[6] .is_wysiwyg = "true";
defparam \IR[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N27
cyclonev_lcell_comb \Selector79~0 (
// Equation(s):
// \Selector79~0_combout  = ( \Decoder1~0_combout  & ( IR[10] & ( (IR[6] & (!state[0] & state[3])) ) ) ) # ( !\Decoder1~0_combout  & ( IR[10] & ( (!state[0] & ((!state[3] & (!IR[2])) # (state[3] & ((IR[6]))))) ) ) ) # ( \Decoder1~0_combout  & ( !IR[10] & ( 
// (!state[0] & ((!state[3]) # (IR[6]))) ) ) ) # ( !\Decoder1~0_combout  & ( !IR[10] & ( (!state[0] & ((!state[3] & (!IR[2])) # (state[3] & ((IR[6]))))) ) ) )

	.dataa(!IR[2]),
	.datab(!IR[6]),
	.datac(!state[0]),
	.datad(!state[3]),
	.datae(!\Decoder1~0_combout ),
	.dataf(!IR[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector79~0 .extended_lut = "off";
defparam \Selector79~0 .lut_mask = 64'hA030F030A0300030;
defparam \Selector79~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \Selector79~1 (
// Equation(s):
// \Selector79~1_combout  = ( !state[2] & ( (!state[1] & (!IR[2] & (!state[3] $ (((state[0])))))) # (state[1] & ((!state[3] & ((!state[0] & ((IR[6]))) # (state[0] & (!IR[2])))) # (state[3] & (!IR[2])))) ) ) # ( state[2] & ( (!state[1] & 
// (((\Selector79~0_combout )))) # (state[1] & (((IR[6] & (!state[3] $ (state[0])))))) ) )

	.dataa(!state[3]),
	.datab(!state[1]),
	.datac(!\Selector79~0_combout ),
	.datad(!IR[6]),
	.datae(!state[2]),
	.dataf(!state[0]),
	.datag(!IR[2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector79~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector79~1 .extended_lut = "on";
defparam \Selector79~1 .lut_mask = 64'h90B20C2E70700C1D;
defparam \Selector79~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \regs~634 (
// Equation(s):
// \regs~634_combout  = ( !\Selector79~1_combout  & ( (!\Selector80~1_combout  & (\Selector82~1_combout  & (!\Selector81~1_combout  & \Selector78~1_combout ))) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector82~1_combout ),
	.datac(!\Selector81~1_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(gnd),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~634 .extended_lut = "off";
defparam \regs~634 .lut_mask = 64'h0020002000000000;
defparam \regs~634 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N56
dffeas \regs~261 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~261 .is_wysiwyg = "true";
defparam \regs~261 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N42
cyclonev_lcell_comb \regs~133feeder (
// Equation(s):
// \regs~133feeder_combout  = ( \memin[5]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~133feeder .extended_lut = "off";
defparam \regs~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N30
cyclonev_lcell_comb \regs~633 (
// Equation(s):
// \regs~633_combout  = ( \Selector79~1_combout  & ( (!\Selector81~1_combout  & (!\Selector80~1_combout  & (!\Selector78~1_combout  & \Selector82~1_combout ))) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\Selector80~1_combout ),
	.datac(!\Selector78~1_combout ),
	.datad(!\Selector82~1_combout ),
	.datae(gnd),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~633 .extended_lut = "off";
defparam \regs~633 .lut_mask = 64'h0000000000800080;
defparam \regs~633 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N44
dffeas \regs~133 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~133 .is_wysiwyg = "true";
defparam \regs~133 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \regs~635 (
// Equation(s):
// \regs~635_combout  = ( \Selector82~1_combout  & ( \Selector78~1_combout  & ( (\Selector79~1_combout  & (!\Selector81~1_combout  & !\Selector80~1_combout )) ) ) )

	.dataa(!\Selector79~1_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\Selector80~1_combout ),
	.datad(gnd),
	.datae(!\Selector82~1_combout ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~635 .extended_lut = "off";
defparam \regs~635 .lut_mask = 64'h0000000000004040;
defparam \regs~635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \regs~389 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~389 .is_wysiwyg = "true";
defparam \regs~389 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N12
cyclonev_lcell_comb \regs~5feeder (
// Equation(s):
// \regs~5feeder_combout  = ( \memin[5]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~5feeder .extended_lut = "off";
defparam \regs~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \regs~632 (
// Equation(s):
// \regs~632_combout  = ( !\Selector79~1_combout  & ( (!\Selector80~1_combout  & (\Selector82~1_combout  & (!\Selector81~1_combout  & !\Selector78~1_combout ))) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector82~1_combout ),
	.datac(!\Selector81~1_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(gnd),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~632 .extended_lut = "off";
defparam \regs~632 .lut_mask = 64'h2000200000000000;
defparam \regs~632 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N14
dffeas \regs~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~5 .is_wysiwyg = "true";
defparam \regs~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \regs~542 (
// Equation(s):
// \regs~542_combout  = ( \Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~389_q  ) ) ) # ( !\Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~261_q  ) ) ) # ( \Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~133_q  ) ) ) # ( 
// !\Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~5_q  ) ) )

	.dataa(!\regs~261_q ),
	.datab(!\regs~133_q ),
	.datac(!\regs~389_q ),
	.datad(!\regs~5_q ),
	.datae(!\Selector79~1_combout ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~542 .extended_lut = "off";
defparam \regs~542 .lut_mask = 64'h00FF333355550F0F;
defparam \regs~542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \regs~642 (
// Equation(s):
// \regs~642_combout  = ( \Selector78~1_combout  & ( !\Selector79~1_combout  & ( (\Selector82~1_combout  & (\Selector80~1_combout  & !\Selector81~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Selector82~1_combout ),
	.datac(!\Selector80~1_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~642 .extended_lut = "off";
defparam \regs~642 .lut_mask = 64'h0000030000000000;
defparam \regs~642 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N34
dffeas \regs~325 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~325 .is_wysiwyg = "true";
defparam \regs~325 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N51
cyclonev_lcell_comb \regs~640 (
// Equation(s):
// \regs~640_combout  = ( \Selector82~1_combout  & ( !\Selector79~1_combout  & ( (\Selector80~1_combout  & (!\Selector81~1_combout  & !\Selector78~1_combout )) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\Selector78~1_combout ),
	.datad(gnd),
	.datae(!\Selector82~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~640 .extended_lut = "off";
defparam \regs~640 .lut_mask = 64'h0000404000000000;
defparam \regs~640 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \regs~69 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~69 .is_wysiwyg = "true";
defparam \regs~69 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N48
cyclonev_lcell_comb \regs~197feeder (
// Equation(s):
// \regs~197feeder_combout  = ( \memin[5]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~197feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~197feeder .extended_lut = "off";
defparam \regs~197feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~197feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \regs~641 (
// Equation(s):
// \regs~641_combout  = ( !\Selector78~1_combout  & ( !\Selector81~1_combout  & ( (\Selector80~1_combout  & (\Selector82~1_combout  & \Selector79~1_combout )) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector82~1_combout ),
	.datac(!\Selector79~1_combout ),
	.datad(gnd),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~641 .extended_lut = "off";
defparam \regs~641 .lut_mask = 64'h0101000000000000;
defparam \regs~641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N50
dffeas \regs~197 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~197 .is_wysiwyg = "true";
defparam \regs~197 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N39
cyclonev_lcell_comb \regs~643 (
// Equation(s):
// \regs~643_combout  = ( \Selector78~1_combout  & ( (\Selector82~1_combout  & (\Selector79~1_combout  & (!\Selector81~1_combout  & \Selector80~1_combout ))) ) )

	.dataa(!\Selector82~1_combout ),
	.datab(!\Selector79~1_combout ),
	.datac(!\Selector81~1_combout ),
	.datad(!\Selector80~1_combout ),
	.datae(gnd),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~643 .extended_lut = "off";
defparam \regs~643 .lut_mask = 64'h0000000000100010;
defparam \regs~643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N2
dffeas \regs~453 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~453 .is_wysiwyg = "true";
defparam \regs~453 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N0
cyclonev_lcell_comb \regs~544 (
// Equation(s):
// \regs~544_combout  = ( \regs~453_q  & ( \Selector79~1_combout  & ( (\regs~197_q ) # (\Selector78~1_combout ) ) ) ) # ( !\regs~453_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & \regs~197_q ) ) ) ) # ( \regs~453_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~69_q ))) # (\Selector78~1_combout  & (\regs~325_q )) ) ) ) # ( !\regs~453_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~69_q ))) # (\Selector78~1_combout  & (\regs~325_q )) ) ) )

	.dataa(!\regs~325_q ),
	.datab(!\regs~69_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~197_q ),
	.datae(!\regs~453_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~544 .extended_lut = "off";
defparam \regs~544 .lut_mask = 64'h3535353500F00FFF;
defparam \regs~544 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N52
dffeas \regs~101 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~101 .is_wysiwyg = "true";
defparam \regs~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N36
cyclonev_lcell_comb \regs~647 (
// Equation(s):
// \regs~647_combout  = ( \Selector78~1_combout  & ( (\Selector82~1_combout  & (\Selector79~1_combout  & (\Selector80~1_combout  & \Selector81~1_combout ))) ) )

	.dataa(!\Selector82~1_combout ),
	.datab(!\Selector79~1_combout ),
	.datac(!\Selector80~1_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(gnd),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~647 .extended_lut = "off";
defparam \regs~647 .lut_mask = 64'h0000000000010001;
defparam \regs~647 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \regs~485 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~485 .is_wysiwyg = "true";
defparam \regs~485 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N48
cyclonev_lcell_comb \regs~645 (
// Equation(s):
// \regs~645_combout  = ( \Selector79~1_combout  & ( \Selector80~1_combout  & ( (\Selector81~1_combout  & (\Selector82~1_combout  & !\Selector78~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Selector81~1_combout ),
	.datac(!\Selector82~1_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\Selector79~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~645 .extended_lut = "off";
defparam \regs~645 .lut_mask = 64'h0000000000000300;
defparam \regs~645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N49
dffeas \regs~229 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~229 .is_wysiwyg = "true";
defparam \regs~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N30
cyclonev_lcell_comb \regs~646 (
// Equation(s):
// \regs~646_combout  = ( \Selector78~1_combout  & ( !\Selector79~1_combout  & ( (\Selector80~1_combout  & (\Selector81~1_combout  & \Selector82~1_combout )) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\Selector82~1_combout ),
	.datad(gnd),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~646 .extended_lut = "off";
defparam \regs~646 .lut_mask = 64'h0000010100000000;
defparam \regs~646 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N2
dffeas \regs~357 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~357 .is_wysiwyg = "true";
defparam \regs~357 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N0
cyclonev_lcell_comb \regs~545 (
// Equation(s):
// \regs~545_combout  = ( \regs~357_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout ) # (\regs~485_q ) ) ) ) # ( !\regs~357_q  & ( \Selector78~1_combout  & ( (\Selector79~1_combout  & \regs~485_q ) ) ) ) # ( \regs~357_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & (\regs~101_q )) # (\Selector79~1_combout  & ((\regs~229_q ))) ) ) ) # ( !\regs~357_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~101_q )) # (\Selector79~1_combout  & ((\regs~229_q ))) ) ) )

	.dataa(!\regs~101_q ),
	.datab(!\Selector79~1_combout ),
	.datac(!\regs~485_q ),
	.datad(!\regs~229_q ),
	.datae(!\regs~357_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~545 .extended_lut = "off";
defparam \regs~545 .lut_mask = 64'h447744770303CFCF;
defparam \regs~545 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N33
cyclonev_lcell_comb \regs~636 (
// Equation(s):
// \regs~636_combout  = ( !\Selector79~1_combout  & ( (\Selector81~1_combout  & (!\Selector80~1_combout  & (\Selector82~1_combout  & !\Selector78~1_combout ))) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\Selector80~1_combout ),
	.datac(!\Selector82~1_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(gnd),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~636 .extended_lut = "off";
defparam \regs~636 .lut_mask = 64'h0400040000000000;
defparam \regs~636 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N29
dffeas \regs~37 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~37 .is_wysiwyg = "true";
defparam \regs~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \regs~638 (
// Equation(s):
// \regs~638_combout  = ( \Selector82~1_combout  & ( !\Selector79~1_combout  & ( (!\Selector80~1_combout  & (\Selector81~1_combout  & \Selector78~1_combout )) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(gnd),
	.datad(!\Selector78~1_combout ),
	.datae(!\Selector82~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~638 .extended_lut = "off";
defparam \regs~638 .lut_mask = 64'h0000002200000000;
defparam \regs~638 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \regs~293 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~293 .is_wysiwyg = "true";
defparam \regs~293 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N54
cyclonev_lcell_comb \regs~639 (
// Equation(s):
// \regs~639_combout  = ( !\Selector80~1_combout  & ( \Selector82~1_combout  & ( (\Selector79~1_combout  & (\Selector78~1_combout  & \Selector81~1_combout )) ) ) )

	.dataa(!\Selector79~1_combout ),
	.datab(gnd),
	.datac(!\Selector78~1_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\Selector82~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~639 .extended_lut = "off";
defparam \regs~639 .lut_mask = 64'h0000000000050000;
defparam \regs~639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N5
dffeas \regs~421 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~421 .is_wysiwyg = "true";
defparam \regs~421 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N9
cyclonev_lcell_comb \regs~637 (
// Equation(s):
// \regs~637_combout  = ( \Selector82~1_combout  & ( \Selector79~1_combout  & ( (!\Selector80~1_combout  & (\Selector81~1_combout  & !\Selector78~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Selector80~1_combout ),
	.datac(!\Selector81~1_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\Selector82~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~637 .extended_lut = "off";
defparam \regs~637 .lut_mask = 64'h0000000000000C00;
defparam \regs~637 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N41
dffeas \regs~165 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~165 .is_wysiwyg = "true";
defparam \regs~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N39
cyclonev_lcell_comb \regs~543 (
// Equation(s):
// \regs~543_combout  = ( \regs~165_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~293_q )) # (\Selector79~1_combout  & ((\regs~421_q ))) ) ) ) # ( !\regs~165_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~293_q )) # 
// (\Selector79~1_combout  & ((\regs~421_q ))) ) ) ) # ( \regs~165_q  & ( !\Selector78~1_combout  & ( (\Selector79~1_combout ) # (\regs~37_q ) ) ) ) # ( !\regs~165_q  & ( !\Selector78~1_combout  & ( (\regs~37_q  & !\Selector79~1_combout ) ) ) )

	.dataa(!\regs~37_q ),
	.datab(!\Selector79~1_combout ),
	.datac(!\regs~293_q ),
	.datad(!\regs~421_q ),
	.datae(!\regs~165_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~543 .extended_lut = "off";
defparam \regs~543 .lut_mask = 64'h444477770C3F0C3F;
defparam \regs~543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N18
cyclonev_lcell_comb \regs~546 (
// Equation(s):
// \regs~546_combout  = ( \regs~545_combout  & ( \regs~543_combout  & ( ((!\Selector80~1_combout  & (\regs~542_combout )) # (\Selector80~1_combout  & ((\regs~544_combout )))) # (\Selector81~1_combout ) ) ) ) # ( !\regs~545_combout  & ( \regs~543_combout  & ( 
// (!\Selector80~1_combout  & (((\regs~542_combout )) # (\Selector81~1_combout ))) # (\Selector80~1_combout  & (!\Selector81~1_combout  & ((\regs~544_combout )))) ) ) ) # ( \regs~545_combout  & ( !\regs~543_combout  & ( (!\Selector80~1_combout  & 
// (!\Selector81~1_combout  & (\regs~542_combout ))) # (\Selector80~1_combout  & (((\regs~544_combout )) # (\Selector81~1_combout ))) ) ) ) # ( !\regs~545_combout  & ( !\regs~543_combout  & ( (!\Selector81~1_combout  & ((!\Selector80~1_combout  & 
// (\regs~542_combout )) # (\Selector80~1_combout  & ((\regs~544_combout ))))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~542_combout ),
	.datad(!\regs~544_combout ),
	.datae(!\regs~545_combout ),
	.dataf(!\regs~543_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~546 .extended_lut = "off";
defparam \regs~546 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regs~546 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \A[5]~feeder (
// Equation(s):
// \A[5]~feeder_combout  = ( \memin[5]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A[5]~feeder .extended_lut = "off";
defparam \A[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \A[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N44
dffeas \A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\A[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \A[5] .is_wysiwyg = "true";
defparam \A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N53
dffeas \B[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \B[5] .is_wysiwyg = "true";
defparam \B[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \ALUout~5 (
// Equation(s):
// \ALUout~5_combout  = ( B[5] & ( A[5] ) )

	.dataa(gnd),
	.datab(!A[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~5 .extended_lut = "off";
defparam \ALUout~5 .lut_mask = 64'h0000000033333333;
defparam \ALUout~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N47
dffeas \B[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \B[4] .is_wysiwyg = "true";
defparam \B[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N14
dffeas \A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \A[4] .is_wysiwyg = "true";
defparam \A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N59
dffeas \B[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_131 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \B[0] .is_wysiwyg = "true";
defparam \B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N58
dffeas \B[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_131 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~DUPLICATE .is_wysiwyg = "true";
defparam \B[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N33
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( A[0] & ( (!ALUfunc[0] & ((!\B[0]~DUPLICATE_q ) # (ALUfunc[1]))) # (ALUfunc[0] & (!ALUfunc[1] $ (!\B[0]~DUPLICATE_q ))) ) ) # ( !A[0] & ( (\B[0]~DUPLICATE_q  & ((!ALUfunc[0]) # (ALUfunc[1]))) ) )

	.dataa(gnd),
	.datab(!ALUfunc[0]),
	.datac(!ALUfunc[1]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'h00CF00CFCF3CCF3C;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N36
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( A[0] & ( (!ALUfunc[1] & ((!\B[0]~DUPLICATE_q ))) # (ALUfunc[1] & (ALUfunc[0] & \B[0]~DUPLICATE_q )) ) ) # ( !A[0] & ( (!ALUfunc[1] & ((\B[0]~DUPLICATE_q ) # (ALUfunc[0]))) # (ALUfunc[1] & ((!\B[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!ALUfunc[0]),
	.datac(!ALUfunc[1]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'h3FF03FF0F003F003;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N36
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( A[0] & ( (!B[0] & !B[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[0]),
	.datad(!B[1]),
	.datae(gnd),
	.dataf(!A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h00000000F000F000;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N0
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( PC[2] ) + ( VCC ) + ( !VCC ))
// \Add0~6  = CARRY(( PC[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N3
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( \PC[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N6
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~22  = CARRY(( \PC[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N9
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N12
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N15
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( PC[7] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N18
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( !\PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~38  = CARRY(( !\PC[8]~DUPLICATE_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N21
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N24
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( \PC[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N49
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~6_combout  = ( !\memin[10]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N37
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N51
cyclonev_lcell_comb \dmem~84 (
// Equation(s):
// \dmem~84_combout  = ( !\memin[10]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~84 .extended_lut = "off";
defparam \dmem~84 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( PC[2] & ( \PC[3]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & ((!PC[7] & (!\PC[4]~DUPLICATE_q  $ (\PC[6]~DUPLICATE_q ))) # (PC[7] & (!\PC[4]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( \PC[3]~DUPLICATE_q  & ( (PC[7] & 
// ((!\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & 
// (\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (((\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & ((!PC[7] & (!\PC[6]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q ))) # 
// (PC[7] & (!\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h2C12820851010086;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( PC[9] & ( (!PC[7] & (\imem~91_combout  & \imem~1_combout )) ) ) # ( !PC[9] & ( (\imem~98_combout  & \imem~1_combout ) ) )

	.dataa(!\imem~98_combout ),
	.datab(!PC[7]),
	.datac(!\imem~91_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h00550055000C000C;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N20
dffeas \IR[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~99_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[17] .is_wysiwyg = "true";
defparam \IR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N30
cyclonev_lcell_comb \Dr4xoff~0 (
// Equation(s):
// \Dr4xoff~0_combout  = ( state[4] & ( (!state[3] & (state[1] & (!state[2] & !state[0]))) ) ) # ( !state[4] & ( (state[3] & (!state[1] & (state[2] & state[0]))) ) )

	.dataa(!state[3]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Dr4xoff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Dr4xoff~0 .extended_lut = "off";
defparam \Dr4xoff~0 .lut_mask = 64'h0004000420002000;
defparam \Dr4xoff~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N18
cyclonev_lcell_comb \memin[11]~43 (
// Equation(s):
// \memin[11]~43_combout  = ( \DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (!IR[17] & (IR[19] & ((!PC[11]) # (!\DrPC~0_combout )))) ) ) ) # ( !\DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (!IR[17] & ((!PC[11]) # (!\DrPC~0_combout ))) ) ) ) # ( 
// \DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (IR[19] & ((!PC[11]) # (!\DrPC~0_combout ))) ) ) ) # ( !\DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (!PC[11]) # (!\DrPC~0_combout ) ) ) )

	.dataa(!PC[11]),
	.datab(!IR[17]),
	.datac(!IR[19]),
	.datad(!\DrPC~0_combout ),
	.datae(!\DrOff~0_combout ),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~43 .extended_lut = "off";
defparam \memin[11]~43 .lut_mask = 64'hFFAA0F0ACC880C08;
defparam \memin[11]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~5_combout  = ( !\memin[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N50
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N27
cyclonev_lcell_comb \dmem~83 (
// Equation(s):
// \dmem~83_combout  = ( !\memin[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~83 .extended_lut = "off";
defparam \dmem~83 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N48
cyclonev_lcell_comb \Decoder6~0 (
// Equation(s):
// \Decoder6~0_combout  = ( state[3] & ( (!state[4] & (!state[1] & (!state[2] & state[0]))) ) )

	.dataa(!state[4]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder6~0 .extended_lut = "off";
defparam \Decoder6~0 .lut_mask = 64'h0000000000800080;
defparam \Decoder6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N53
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N33
cyclonev_lcell_comb \memin[29]~112_Duplicate_184 (
// Equation(s):
// \memin[29]~112_Duplicate_185  = ( \memin[29]~111_combout  & ( \Selector2~0_combout  & ( ((\memin[0]~0_combout  & \regs~677_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( \Selector2~0_combout  ) ) # ( \memin[29]~111_combout  & 
// ( !\Selector2~0_combout  & ( (\memin[0]~0_combout  & \regs~677_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( !\Selector2~0_combout  ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(gnd),
	.datad(!\regs~677_combout ),
	.datae(!\memin[29]~111_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_185 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_184 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_184 .lut_mask = 64'hFFFF0055FFFF3377;
defparam \memin[29]~112_Duplicate_184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N35
dffeas \regs~61 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~112_Duplicate_185 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~61 .is_wysiwyg = "true";
defparam \regs~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N51
cyclonev_lcell_comb \memin[29]~112_Duplicate_178 (
// Equation(s):
// \memin[29]~112_Duplicate_179  = ( \Selector2~0_combout  & ( ((!\memin[29]~111_combout ) # ((\memin[0]~0_combout  & \regs~677_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector2~0_combout  & ( (!\memin[29]~111_combout ) # ((\memin[0]~0_combout  & 
// \regs~677_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~677_combout ),
	.datad(!\memin[29]~111_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_179 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_178 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_178 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \memin[29]~112_Duplicate_178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N54
cyclonev_lcell_comb \regs~189feeder (
// Equation(s):
// \regs~189feeder_combout  = ( \memin[29]~112_Duplicate_179  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~112_Duplicate_179 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~189feeder .extended_lut = "off";
defparam \regs~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y19_N55
dffeas \regs~189 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~189 .is_wysiwyg = "true";
defparam \regs~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N51
cyclonev_lcell_comb \memin[29]~112_Duplicate_355 (
// Equation(s):
// \memin[29]~112_Duplicate_356  = ( \memin[29]~111_combout  & ( \Selector2~0_combout  & ( ((\memin[0]~0_combout  & \regs~677_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( \Selector2~0_combout  ) ) # ( \memin[29]~111_combout  & 
// ( !\Selector2~0_combout  & ( (\memin[0]~0_combout  & \regs~677_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( !\Selector2~0_combout  ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\regs~677_combout ),
	.datac(gnd),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[29]~111_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_356 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_355 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_355 .lut_mask = 64'hFFFF1111FFFF11FF;
defparam \memin[29]~112_Duplicate_355 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N6
cyclonev_lcell_comb \regs~317feeder (
// Equation(s):
// \regs~317feeder_combout  = ( \memin[29]~112_Duplicate_356  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~112_Duplicate_356 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~317feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~317feeder .extended_lut = "off";
defparam \regs~317feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~317feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N8
dffeas \regs~317 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~317 .is_wysiwyg = "true";
defparam \regs~317 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N12
cyclonev_lcell_comb \memin[29]~112_Duplicate_316 (
// Equation(s):
// \memin[29]~112_Duplicate_317  = ( \memin[0]~0_combout  & ( \regs~677_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~677_combout  & ( (!\memin[29]~111_combout ) # ((\Selector2~0_combout  & \Selector75~0_combout )) ) ) ) # ( \memin[0]~0_combout  & ( 
// !\regs~677_combout  & ( (!\memin[29]~111_combout ) # ((\Selector2~0_combout  & \Selector75~0_combout )) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~677_combout  & ( (!\memin[29]~111_combout ) # ((\Selector2~0_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\memin[29]~111_combout ),
	.datab(!\Selector2~0_combout ),
	.datac(gnd),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~677_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_317 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_316 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_316 .lut_mask = 64'hAABBAABBAABBFFFF;
defparam \memin[29]~112_Duplicate_316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y22_N8
dffeas \regs~445 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_Duplicate_317 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~445 .is_wysiwyg = "true";
defparam \regs~445 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N6
cyclonev_lcell_comb \regs~674 (
// Equation(s):
// \regs~674_combout  = ( \regs~445_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~189_q ) ) ) ) # ( !\regs~445_q  & ( \Selector79~1_combout  & ( (\regs~189_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~445_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~61_q )) # (\Selector78~1_combout  & ((\regs~317_q ))) ) ) ) # ( !\regs~445_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~61_q )) # (\Selector78~1_combout  & ((\regs~317_q ))) ) ) )

	.dataa(!\regs~61_q ),
	.datab(!\regs~189_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~317_q ),
	.datae(!\regs~445_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~674 .extended_lut = "off";
defparam \regs~674 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~674 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \memin[29]~112_Duplicate_623 (
// Equation(s):
// \memin[29]~112_Duplicate_624  = ( \memin[29]~111_combout  & ( (!\regs~677_combout  & (\Selector75~0_combout  & (\Selector2~0_combout ))) # (\regs~677_combout  & (((\Selector75~0_combout  & \Selector2~0_combout )) # (\memin[0]~0_combout ))) ) ) # ( 
// !\memin[29]~111_combout  )

	.dataa(!\regs~677_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector2~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[29]~111_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_624 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_623 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_623 .lut_mask = 64'hFFFF0357FFFF0357;
defparam \memin[29]~112_Duplicate_623 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \regs~29feeder (
// Equation(s):
// \regs~29feeder_combout  = ( \memin[29]~112_Duplicate_624  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~112_Duplicate_624 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~29feeder .extended_lut = "off";
defparam \regs~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \regs~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~29 .is_wysiwyg = "true";
defparam \regs~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \regs~285 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~112_Duplicate_624 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~285 .is_wysiwyg = "true";
defparam \regs~285 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N18
cyclonev_lcell_comb \memin[29]~112_Duplicate_186 (
// Equation(s):
// \memin[29]~112_Duplicate_187  = ( \regs~677_combout  & ( \Selector2~0_combout  & ( (!\memin[29]~111_combout ) # ((\Selector75~0_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~677_combout  & ( \Selector2~0_combout  & ( (!\memin[29]~111_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~677_combout  & ( !\Selector2~0_combout  & ( (!\memin[29]~111_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~677_combout  & ( !\Selector2~0_combout  & ( !\memin[29]~111_combout  ) ) )

	.dataa(!\memin[29]~111_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(gnd),
	.datae(!\regs~677_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_187 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_186 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_186 .lut_mask = 64'hAAAABBBBAFAFBFBF;
defparam \memin[29]~112_Duplicate_186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \regs~157 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~112_Duplicate_187 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~157 .is_wysiwyg = "true";
defparam \regs~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N2
dffeas \regs~413 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_Duplicate_317 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~413 .is_wysiwyg = "true";
defparam \regs~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N0
cyclonev_lcell_comb \regs~673 (
// Equation(s):
// \regs~673_combout  = ( \regs~413_q  & ( \Selector79~1_combout  & ( (\regs~157_q ) # (\Selector78~1_combout ) ) ) ) # ( !\regs~413_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & \regs~157_q ) ) ) ) # ( \regs~413_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~29_q )) # (\Selector78~1_combout  & ((\regs~285_q ))) ) ) ) # ( !\regs~413_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~29_q )) # (\Selector78~1_combout  & ((\regs~285_q ))) ) ) )

	.dataa(!\regs~29_q ),
	.datab(!\regs~285_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~157_q ),
	.datae(!\regs~413_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~673 .extended_lut = "off";
defparam \regs~673 .lut_mask = 64'h5353535300F00FFF;
defparam \regs~673 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \regs~381 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~381 .is_wysiwyg = "true";
defparam \regs~381 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N0
cyclonev_lcell_comb \memin[29]~112_Duplicate_318 (
// Equation(s):
// \memin[29]~112_Duplicate_319  = ( \memin[29]~111_combout  & ( \Selector2~0_combout  & ( ((\regs~677_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( \Selector2~0_combout  ) ) # ( \memin[29]~111_combout  & 
// ( !\Selector2~0_combout  & ( (\regs~677_combout  & \memin[0]~0_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( !\Selector2~0_combout  ) )

	.dataa(gnd),
	.datab(!\regs~677_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[29]~111_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_319 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_318 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_318 .lut_mask = 64'hFFFF0033FFFF0F3F;
defparam \memin[29]~112_Duplicate_318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N48
cyclonev_lcell_comb \regs~125feeder (
// Equation(s):
// \regs~125feeder_combout  = ( \memin[29]~112_Duplicate_319  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[29]~112_Duplicate_319 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~125feeder .extended_lut = "off";
defparam \regs~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N49
dffeas \regs~125 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~125 .is_wysiwyg = "true";
defparam \regs~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N42
cyclonev_lcell_comb \memin[29]~112_Duplicate_239 (
// Equation(s):
// \memin[29]~112_Duplicate_240  = ( \memin[29]~111_combout  & ( \Selector2~0_combout  & ( ((\memin[0]~0_combout  & \regs~677_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( \Selector2~0_combout  ) ) # ( \memin[29]~111_combout  & 
// ( !\Selector2~0_combout  & ( (\memin[0]~0_combout  & \regs~677_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( !\Selector2~0_combout  ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~677_combout ),
	.datae(!\memin[29]~111_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_240 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_239 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_239 .lut_mask = 64'hFFFF000FFFFF555F;
defparam \memin[29]~112_Duplicate_239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N43
dffeas \regs~253 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~112_Duplicate_240 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~253 .is_wysiwyg = "true";
defparam \regs~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N32
dffeas \regs~509 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~509 .is_wysiwyg = "true";
defparam \regs~509 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N30
cyclonev_lcell_comb \regs~676 (
// Equation(s):
// \regs~676_combout  = ( \regs~509_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~253_q ) ) ) ) # ( !\regs~509_q  & ( \Selector79~1_combout  & ( (\regs~253_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~509_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~125_q ))) # (\Selector78~1_combout  & (\regs~381_q )) ) ) ) # ( !\regs~509_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~125_q ))) # (\Selector78~1_combout  & (\regs~381_q )) ) ) )

	.dataa(!\regs~381_q ),
	.datab(!\regs~125_q ),
	.datac(!\regs~253_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~509_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~676 .extended_lut = "off";
defparam \regs~676 .lut_mask = 64'h335533550F000FFF;
defparam \regs~676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N9
cyclonev_lcell_comb \memin[29]~112_Duplicate_288 (
// Equation(s):
// \memin[29]~112_Duplicate_289  = ( \memin[29]~111_combout  & ( (!\Selector75~0_combout  & (\memin[0]~0_combout  & (\regs~677_combout ))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~677_combout )) # (\Selector2~0_combout ))) ) ) # ( 
// !\memin[29]~111_combout  )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~677_combout ),
	.datad(!\Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\memin[29]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_289 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_288 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_288 .lut_mask = 64'hFFFFFFFF03570357;
defparam \memin[29]~112_Duplicate_288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N10
dffeas \regs~93 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~112_Duplicate_289 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~93 .is_wysiwyg = "true";
defparam \regs~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \regs~477 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~112_Duplicate_317 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~477 .is_wysiwyg = "true";
defparam \regs~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \regs~221 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~221 .is_wysiwyg = "true";
defparam \regs~221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N48
cyclonev_lcell_comb \memin[29]~112_Duplicate_365 (
// Equation(s):
// \memin[29]~112_Duplicate_366  = ( \Selector2~0_combout  & ( (!\memin[29]~111_combout ) # (((\regs~677_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) # ( !\Selector2~0_combout  & ( (!\memin[29]~111_combout ) # ((\regs~677_combout  & 
// \memin[0]~0_combout )) ) )

	.dataa(!\memin[29]~111_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~677_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_366 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_365 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_365 .lut_mask = 64'hAAAFAAAFBBBFBBBF;
defparam \memin[29]~112_Duplicate_365 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N37
dffeas \regs~349 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_Duplicate_366 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~349 .is_wysiwyg = "true";
defparam \regs~349 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N18
cyclonev_lcell_comb \regs~675 (
// Equation(s):
// \regs~675_combout  = ( \Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~477_q  ) ) ) # ( !\Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~221_q  ) ) ) # ( \Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~349_q  ) ) ) # ( 
// !\Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~93_q  ) ) )

	.dataa(!\regs~93_q ),
	.datab(!\regs~477_q ),
	.datac(!\regs~221_q ),
	.datad(!\regs~349_q ),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~675 .extended_lut = "off";
defparam \regs~675 .lut_mask = 64'h555500FF0F0F3333;
defparam \regs~675 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N24
cyclonev_lcell_comb \regs~677 (
// Equation(s):
// \regs~677_combout  = ( \Selector80~1_combout  & ( \regs~675_combout  & ( (!\Selector81~1_combout ) # (\regs~676_combout ) ) ) ) # ( !\Selector80~1_combout  & ( \regs~675_combout  & ( (!\Selector81~1_combout  & ((\regs~673_combout ))) # 
// (\Selector81~1_combout  & (\regs~674_combout )) ) ) ) # ( \Selector80~1_combout  & ( !\regs~675_combout  & ( (\Selector81~1_combout  & \regs~676_combout ) ) ) ) # ( !\Selector80~1_combout  & ( !\regs~675_combout  & ( (!\Selector81~1_combout  & 
// ((\regs~673_combout ))) # (\Selector81~1_combout  & (\regs~674_combout )) ) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\regs~674_combout ),
	.datac(!\regs~673_combout ),
	.datad(!\regs~676_combout ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\regs~675_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~677 .extended_lut = "off";
defparam \regs~677 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \regs~677 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \memin[29]~112 (
// Equation(s):
// \memin[29]~112_combout  = ( \Selector2~0_combout  & ( ((!\memin[29]~111_combout ) # ((\regs~677_combout  & \memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector2~0_combout  & ( (!\memin[29]~111_combout ) # ((\regs~677_combout  & 
// \memin[0]~0_combout )) ) )

	.dataa(!\regs~677_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[29]~111_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112 .extended_lut = "off";
defparam \memin[29]~112 .lut_mask = 64'hFF05FF05FF37FF37;
defparam \memin[29]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \regs~392feeder (
// Equation(s):
// \regs~392feeder_combout  = ( \memin[8]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~392feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~392feeder .extended_lut = "off";
defparam \regs~392feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~392feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N38
dffeas \regs~392 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~392 .is_wysiwyg = "true";
defparam \regs~392 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N44
dffeas \regs~488 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~488 .is_wysiwyg = "true";
defparam \regs~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \regs~456 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~456 .is_wysiwyg = "true";
defparam \regs~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N47
dffeas \regs~424 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~424 .is_wysiwyg = "true";
defparam \regs~424 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N12
cyclonev_lcell_comb \regs~570 (
// Equation(s):
// \regs~570_combout  = ( \Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~488_q  ) ) ) # ( !\Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~424_q  ) ) ) # ( \Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~456_q  ) ) ) # ( 
// !\Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~392_q  ) ) )

	.dataa(!\regs~392_q ),
	.datab(!\regs~488_q ),
	.datac(!\regs~456_q ),
	.datad(!\regs~424_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~570 .extended_lut = "off";
defparam \regs~570 .lut_mask = 64'h55550F0F00FF3333;
defparam \regs~570 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N56
dffeas \regs~72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~72 .is_wysiwyg = "true";
defparam \regs~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N53
dffeas \regs~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~8 .is_wysiwyg = "true";
defparam \regs~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N40
dffeas \regs~104 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~104 .is_wysiwyg = "true";
defparam \regs~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N49
dffeas \regs~40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40 .is_wysiwyg = "true";
defparam \regs~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N36
cyclonev_lcell_comb \regs~567 (
// Equation(s):
// \regs~567_combout  = ( \regs~40_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~72_q )) # (\Selector81~1_combout  & ((\regs~104_q ))) ) ) ) # ( !\regs~40_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~72_q )) # 
// (\Selector81~1_combout  & ((\regs~104_q ))) ) ) ) # ( \regs~40_q  & ( !\Selector80~1_combout  & ( (\regs~8_q ) # (\Selector81~1_combout ) ) ) ) # ( !\regs~40_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & \regs~8_q ) ) ) )

	.dataa(!\regs~72_q ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~8_q ),
	.datad(!\regs~104_q ),
	.datae(!\regs~40_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~567 .extended_lut = "off";
defparam \regs~567 .lut_mask = 64'h0C0C3F3F44774477;
defparam \regs~567 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \regs~264 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~264 .is_wysiwyg = "true";
defparam \regs~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N32
dffeas \regs~328 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~328 .is_wysiwyg = "true";
defparam \regs~328 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \regs~296feeder (
// Equation(s):
// \regs~296feeder_combout  = ( \memin[8]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~296feeder .extended_lut = "off";
defparam \regs~296feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N43
dffeas \regs~296 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~296 .is_wysiwyg = "true";
defparam \regs~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N7
dffeas \regs~360 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~360 .is_wysiwyg = "true";
defparam \regs~360 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N27
cyclonev_lcell_comb \regs~569 (
// Equation(s):
// \regs~569_combout  = ( \regs~360_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~328_q ) ) ) ) # ( !\regs~360_q  & ( \Selector80~1_combout  & ( (\regs~328_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~360_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~264_q )) # (\Selector81~1_combout  & ((\regs~296_q ))) ) ) ) # ( !\regs~360_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~264_q )) # (\Selector81~1_combout  & ((\regs~296_q ))) ) ) )

	.dataa(!\regs~264_q ),
	.datab(!\regs~328_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~296_q ),
	.datae(!\regs~360_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~569 .extended_lut = "off";
defparam \regs~569 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~569 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N28
dffeas \regs~200 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~200 .is_wysiwyg = "true";
defparam \regs~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N40
dffeas \regs~136 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~136 .is_wysiwyg = "true";
defparam \regs~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \regs~168 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~168 .is_wysiwyg = "true";
defparam \regs~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N40
dffeas \regs~232 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~232 .is_wysiwyg = "true";
defparam \regs~232 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \regs~568 (
// Equation(s):
// \regs~568_combout  = ( \regs~232_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~200_q ) ) ) ) # ( !\regs~232_q  & ( \Selector80~1_combout  & ( (\regs~200_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~232_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~136_q )) # (\Selector81~1_combout  & ((\regs~168_q ))) ) ) ) # ( !\regs~232_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~136_q )) # (\Selector81~1_combout  & ((\regs~168_q ))) ) ) )

	.dataa(!\regs~200_q ),
	.datab(!\regs~136_q ),
	.datac(!\regs~168_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~232_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~568 .extended_lut = "off";
defparam \regs~568 .lut_mask = 64'h330F330F550055FF;
defparam \regs~568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N30
cyclonev_lcell_comb \regs~571 (
// Equation(s):
// \regs~571_combout  = ( \regs~569_combout  & ( \regs~568_combout  & ( (!\Selector78~1_combout  & (((\Selector79~1_combout ) # (\regs~567_combout )))) # (\Selector78~1_combout  & (((!\Selector79~1_combout )) # (\regs~570_combout ))) ) ) ) # ( 
// !\regs~569_combout  & ( \regs~568_combout  & ( (!\Selector78~1_combout  & (((\Selector79~1_combout ) # (\regs~567_combout )))) # (\Selector78~1_combout  & (\regs~570_combout  & ((\Selector79~1_combout )))) ) ) ) # ( \regs~569_combout  & ( 
// !\regs~568_combout  & ( (!\Selector78~1_combout  & (((\regs~567_combout  & !\Selector79~1_combout )))) # (\Selector78~1_combout  & (((!\Selector79~1_combout )) # (\regs~570_combout ))) ) ) ) # ( !\regs~569_combout  & ( !\regs~568_combout  & ( 
// (!\Selector78~1_combout  & (((\regs~567_combout  & !\Selector79~1_combout )))) # (\Selector78~1_combout  & (\regs~570_combout  & ((\Selector79~1_combout )))) ) ) )

	.dataa(!\Selector78~1_combout ),
	.datab(!\regs~570_combout ),
	.datac(!\regs~567_combout ),
	.datad(!\Selector79~1_combout ),
	.datae(!\regs~569_combout ),
	.dataf(!\regs~568_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~571 .extended_lut = "off";
defparam \regs~571 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regs~571 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N20
dffeas \A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \A[8] .is_wysiwyg = "true";
defparam \A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N26
dffeas \B[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \B[8] .is_wysiwyg = "true";
defparam \B[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N27
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( ALUfunc[0] & ( !A[8] $ (B[8]) ) ) # ( !ALUfunc[0] & ( (!A[8] & !B[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[8]),
	.datad(!B[8]),
	.datae(gnd),
	.dataf(!ALUfunc[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'hF000F000F00FF00F;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \ALUout~9 (
// Equation(s):
// \ALUout~9_combout  = (B[8] & A[8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[8]),
	.datad(!A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~9 .extended_lut = "off";
defparam \ALUout~9 .lut_mask = 64'h000F000F000F000F;
defparam \ALUout~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N50
dffeas \B[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \B[7] .is_wysiwyg = "true";
defparam \B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N23
dffeas \A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \A[7] .is_wysiwyg = "true";
defparam \A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N35
dffeas \B[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[6]~DUPLICATE .is_wysiwyg = "true";
defparam \B[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N20
dffeas \A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \A[6] .is_wysiwyg = "true";
defparam \A[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N9
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !B[3] $ (A[3]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~2  = CARRY(( !B[3] $ (A[3]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~3  = SHARE((!B[3] & A[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !B[4] $ (A[4]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~30  = CARRY(( !B[4] $ (A[4]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~31  = SHARE((!B[4] & A[4]))

	.dataa(gnd),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h000000CC0000CC33;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N15
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !B[5] $ (A[5]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( !B[5] $ (A[5]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~27  = SHARE((!B[5] & A[5]))

	.dataa(!B[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h000000AA0000AA55;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N18
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !\B[6]~DUPLICATE_q  $ (A[6]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( !\B[6]~DUPLICATE_q  $ (A[6]) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~23  = SHARE((!\B[6]~DUPLICATE_q  & A[6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[6]~DUPLICATE_q ),
	.datad(!A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N21
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !B[7] $ (A[7]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( !B[7] $ (A[7]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~19  = SHARE((!B[7] & A[7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[7]),
	.datad(!A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N24
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !A[8] $ (B[8]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~46  = CARRY(( !A[8] $ (B[8]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~47  = SHARE((A[8] & !B[8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[8]),
	.datad(!B[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Add2~45_sumout  & ( (!ALUfunc[0]) # (!\ALUout~9_combout ) ) ) # ( !\Add2~45_sumout  & ( (ALUfunc[0] & !\ALUout~9_combout ) ) )

	.dataa(gnd),
	.datab(!ALUfunc[0]),
	.datac(!\ALUout~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h30303030FCFCFCFC;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N0
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( B[1] & ( B[0] & ( A[5] ) ) ) # ( !B[1] & ( B[0] & ( A[7] ) ) ) # ( B[1] & ( !B[0] & ( A[6] ) ) ) # ( !B[1] & ( !B[0] & ( A[8] ) ) )

	.dataa(!A[6]),
	.datab(!A[8]),
	.datac(!A[7]),
	.datad(!A[5]),
	.datae(!B[1]),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h333355550F0F00FF;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \A[4]~_Duplicate_14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[4]~_Duplicate_15 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[4]~_Duplicate_14 .is_wysiwyg = "true";
defparam \A[4]~_Duplicate_14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N42
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \B[0]~DUPLICATE_q  & ( A[1] & ( (A[3]) # (B[1]) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[1] & ( (!B[1] & (\A[4]~_Duplicate_15 )) # (B[1] & ((A[2]))) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[1] & ( (!B[1] & A[3]) ) ) ) # ( 
// !\B[0]~DUPLICATE_q  & ( !A[1] & ( (!B[1] & (\A[4]~_Duplicate_15 )) # (B[1] & ((A[2]))) ) ) )

	.dataa(!\A[4]~_Duplicate_15 ),
	.datab(!B[1]),
	.datac(!A[2]),
	.datad(!A[3]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h474700CC474733FF;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N54
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( \ShiftLeft0~17_combout  & ( (!B[3] & (((\ShiftLeft0~28_combout )) # (\B[2]~DUPLICATE_q ))) # (B[3] & (!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~7_combout )))) ) ) # ( !\ShiftLeft0~17_combout  & ( (!\B[2]~DUPLICATE_q  & ((!B[3] & 
// (\ShiftLeft0~28_combout )) # (B[3] & ((\ShiftLeft0~7_combout ))))) ) )

	.dataa(!B[3]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N42
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( !\ShiftRight0~6_combout  & ( (\ShiftLeft0~29_combout  & !B[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h0F000F0000000000;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N34
dffeas \B[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \B[6] .is_wysiwyg = "true";
defparam \B[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N43
dffeas \A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\A[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~14  = CARRY(( B[0] ) + ( A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!A[0]),
	.datac(gnd),
	.datad(!B[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N3
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( B[1] ) + ( A[1] ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( B[1] ) + ( A[1] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[1]),
	.datad(!B[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( B[2] ) + ( A[2] ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( B[2] ) + ( A[2] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[2]),
	.datad(!B[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N9
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( B[3] ) + ( A[3] ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( B[3] ) + ( A[3] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[3]),
	.datad(!B[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N12
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( A[4] ) + ( B[4] ) + ( \Add1~2  ))
// \Add1~30  = CARRY(( A[4] ) + ( B[4] ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[4]),
	.datad(!A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N15
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \A[5]~DUPLICATE_q  ) + ( B[5] ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( \A[5]~DUPLICATE_q  ) + ( B[5] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[5]),
	.datad(!\A[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( B[6] ) + ( A[6] ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( B[6] ) + ( A[6] ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[6]),
	.datad(!B[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N21
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( A[7] ) + ( B[7] ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( A[7] ) + ( B[7] ) + ( \Add1~22  ))

	.dataa(!B[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( B[8] ) + ( A[8] ) + ( \Add1~18  ))
// \Add1~46  = CARRY(( B[8] ) + ( A[8] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!A[8]),
	.datac(gnd),
	.datad(!B[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N52
dffeas \A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \A[31] .is_wysiwyg = "true";
defparam \A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N37
dffeas \A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_Duplicate_139 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \A[29] .is_wysiwyg = "true";
defparam \A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N8
dffeas \A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \A[28] .is_wysiwyg = "true";
defparam \A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \memin[15]~59 (
// Equation(s):
// \memin[15]~59_combout  = ( IR[23] & ( (\Dr4xoff~0_combout  & !IR[21]) ) ) # ( !IR[23] & ( ((\Dr4xoff~0_combout  & !IR[21])) # (\DrOff~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Dr4xoff~0_combout ),
	.datac(!\DrOff~0_combout ),
	.datad(!IR[21]),
	.datae(gnd),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~59 .extended_lut = "off";
defparam \memin[15]~59 .lut_mask = 64'h3F0F3F0F33003300;
defparam \memin[15]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N49
dffeas \PC[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N41
dffeas \PC[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N54
cyclonev_lcell_comb \memin[26]~101 (
// Equation(s):
// \memin[26]~101_combout  = ( !\memin[15]~59_combout  & ( (!\PC[26]~DUPLICATE_q ) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(!\PC[26]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\DrPC~0_combout ),
	.datae(!\memin[15]~59_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~101 .extended_lut = "off";
defparam \memin[26]~101 .lut_mask = 64'hFFCC0000FFCC0000;
defparam \memin[26]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N15
cyclonev_lcell_comb \memin[26]~103_Duplicate (
// Equation(s):
// \memin[26]~103_Duplicate_163  = ( \regs~662_combout  & ( \Selector5~0_combout  & ( ((!\memin[26]~102_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~662_combout  & ( \Selector5~0_combout  & ( (!\memin[26]~102_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~662_combout  & ( !\Selector5~0_combout  & ( (!\memin[26]~102_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~662_combout  & ( !\Selector5~0_combout  & ( !\memin[26]~102_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[26]~102_combout ),
	.datae(!\regs~662_combout ),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~103_Duplicate_163 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~103_Duplicate .extended_lut = "off";
defparam \memin[26]~103_Duplicate .lut_mask = 64'hFF00FF0FFF55FF5F;
defparam \memin[26]~103_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \B[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_Duplicate_163 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[26]),
	.prn(vcc));
// synopsys translate_off
defparam \B[26] .is_wysiwyg = "true";
defparam \B[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N18
cyclonev_lcell_comb \memin[26]~103_Duplicate_164 (
// Equation(s):
// \memin[26]~103_Duplicate_165  = ( \regs~662_combout  & ( ((!\memin[26]~102_combout ) # ((\Selector75~0_combout  & \Selector5~0_combout ))) # (\memin[0]~0_combout ) ) ) # ( !\regs~662_combout  & ( (!\memin[26]~102_combout ) # ((\Selector75~0_combout  & 
// \Selector5~0_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[26]~102_combout ),
	.datad(!\Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\regs~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~103_Duplicate_165 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~103_Duplicate_164 .extended_lut = "off";
defparam \memin[26]~103_Duplicate_164 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \memin[26]~103_Duplicate_164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N20
dffeas \A[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~103_Duplicate_165 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[26]~DUPLICATE .is_wysiwyg = "true";
defparam \A[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N3
cyclonev_lcell_comb \ALUout~11 (
// Equation(s):
// \ALUout~11_combout  = ( \A[26]~DUPLICATE_q  & ( B[26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~11 .extended_lut = "off";
defparam \ALUout~11 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[25]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N5
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N16
dffeas \regs~105 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~105 .is_wysiwyg = "true";
defparam \regs~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N37
dffeas \regs~489 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~489 .is_wysiwyg = "true";
defparam \regs~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N43
dffeas \regs~233 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~233 .is_wysiwyg = "true";
defparam \regs~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N20
dffeas \regs~361 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~361 .is_wysiwyg = "true";
defparam \regs~361 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \regs~565 (
// Equation(s):
// \regs~565_combout  = ( \regs~361_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout ) # (\regs~489_q ) ) ) ) # ( !\regs~361_q  & ( \Selector78~1_combout  & ( (\regs~489_q  & \Selector79~1_combout ) ) ) ) # ( \regs~361_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & (\regs~105_q )) # (\Selector79~1_combout  & ((\regs~233_q ))) ) ) ) # ( !\regs~361_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~105_q )) # (\Selector79~1_combout  & ((\regs~233_q ))) ) ) )

	.dataa(!\regs~105_q ),
	.datab(!\regs~489_q ),
	.datac(!\regs~233_q ),
	.datad(!\Selector79~1_combout ),
	.datae(!\regs~361_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~565 .extended_lut = "off";
defparam \regs~565 .lut_mask = 64'h550F550F0033FF33;
defparam \regs~565 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N52
dffeas \regs~329 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~329 .is_wysiwyg = "true";
defparam \regs~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N43
dffeas \regs~201 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~201 .is_wysiwyg = "true";
defparam \regs~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \regs~457 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~457 .is_wysiwyg = "true";
defparam \regs~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \regs~73 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~73 .is_wysiwyg = "true";
defparam \regs~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N36
cyclonev_lcell_comb \regs~564 (
// Equation(s):
// \regs~564_combout  = ( \Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~457_q  ) ) ) # ( !\Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~201_q  ) ) ) # ( \Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~329_q  ) ) ) # ( 
// !\Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~73_q  ) ) )

	.dataa(!\regs~329_q ),
	.datab(!\regs~201_q ),
	.datac(!\regs~457_q ),
	.datad(!\regs~73_q ),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~564 .extended_lut = "off";
defparam \regs~564 .lut_mask = 64'h00FF555533330F0F;
defparam \regs~564 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N50
dffeas \regs~425 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~425 .is_wysiwyg = "true";
defparam \regs~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \regs~41 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41 .is_wysiwyg = "true";
defparam \regs~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N4
dffeas \regs~297 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~297 .is_wysiwyg = "true";
defparam \regs~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N38
dffeas \regs~169 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~169 .is_wysiwyg = "true";
defparam \regs~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N36
cyclonev_lcell_comb \regs~563 (
// Equation(s):
// \regs~563_combout  = ( \regs~169_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~425_q ) ) ) ) # ( !\regs~169_q  & ( \Selector79~1_combout  & ( (\regs~425_q  & \Selector78~1_combout ) ) ) ) # ( \regs~169_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~41_q )) # (\Selector78~1_combout  & ((\regs~297_q ))) ) ) ) # ( !\regs~169_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~41_q )) # (\Selector78~1_combout  & ((\regs~297_q ))) ) ) )

	.dataa(!\regs~425_q ),
	.datab(!\regs~41_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~297_q ),
	.datae(!\regs~169_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~563 .extended_lut = "off";
defparam \regs~563 .lut_mask = 64'h303F303F0505F5F5;
defparam \regs~563 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N28
dffeas \regs~265 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~265 .is_wysiwyg = "true";
defparam \regs~265 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \regs~9feeder (
// Equation(s):
// \regs~9feeder_combout  = ( \memin[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~9feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~9feeder .extended_lut = "off";
defparam \regs~9feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~9feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \regs~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~9feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~9 .is_wysiwyg = "true";
defparam \regs~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N33
cyclonev_lcell_comb \regs~393feeder (
// Equation(s):
// \regs~393feeder_combout  = ( \memin[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~393feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~393feeder .extended_lut = "off";
defparam \regs~393feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~393feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N35
dffeas \regs~393 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~393 .is_wysiwyg = "true";
defparam \regs~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N2
dffeas \regs~137 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~137 .is_wysiwyg = "true";
defparam \regs~137 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \regs~562 (
// Equation(s):
// \regs~562_combout  = ( \regs~137_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~393_q ) ) ) ) # ( !\regs~137_q  & ( \Selector79~1_combout  & ( (\regs~393_q  & \Selector78~1_combout ) ) ) ) # ( \regs~137_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~9_q ))) # (\Selector78~1_combout  & (\regs~265_q )) ) ) ) # ( !\regs~137_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~9_q ))) # (\Selector78~1_combout  & (\regs~265_q )) ) ) )

	.dataa(!\regs~265_q ),
	.datab(!\regs~9_q ),
	.datac(!\regs~393_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~137_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~562 .extended_lut = "off";
defparam \regs~562 .lut_mask = 64'h33553355000FFF0F;
defparam \regs~562 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N57
cyclonev_lcell_comb \regs~566 (
// Equation(s):
// \regs~566_combout  = ( \regs~563_combout  & ( \regs~562_combout  & ( (!\Selector80~1_combout ) # ((!\Selector81~1_combout  & ((\regs~564_combout ))) # (\Selector81~1_combout  & (\regs~565_combout ))) ) ) ) # ( !\regs~563_combout  & ( \regs~562_combout  & 
// ( (!\Selector80~1_combout  & (!\Selector81~1_combout )) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~564_combout ))) # (\Selector81~1_combout  & (\regs~565_combout )))) ) ) ) # ( \regs~563_combout  & ( !\regs~562_combout  & ( 
// (!\Selector80~1_combout  & (\Selector81~1_combout )) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~564_combout ))) # (\Selector81~1_combout  & (\regs~565_combout )))) ) ) ) # ( !\regs~563_combout  & ( !\regs~562_combout  & ( 
// (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~564_combout ))) # (\Selector81~1_combout  & (\regs~565_combout )))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~565_combout ),
	.datad(!\regs~564_combout ),
	.datae(!\regs~563_combout ),
	.dataf(!\regs~562_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~566 .extended_lut = "off";
defparam \regs~566 .lut_mask = 64'h0145236789CDABEF;
defparam \regs~566 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \iomem[9] (
// Equation(s):
// iomem[9] = ( \Equal2~6_combout  & ( iomem[9] & ( (!\Equal3~0_combout  & \SW[9]~input_o ) ) ) ) # ( !\Equal2~6_combout  & ( iomem[9] & ( !\Equal3~0_combout  ) ) ) # ( \Equal2~6_combout  & ( !iomem[9] & ( (!\Equal3~0_combout  & \SW[9]~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~0_combout ),
	.datad(!\SW[9]~input_o ),
	.datae(!\Equal2~6_combout ),
	.dataf(!iomem[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[9] .extended_lut = "off";
defparam \iomem[9] .lut_mask = 64'h000000F0F0F000F0;
defparam \iomem[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N24
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( PC[2] & ( PC[9] & ( (!\PC[3]~DUPLICATE_q  & (((PC[4]) # (\PC[6]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (((!PC[4])) # (PC[5]))) ) ) ) # ( !PC[2] & ( PC[9] & ( (((!\PC[6]~DUPLICATE_q ) # (!PC[4])) # (\PC[3]~DUPLICATE_q )) # (PC[5]) 
// ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h00000000FFF73FDD;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N30
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( PC[2] & ( !PC[9] & ( (!\PC[6]~DUPLICATE_q  & ((!PC[5] $ (!\PC[3]~DUPLICATE_q )) # (PC[4]))) # (\PC[6]~DUPLICATE_q  & (!PC[4] $ (((PC[5] & !\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( !PC[9] & ( (!PC[4] & (((!\PC[6]~DUPLICATE_q )) # 
// (PC[5]))) # (PC[4] & ((!PC[5] $ (!\PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'hF57B6BF400000000;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N12
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( PC[2] & ( !PC[9] & ( (!PC[5]) # ((!\PC[3]~DUPLICATE_q ) # ((!\PC[6]~DUPLICATE_q ) # (PC[4]))) ) ) ) # ( !PC[2] & ( !PC[9] & ( (!PC[5] & (!\PC[3]~DUPLICATE_q  $ (((\PC[6]~DUPLICATE_q  & !PC[4]))))) # (PC[5] & ((!PC[4]) # 
// (!\PC[3]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'hD79CFEFF00000000;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N39
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( !PC[6] & ( PC[5] & ( (!\PC[3]~DUPLICATE_q  & (!PC[2] & (PC[9] & !PC[4]))) ) ) ) # ( !PC[6] & ( !PC[5] & ( (PC[9] & ((!PC[2]) # (!\PC[3]~DUPLICATE_q  $ (PC[4])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[9]),
	.datad(!PC[4]),
	.datae(!PC[6]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h0E0D000008000000;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N18
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( PC[7] & ( \imem~84_combout  & ( (!\PC[8]~DUPLICATE_q  & !\imem~85_combout ) ) ) ) # ( !PC[7] & ( \imem~84_combout  & ( (!\PC[8]~DUPLICATE_q  & ((!\imem~83_combout ))) # (\PC[8]~DUPLICATE_q  & (!\imem~82_combout )) ) ) ) # ( PC[7] & ( 
// !\imem~84_combout  & ( (!\imem~85_combout ) # (\PC[8]~DUPLICATE_q ) ) ) ) # ( !PC[7] & ( !\imem~84_combout  & ( (!\PC[8]~DUPLICATE_q  & ((!\imem~83_combout ))) # (\PC[8]~DUPLICATE_q  & (!\imem~82_combout )) ) ) )

	.dataa(!\imem~82_combout ),
	.datab(!\imem~83_combout ),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\imem~85_combout ),
	.datae(!PC[7]),
	.dataf(!\imem~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'hCACAFF0FCACAF000;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( !\imem~86_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem~86_combout ),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h00000000FFFF0000;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \IR[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~87_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[15] .is_wysiwyg = "true";
defparam \IR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \memin[9]~50 (
// Equation(s):
// \memin[9]~50_combout  = ( \DrPC~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[15] & (!PC[9] & ((!IR[17]) # (!\DrOff~0_combout )))) ) ) ) # ( !\DrPC~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[15] & ((!IR[17]) # (!\DrOff~0_combout ))) ) ) ) # ( \DrPC~0_combout 
//  & ( !\Dr4xoff~0_combout  & ( (!PC[9] & ((!IR[17]) # (!\DrOff~0_combout ))) ) ) ) # ( !\DrPC~0_combout  & ( !\Dr4xoff~0_combout  & ( (!IR[17]) # (!\DrOff~0_combout ) ) ) )

	.dataa(!IR[17]),
	.datab(!IR[15]),
	.datac(!PC[9]),
	.datad(!\DrOff~0_combout ),
	.datae(!\DrPC~0_combout ),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~50 .extended_lut = "off";
defparam \memin[9]~50 .lut_mask = 64'hFFAAF0A033223020;
defparam \memin[9]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N35
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~7_combout  = ( !\memin[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N49
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N54
cyclonev_lcell_comb \dmem~85 (
// Equation(s):
// \dmem~85_combout  = ( !\memin[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~85 .extended_lut = "off";
defparam \dmem~85 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N56
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N8
dffeas \MAR[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[10] .is_wysiwyg = "true";
defparam \MAR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N34
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~10_combout  = ( !\memin[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[53]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N57
cyclonev_lcell_comb \dmem~88 (
// Equation(s):
// \dmem~88_combout  = ( !\memin[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~88 .extended_lut = "off";
defparam \dmem~88 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N58
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N20
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N56
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N54
cyclonev_lcell_comb \memin[14]~63 (
// Equation(s):
// \memin[14]~63_combout  = ( \DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (!IR[22] & (!IR[20] & ((!\DrPC~0_combout ) # (!PC[14])))) ) ) ) # ( !\DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (!IR[20] & ((!\DrPC~0_combout ) # (!PC[14]))) ) ) ) # ( 
// \DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (!IR[22] & ((!\DrPC~0_combout ) # (!PC[14]))) ) ) ) # ( !\DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (!\DrPC~0_combout ) # (!PC[14]) ) ) )

	.dataa(!IR[22]),
	.datab(!\DrPC~0_combout ),
	.datac(!IR[20]),
	.datad(!PC[14]),
	.datae(!\DrOff~0_combout ),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~63 .extended_lut = "off";
defparam \memin[14]~63 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \memin[14]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N41
dffeas \regs~430 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~430 .is_wysiwyg = "true";
defparam \regs~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N8
dffeas \regs~398 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~398 .is_wysiwyg = "true";
defparam \regs~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \regs~494 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~494 .is_wysiwyg = "true";
defparam \regs~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N20
dffeas \regs~462 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~462 .is_wysiwyg = "true";
defparam \regs~462 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N18
cyclonev_lcell_comb \regs~580 (
// Equation(s):
// \regs~580_combout  = ( \regs~462_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout ) # (\regs~494_q ) ) ) ) # ( !\regs~462_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout  & \regs~494_q ) ) ) ) # ( \regs~462_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~398_q ))) # (\Selector81~1_combout  & (\regs~430_q )) ) ) ) # ( !\regs~462_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~398_q ))) # (\Selector81~1_combout  & (\regs~430_q )) ) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\regs~430_q ),
	.datac(!\regs~398_q ),
	.datad(!\regs~494_q ),
	.datae(!\regs~462_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~580 .extended_lut = "off";
defparam \regs~580 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \regs~580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N33
cyclonev_lcell_comb \regs~334feeder (
// Equation(s):
// \regs~334feeder_combout  = ( \memin[14]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~334feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~334feeder .extended_lut = "off";
defparam \regs~334feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~334feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N35
dffeas \regs~334 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~334 .is_wysiwyg = "true";
defparam \regs~334 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N57
cyclonev_lcell_comb \regs~270feeder (
// Equation(s):
// \regs~270feeder_combout  = ( \memin[14]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~270feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~270feeder .extended_lut = "off";
defparam \regs~270feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~270feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N59
dffeas \regs~270 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~270 .is_wysiwyg = "true";
defparam \regs~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N46
dffeas \regs~302 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~302 .is_wysiwyg = "true";
defparam \regs~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N38
dffeas \regs~366 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~366 .is_wysiwyg = "true";
defparam \regs~366 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N36
cyclonev_lcell_comb \regs~579 (
// Equation(s):
// \regs~579_combout  = ( \regs~366_q  & ( \Selector81~1_combout  & ( (\regs~302_q ) # (\Selector80~1_combout ) ) ) ) # ( !\regs~366_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout  & \regs~302_q ) ) ) ) # ( \regs~366_q  & ( !\Selector81~1_combout  
// & ( (!\Selector80~1_combout  & ((\regs~270_q ))) # (\Selector80~1_combout  & (\regs~334_q )) ) ) ) # ( !\regs~366_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & ((\regs~270_q ))) # (\Selector80~1_combout  & (\regs~334_q )) ) ) )

	.dataa(!\regs~334_q ),
	.datab(!\regs~270_q ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~302_q ),
	.datae(!\regs~366_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~579 .extended_lut = "off";
defparam \regs~579 .lut_mask = 64'h3535353500F00FFF;
defparam \regs~579 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N58
dffeas \regs~78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~78 .is_wysiwyg = "true";
defparam \regs~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N58
dffeas \regs~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~14 .is_wysiwyg = "true";
defparam \regs~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y17_N6
cyclonev_lcell_comb \regs~110feeder (
// Equation(s):
// \regs~110feeder_combout  = ( \memin[14]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~110feeder .extended_lut = "off";
defparam \regs~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N7
dffeas \regs~110 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~110 .is_wysiwyg = "true";
defparam \regs~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N44
dffeas \regs~46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~46 .is_wysiwyg = "true";
defparam \regs~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N42
cyclonev_lcell_comb \regs~577 (
// Equation(s):
// \regs~577_combout  = ( \regs~46_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~78_q )) # (\Selector81~1_combout  & ((\regs~110_q ))) ) ) ) # ( !\regs~46_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~78_q )) # 
// (\Selector81~1_combout  & ((\regs~110_q ))) ) ) ) # ( \regs~46_q  & ( !\Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~14_q ) ) ) ) # ( !\regs~46_q  & ( !\Selector80~1_combout  & ( (\regs~14_q  & !\Selector81~1_combout ) ) ) )

	.dataa(!\regs~78_q ),
	.datab(!\regs~14_q ),
	.datac(!\regs~110_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~46_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~577 .extended_lut = "off";
defparam \regs~577 .lut_mask = 64'h330033FF550F550F;
defparam \regs~577 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N26
dffeas \regs~206 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~206 .is_wysiwyg = "true";
defparam \regs~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N53
dffeas \regs~238 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~238 .is_wysiwyg = "true";
defparam \regs~238 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N45
cyclonev_lcell_comb \regs~142feeder (
// Equation(s):
// \regs~142feeder_combout  = ( \memin[14]~64_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[14]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~142feeder .extended_lut = "off";
defparam \regs~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N46
dffeas \regs~142 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~142 .is_wysiwyg = "true";
defparam \regs~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \regs~174 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~174 .is_wysiwyg = "true";
defparam \regs~174 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N9
cyclonev_lcell_comb \regs~578 (
// Equation(s):
// \regs~578_combout  = ( \regs~174_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout ) # (\regs~238_q ) ) ) ) # ( !\regs~174_q  & ( \Selector81~1_combout  & ( (\Selector80~1_combout  & \regs~238_q ) ) ) ) # ( \regs~174_q  & ( !\Selector81~1_combout  
// & ( (!\Selector80~1_combout  & ((\regs~142_q ))) # (\Selector80~1_combout  & (\regs~206_q )) ) ) ) # ( !\regs~174_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & ((\regs~142_q ))) # (\Selector80~1_combout  & (\regs~206_q )) ) ) )

	.dataa(!\regs~206_q ),
	.datab(!\Selector80~1_combout ),
	.datac(!\regs~238_q ),
	.datad(!\regs~142_q ),
	.datae(!\regs~174_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~578 .extended_lut = "off";
defparam \regs~578 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \regs~578 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \regs~581 (
// Equation(s):
// \regs~581_combout  = ( \regs~577_combout  & ( \regs~578_combout  & ( (!\Selector78~1_combout ) # ((!\Selector79~1_combout  & ((\regs~579_combout ))) # (\Selector79~1_combout  & (\regs~580_combout ))) ) ) ) # ( !\regs~577_combout  & ( \regs~578_combout  & 
// ( (!\Selector79~1_combout  & (((\regs~579_combout  & \Selector78~1_combout )))) # (\Selector79~1_combout  & (((!\Selector78~1_combout )) # (\regs~580_combout ))) ) ) ) # ( \regs~577_combout  & ( !\regs~578_combout  & ( (!\Selector79~1_combout  & 
// (((!\Selector78~1_combout ) # (\regs~579_combout )))) # (\Selector79~1_combout  & (\regs~580_combout  & ((\Selector78~1_combout )))) ) ) ) # ( !\regs~577_combout  & ( !\regs~578_combout  & ( (\Selector78~1_combout  & ((!\Selector79~1_combout  & 
// ((\regs~579_combout ))) # (\Selector79~1_combout  & (\regs~580_combout )))) ) ) )

	.dataa(!\Selector79~1_combout ),
	.datab(!\regs~580_combout ),
	.datac(!\regs~579_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~577_combout ),
	.dataf(!\regs~578_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~581 .extended_lut = "off";
defparam \regs~581 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \regs~581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N37
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~9_combout  = !\memin[14]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[14]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~9 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem_rtl_0_bypass[57]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N47
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \dmem~87 (
// Equation(s):
// \dmem~87_combout  = !\memin[14]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[14]~64_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~87 .extended_lut = "off";
defparam \dmem~87 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N2
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N56
dffeas \A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \A[14] .is_wysiwyg = "true";
defparam \A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N47
dffeas \B[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \B[14] .is_wysiwyg = "true";
defparam \B[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N37
dffeas \A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \A[13] .is_wysiwyg = "true";
defparam \A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N22
dffeas \B[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \B[13] .is_wysiwyg = "true";
defparam \B[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N2
dffeas \A[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[12]~DUPLICATE .is_wysiwyg = "true";
defparam \A[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N40
dffeas \B[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[12]~DUPLICATE .is_wysiwyg = "true";
defparam \B[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N26
dffeas \A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \A[11] .is_wysiwyg = "true";
defparam \A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N14
dffeas \B[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \B[11] .is_wysiwyg = "true";
defparam \B[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N53
dffeas \B[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \B[10] .is_wysiwyg = "true";
defparam \B[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \A[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[10]~DUPLICATE .is_wysiwyg = "true";
defparam \A[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N49
dffeas \A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \A[9] .is_wysiwyg = "true";
defparam \A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N50
dffeas \B[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[9]~DUPLICATE .is_wysiwyg = "true";
defparam \B[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N27
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !A[9] $ (\B[9]~DUPLICATE_q ) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( !A[9] $ (\B[9]~DUPLICATE_q ) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~43  = SHARE((A[9] & !\B[9]~DUPLICATE_q ))

	.dataa(!A[9]),
	.datab(gnd),
	.datac(!\B[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(\Add2~47 ),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N30
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !B[10] $ (\A[10]~DUPLICATE_q ) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~38  = CARRY(( !B[10] $ (\A[10]~DUPLICATE_q ) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~39  = SHARE((!B[10] & \A[10]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[10]),
	.datad(!\A[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(\Add2~43 ),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N33
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !A[11] $ (B[11]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( !A[11] $ (B[11]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~35  = SHARE((A[11] & !B[11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[11]),
	.datad(!B[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(\Add2~39 ),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N36
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( !\A[12]~DUPLICATE_q  $ (\B[12]~DUPLICATE_q ) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~62  = CARRY(( !\A[12]~DUPLICATE_q  $ (\B[12]~DUPLICATE_q ) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~63  = SHARE((\A[12]~DUPLICATE_q  & !\B[12]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(!\B[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(\Add2~35 ),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout(\Add2~63 ));
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N39
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !A[13] $ (B[13]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( !A[13] $ (B[13]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~59  = SHARE((A[13] & !B[13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[13]),
	.datad(!B[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(\Add2~63 ),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout(\Add2~59 ));
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !A[14] $ (B[14]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~54  = CARRY(( !A[14] $ (B[14]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~55  = SHARE((A[14] & !B[14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[14]),
	.datad(!B[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(\Add2~59 ),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y20_N23
dffeas \B[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[13]~DUPLICATE .is_wysiwyg = "true";
defparam \B[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N41
dffeas \B[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \B[12] .is_wysiwyg = "true";
defparam \B[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N27
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( A[9] ) + ( \B[9]~DUPLICATE_q  ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( A[9] ) + ( \B[9]~DUPLICATE_q  ) + ( \Add1~46  ))

	.dataa(!\B[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \A[10]~DUPLICATE_q  ) + ( B[10] ) + ( \Add1~42  ))
// \Add1~38  = CARRY(( \A[10]~DUPLICATE_q  ) + ( B[10] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[10]),
	.datad(!\A[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N33
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( A[11] ) + ( B[11] ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( A[11] ) + ( B[11] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[11]),
	.datad(!A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N36
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \A[12]~DUPLICATE_q  ) + ( B[12] ) + ( \Add1~34  ))
// \Add1~62  = CARRY(( \A[12]~DUPLICATE_q  ) + ( B[12] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[12]),
	.datad(!\A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N39
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \B[13]~DUPLICATE_q  ) + ( A[13] ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( \B[13]~DUPLICATE_q  ) + ( A[13] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[13]),
	.datad(!\B[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N42
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( B[14] ) + ( A[14] ) + ( \Add1~58  ))
// \Add1~54  = CARRY(( B[14] ) + ( A[14] ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(!A[14]),
	.datac(gnd),
	.datad(!B[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N36
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( ALUfunc[1] & ( \Add1~53_sumout  & ( (!A[14] & ((B[14]))) # (A[14] & ((!ALUfunc[0]) # (!B[14]))) ) ) ) # ( !ALUfunc[1] & ( \Add1~53_sumout  & ( (!ALUfunc[0]) # ((A[14] & B[14])) ) ) ) # ( ALUfunc[1] & ( !\Add1~53_sumout  & ( 
// (!A[14] & ((B[14]))) # (A[14] & ((!ALUfunc[0]) # (!B[14]))) ) ) ) # ( !ALUfunc[1] & ( !\Add1~53_sumout  & ( (ALUfunc[0] & (A[14] & B[14])) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!A[14]),
	.datac(gnd),
	.datad(!B[14]),
	.datae(!ALUfunc[1]),
	.dataf(!\Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h001133EEAABB33EE;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N47
dffeas \B[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[15]~DUPLICATE .is_wysiwyg = "true";
defparam \B[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N44
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N55
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \iomem[7] (
// Equation(s):
// iomem[7] = ( iomem[7] & ( (!\Equal3~0_combout  & ((!\Equal2~6_combout ) # (\SW[7]~input_o ))) ) ) # ( !iomem[7] & ( (!\Equal3~0_combout  & (\SW[7]~input_o  & \Equal2~6_combout )) ) )

	.dataa(!\Equal3~0_combout ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!iomem[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[7] .extended_lut = "off";
defparam \iomem[7] .lut_mask = 64'h000A000AAA0AAA0A;
defparam \iomem[7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N57
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( PC[4] & ( (!\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & !PC[2])) ) ) # ( !PC[4] & ( (!\PC[3]~DUPLICATE_q  & PC[2]) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h0C0C0C0C20202020;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( PC[2] & ( PC[4] & ( (!\PC[6]~DUPLICATE_q  & (PC[7] & (!\PC[3]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (!PC[7] $ (((\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))))) ) ) ) # ( !PC[2] & ( PC[4] & ( 
// (!\PC[3]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ) # ((!PC[7] & \PC[5]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (PC[7])) ) ) ) # ( PC[2] & ( !PC[4] & ( (!PC[7] & ((!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & 
// ((\PC[5]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q ))))) # (PC[7] & (\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( !PC[4] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ) # (PC[7])))) # 
// (\PC[6]~DUPLICATE_q  & (((!\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'h7C0C022BD1D9094A;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N30
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( \imem~89_combout  & ( \PC[6]~DUPLICATE_q  & ( (\imem~1_combout  & !PC[9]) ) ) ) # ( \imem~89_combout  & ( !\PC[6]~DUPLICATE_q  & ( (\imem~1_combout  & ((!PC[9]) # ((\imem~88_combout  & !PC[7])))) ) ) ) # ( !\imem~89_combout  & ( 
// !\PC[6]~DUPLICATE_q  & ( (\imem~1_combout  & (\imem~88_combout  & (PC[9] & !PC[7]))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~88_combout ),
	.datac(!PC[9]),
	.datad(!PC[7]),
	.datae(!\imem~89_combout ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h0100515000005050;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N32
dffeas \IR[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~90_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[13] .is_wysiwyg = "true";
defparam \IR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \memin[7]~24 (
// Equation(s):
// \memin[7]~24_combout  = ( \DrPC~0_combout  & ( \DrOff~0_combout  & ( (IR[15] & (!PC[7] & ((!\Dr4xoff~0_combout ) # (!IR[13])))) ) ) ) # ( !\DrPC~0_combout  & ( \DrOff~0_combout  & ( (IR[15] & ((!\Dr4xoff~0_combout ) # (!IR[13]))) ) ) ) # ( \DrPC~0_combout 
//  & ( !\DrOff~0_combout  & ( (!PC[7] & ((!\Dr4xoff~0_combout ) # (!IR[13]))) ) ) ) # ( !\DrPC~0_combout  & ( !\DrOff~0_combout  & ( (!\Dr4xoff~0_combout ) # (!IR[13]) ) ) )

	.dataa(!\Dr4xoff~0_combout ),
	.datab(!IR[13]),
	.datac(!IR[15]),
	.datad(!PC[7]),
	.datae(!\DrPC~0_combout ),
	.dataf(!\DrOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~24 .extended_lut = "off";
defparam \memin[7]~24 .lut_mask = 64'hEEEEEE000E0E0E00;
defparam \memin[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~3_combout  = ( !\memin[7]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[43]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N42
cyclonev_lcell_comb \dmem~81 (
// Equation(s):
// \dmem~81_combout  = ( !\memin[7]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~81 .extended_lut = "off";
defparam \dmem~81 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N43
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_445 (
// Equation(s):
// \memin[7]~26_Duplicate_446  = ( \memin[7]~25_combout  ) # ( !\memin[7]~25_combout  & ( (!\memin[0]~0_combout  & (\Selector24~3_combout  & (\Selector75~0_combout ))) # (\memin[0]~0_combout  & (((\Selector24~3_combout  & \Selector75~0_combout )) # 
// (\regs~536_combout ))) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector24~3_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\regs~536_combout ),
	.datae(!\memin[7]~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_446 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_445 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_445 .lut_mask = 64'h0357FFFF0357FFFF;
defparam \memin[7]~26_Duplicate_445 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N18
cyclonev_lcell_comb \memin[5]~36_Duplicate_625 (
// Equation(s):
// \memin[5]~36_Duplicate_626  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector26~3_combout  & \Selector75~0_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector26~3_combout  & \Selector75~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector26~3_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_626 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_625 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_625 .lut_mask = 64'h030303FFFFFFFFFF;
defparam \memin[5]~36_Duplicate_625 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \B[9]~DUPLICATE_q  & ( (A[9] & ALUfunc[0]) ) ) # ( !\B[9]~DUPLICATE_q  & ( !A[9] ) )

	.dataa(gnd),
	.datab(!A[9]),
	.datac(!ALUfunc[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'hCCCCCCCC03030303;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N50
dffeas \A[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[9]~DUPLICATE .is_wysiwyg = "true";
defparam \A[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N49
dffeas \B[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \B[9] .is_wysiwyg = "true";
defparam \B[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N42
cyclonev_lcell_comb \ALUout~8 (
// Equation(s):
// \ALUout~8_combout  = ( B[9] & ( \A[9]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~8 .extended_lut = "off";
defparam \ALUout~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N3
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \Add2~41_sumout  & ( (!\ALUout~8_combout ) # (!ALUfunc[0]) ) ) # ( !\Add2~41_sumout  & ( (!\ALUout~8_combout  & ALUfunc[0]) ) )

	.dataa(!\ALUout~8_combout ),
	.datab(gnd),
	.datac(!ALUfunc[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h0A0A0A0AFAFAFAFA;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N56
dffeas \B[1]~_Duplicate_23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_24 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_23 .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N42
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( A[7] & ( A[8] & ( (!\B[0]~_Duplicate_22  & (((A[9]) # (\B[1]~_Duplicate_24 )))) # (\B[0]~_Duplicate_22  & (((!\B[1]~_Duplicate_24 )) # (A[6]))) ) ) ) # ( !A[7] & ( A[8] & ( (!\B[0]~_Duplicate_22  & (((!\B[1]~_Duplicate_24  & 
// A[9])))) # (\B[0]~_Duplicate_22  & (((!\B[1]~_Duplicate_24 )) # (A[6]))) ) ) ) # ( A[7] & ( !A[8] & ( (!\B[0]~_Duplicate_22  & (((A[9]) # (\B[1]~_Duplicate_24 )))) # (\B[0]~_Duplicate_22  & (A[6] & (\B[1]~_Duplicate_24 ))) ) ) ) # ( !A[7] & ( !A[8] & ( 
// (!\B[0]~_Duplicate_22  & (((!\B[1]~_Duplicate_24  & A[9])))) # (\B[0]~_Duplicate_22  & (A[6] & (\B[1]~_Duplicate_24 ))) ) ) )

	.dataa(!A[6]),
	.datab(!\B[0]~_Duplicate_22 ),
	.datac(!\B[1]~_Duplicate_24 ),
	.datad(!A[9]),
	.datae(!A[7]),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \A[2]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[2]~_Duplicate_34 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[2]~_Duplicate .is_wysiwyg = "true";
defparam \A[2]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \A[3]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[3]~_Duplicate_33 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[3]~_Duplicate .is_wysiwyg = "true";
defparam \A[3]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N30
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( \A[5]~DUPLICATE_q  & ( A[4] & ( (!\B[1]~_Duplicate_24 ) # ((!\B[0]~_Duplicate_22  & ((\A[3]~_Duplicate_33 ))) # (\B[0]~_Duplicate_22  & (\A[2]~_Duplicate_34 ))) ) ) ) # ( !\A[5]~DUPLICATE_q  & ( A[4] & ( (!\B[1]~_Duplicate_24  
// & (((\B[0]~_Duplicate_22 )))) # (\B[1]~_Duplicate_24  & ((!\B[0]~_Duplicate_22  & ((\A[3]~_Duplicate_33 ))) # (\B[0]~_Duplicate_22  & (\A[2]~_Duplicate_34 )))) ) ) ) # ( \A[5]~DUPLICATE_q  & ( !A[4] & ( (!\B[1]~_Duplicate_24  & (((!\B[0]~_Duplicate_22 
// )))) # (\B[1]~_Duplicate_24  & ((!\B[0]~_Duplicate_22  & ((\A[3]~_Duplicate_33 ))) # (\B[0]~_Duplicate_22  & (\A[2]~_Duplicate_34 )))) ) ) ) # ( !\A[5]~DUPLICATE_q  & ( !A[4] & ( (\B[1]~_Duplicate_24  & ((!\B[0]~_Duplicate_22  & ((\A[3]~_Duplicate_33 ))) 
// # (\B[0]~_Duplicate_22  & (\A[2]~_Duplicate_34 )))) ) ) )

	.dataa(!\A[2]~_Duplicate_34 ),
	.datab(!\A[3]~_Duplicate_33 ),
	.datac(!\B[1]~_Duplicate_24 ),
	.datad(!\B[0]~_Duplicate_22 ),
	.datae(!\A[5]~DUPLICATE_q ),
	.dataf(!A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h0305F30503F5F3F5;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N36
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( B[3] & ( \ShiftLeft0~14_combout  & ( (!\B[2]~DUPLICATE_q  & \ShiftLeft0~5_combout ) ) ) ) # ( !B[3] & ( \ShiftLeft0~14_combout  & ( (\ShiftLeft0~25_combout ) # (\B[2]~DUPLICATE_q ) ) ) ) # ( B[3] & ( !\ShiftLeft0~14_combout  & 
// ( (!\B[2]~DUPLICATE_q  & \ShiftLeft0~5_combout ) ) ) ) # ( !B[3] & ( !\ShiftLeft0~14_combout  & ( (!\B[2]~DUPLICATE_q  & \ShiftLeft0~25_combout ) ) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~25_combout ),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(gnd),
	.datae(!B[3]),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h22220A0A77770A0A;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N57
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \ShiftLeft0~26_combout  & ( (!B[4] & !\ShiftRight0~6_combout ) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h00000000AA00AA00;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N14
dffeas \A[16]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[16]~_Duplicate_18 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[16]~_Duplicate .is_wysiwyg = "true";
defparam \A[16]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N58
dffeas \A[15]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[15]~_Duplicate_1 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[15]~_Duplicate .is_wysiwyg = "true";
defparam \A[15]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N38
dffeas \A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N33
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( \A[13]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (A[14])) # (B[1] & ((\A[16]~_Duplicate_18 ))) ) ) ) # ( !\A[13]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (A[14])) # (B[1] & ((\A[16]~_Duplicate_18 ))) ) ) ) # ( 
// \A[13]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (!B[1]) # (\A[15]~_Duplicate_1 ) ) ) ) # ( !\A[13]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (B[1] & \A[15]~_Duplicate_1 ) ) ) )

	.dataa(!A[14]),
	.datab(!\A[16]~_Duplicate_18 ),
	.datac(!B[1]),
	.datad(!\A[15]~_Duplicate_1 ),
	.datae(!\A[13]~DUPLICATE_q ),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h000FF0FF53535353;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N8
dffeas \A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \A[10] .is_wysiwyg = "true";
defparam \A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N34
dffeas \B[0]~_Duplicate_19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_131 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_20 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_19 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N35
dffeas \A[12]~_Duplicate_19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[12]~_Duplicate_20 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[12]~_Duplicate_19 .is_wysiwyg = "true";
defparam \A[12]~_Duplicate_19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N39
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \B[0]~_Duplicate_20  & ( \A[12]~_Duplicate_20  & ( (B[1]) # (A[10]) ) ) ) # ( !\B[0]~_Duplicate_20  & ( \A[12]~_Duplicate_20  & ( (!B[1] & (\A[9]~DUPLICATE_q )) # (B[1] & ((A[11]))) ) ) ) # ( \B[0]~_Duplicate_20  & ( 
// !\A[12]~_Duplicate_20  & ( (A[10] & !B[1]) ) ) ) # ( !\B[0]~_Duplicate_20  & ( !\A[12]~_Duplicate_20  & ( (!B[1] & (\A[9]~DUPLICATE_q )) # (B[1] & ((A[11]))) ) ) )

	.dataa(!\A[9]~DUPLICATE_q ),
	.datab(!A[10]),
	.datac(!B[1]),
	.datad(!A[11]),
	.datae(!\B[0]~_Duplicate_20 ),
	.dataf(!\A[12]~_Duplicate_20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h505F3030505F3F3F;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N15
cyclonev_lcell_comb \memin[17]~78 (
// Equation(s):
// \memin[17]~78_combout  = ( PC[17] & ( (!\memin[15]~59_combout  & !\DrPC~0_combout ) ) ) # ( !PC[17] & ( !\memin[15]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[15]~59_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!PC[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~78 .extended_lut = "off";
defparam \memin[17]~78 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \memin[17]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N35
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( B[0] & ( (!B[1] & ((\A[30]~DUPLICATE_q ))) # (B[1] & (\A[31]~DUPLICATE_q )) ) ) # ( !B[0] & ( (!B[1] & ((A[29]))) # (B[1] & (\A[31]~DUPLICATE_q )) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!A[29]),
	.datad(!\A[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N39
cyclonev_lcell_comb \memin[27]~106_Duplicate (
// Equation(s):
// \memin[27]~106_Duplicate_138  = ( \regs~667_combout  & ( ((!\memin[27]~105_combout ) # ((\Selector75~0_combout  & \Selector4~0_combout ))) # (\memin[0]~0_combout ) ) ) # ( !\regs~667_combout  & ( (!\memin[27]~105_combout ) # ((\Selector75~0_combout  & 
// \Selector4~0_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[27]~105_combout ),
	.datad(!\Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\regs~667_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_Duplicate_138 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106_Duplicate .extended_lut = "off";
defparam \memin[27]~106_Duplicate .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \memin[27]~106_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N59
dffeas \B[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_Duplicate_138 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[27]),
	.prn(vcc));
// synopsys translate_off
defparam \B[27] .is_wysiwyg = "true";
defparam \B[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N51
cyclonev_lcell_comb \ALUout~12 (
// Equation(s):
// \ALUout~12_combout  = ( \A[27]~DUPLICATE_q  & ( B[27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~12 .extended_lut = "off";
defparam \ALUout~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUout~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N24
cyclonev_lcell_comb \memin[25]~100_Duplicate (
// Equation(s):
// \memin[25]~100_Duplicate_470  = ( \memin[25]~99_combout  & ( \Selector6~0_combout  & ( ((\memin[0]~0_combout  & \regs~657_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[25]~99_combout  & ( \Selector6~0_combout  ) ) # ( \memin[25]~99_combout  & ( 
// !\Selector6~0_combout  & ( (\memin[0]~0_combout  & \regs~657_combout ) ) ) ) # ( !\memin[25]~99_combout  & ( !\Selector6~0_combout  ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~657_combout ),
	.datad(gnd),
	.datae(!\memin[25]~99_combout ),
	.dataf(!\Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~100_Duplicate_470 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~100_Duplicate .extended_lut = "off";
defparam \memin[25]~100_Duplicate .lut_mask = 64'hFFFF0505FFFF3737;
defparam \memin[25]~100_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \B[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_Duplicate_470 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[25]),
	.prn(vcc));
// synopsys translate_off
defparam \B[25] .is_wysiwyg = "true";
defparam \B[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N35
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[24]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N46
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[24]~118_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y16_N50
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[24]~118_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N48
cyclonev_lcell_comb \dmem~72 (
// Equation(s):
// \dmem~72_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(!\dmem~25_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~72 .extended_lut = "off";
defparam \dmem~72 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N0
cyclonev_lcell_comb \dmem~73 (
// Equation(s):
// \dmem~73_combout  = ( \dmem~72_combout  & ( ((!\dmem~39_combout  & dmem_rtl_0_bypass[78])) # (dmem_rtl_0_bypass[77]) ) ) # ( !\dmem~72_combout  & ( (dmem_rtl_0_bypass[77] & ((!dmem_rtl_0_bypass[78]) # (\dmem~39_combout ))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[77]),
	.datad(!dmem_rtl_0_bypass[78]),
	.datae(gnd),
	.dataf(!\dmem~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~73 .extended_lut = "off";
defparam \dmem~73 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \dmem~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N40
dffeas \regs~280 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~280 .is_wysiwyg = "true";
defparam \regs~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \regs~376 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~376 .is_wysiwyg = "true";
defparam \regs~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N10
dffeas \regs~344 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~344 .is_wysiwyg = "true";
defparam \regs~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N56
dffeas \regs~312 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~312 .is_wysiwyg = "true";
defparam \regs~312 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N15
cyclonev_lcell_comb \regs~685 (
// Equation(s):
// \regs~685_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~376_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~344_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~312_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~280_q  ) ) )

	.dataa(!\regs~280_q ),
	.datab(!\regs~376_q ),
	.datac(!\regs~344_q ),
	.datad(!\regs~312_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~685 .extended_lut = "off";
defparam \regs~685 .lut_mask = 64'h555500FF0F0F3333;
defparam \regs~685 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N55
dffeas \regs~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~24 .is_wysiwyg = "true";
defparam \regs~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \regs~56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56 .is_wysiwyg = "true";
defparam \regs~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N32
dffeas \regs~88 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~88 .is_wysiwyg = "true";
defparam \regs~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N20
dffeas \regs~120 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~120 .is_wysiwyg = "true";
defparam \regs~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N18
cyclonev_lcell_comb \regs~683 (
// Equation(s):
// \regs~683_combout  = ( \regs~120_q  & ( \Selector80~1_combout  & ( (\regs~88_q ) # (\Selector81~1_combout ) ) ) ) # ( !\regs~120_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & \regs~88_q ) ) ) ) # ( \regs~120_q  & ( !\Selector80~1_combout  & 
// ( (!\Selector81~1_combout  & (\regs~24_q )) # (\Selector81~1_combout  & ((\regs~56_q ))) ) ) ) # ( !\regs~120_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~24_q )) # (\Selector81~1_combout  & ((\regs~56_q ))) ) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\regs~24_q ),
	.datac(!\regs~56_q ),
	.datad(!\regs~88_q ),
	.datae(!\regs~120_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~683 .extended_lut = "off";
defparam \regs~683 .lut_mask = 64'h2727272700AA55FF;
defparam \regs~683 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N35
dffeas \regs~408 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~408 .is_wysiwyg = "true";
defparam \regs~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \regs~440 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~440 .is_wysiwyg = "true";
defparam \regs~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \regs~504 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~504 .is_wysiwyg = "true";
defparam \regs~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N5
dffeas \regs~472 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~472 .is_wysiwyg = "true";
defparam \regs~472 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N9
cyclonev_lcell_comb \regs~686 (
// Equation(s):
// \regs~686_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~504_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~472_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~440_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~408_q  ) ) )

	.dataa(!\regs~408_q ),
	.datab(!\regs~440_q ),
	.datac(!\regs~504_q ),
	.datad(!\regs~472_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~686 .extended_lut = "off";
defparam \regs~686 .lut_mask = 64'h5555333300FF0F0F;
defparam \regs~686 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N34
dffeas \regs~152 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~152 .is_wysiwyg = "true";
defparam \regs~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \regs~184 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~184 .is_wysiwyg = "true";
defparam \regs~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N6
cyclonev_lcell_comb \regs~216feeder (
// Equation(s):
// \regs~216feeder_combout  = ( \memin[24]~118_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[24]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~216feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~216feeder .extended_lut = "off";
defparam \regs~216feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~216feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N8
dffeas \regs~216 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~216 .is_wysiwyg = "true";
defparam \regs~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N20
dffeas \regs~248 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~248 .is_wysiwyg = "true";
defparam \regs~248 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N18
cyclonev_lcell_comb \regs~684 (
// Equation(s):
// \regs~684_combout  = ( \regs~248_q  & ( \Selector80~1_combout  & ( (\regs~216_q ) # (\Selector81~1_combout ) ) ) ) # ( !\regs~248_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & \regs~216_q ) ) ) ) # ( \regs~248_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~152_q )) # (\Selector81~1_combout  & ((\regs~184_q ))) ) ) ) # ( !\regs~248_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~152_q )) # (\Selector81~1_combout  & ((\regs~184_q ))) ) ) )

	.dataa(!\regs~152_q ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~184_q ),
	.datad(!\regs~216_q ),
	.datae(!\regs~248_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~684 .extended_lut = "off";
defparam \regs~684 .lut_mask = 64'h4747474700CC33FF;
defparam \regs~684 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \regs~687 (
// Equation(s):
// \regs~687_combout  = ( \regs~686_combout  & ( \regs~684_combout  & ( ((!\Selector78~1_combout  & ((\regs~683_combout ))) # (\Selector78~1_combout  & (\regs~685_combout ))) # (\Selector79~1_combout ) ) ) ) # ( !\regs~686_combout  & ( \regs~684_combout  & ( 
// (!\Selector79~1_combout  & ((!\Selector78~1_combout  & ((\regs~683_combout ))) # (\Selector78~1_combout  & (\regs~685_combout )))) # (\Selector79~1_combout  & (((!\Selector78~1_combout )))) ) ) ) # ( \regs~686_combout  & ( !\regs~684_combout  & ( 
// (!\Selector79~1_combout  & ((!\Selector78~1_combout  & ((\regs~683_combout ))) # (\Selector78~1_combout  & (\regs~685_combout )))) # (\Selector79~1_combout  & (((\Selector78~1_combout )))) ) ) ) # ( !\regs~686_combout  & ( !\regs~684_combout  & ( 
// (!\Selector79~1_combout  & ((!\Selector78~1_combout  & ((\regs~683_combout ))) # (\Selector78~1_combout  & (\regs~685_combout )))) ) ) )

	.dataa(!\Selector79~1_combout ),
	.datab(!\regs~685_combout ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~683_combout ),
	.datae(!\regs~686_combout ),
	.dataf(!\regs~684_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~687 .extended_lut = "off";
defparam \regs~687 .lut_mask = 64'h02A207A752F257F7;
defparam \regs~687 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N57
cyclonev_lcell_comb \memin[24]~129 (
// Equation(s):
// \memin[24]~129_combout  = ( \regs~687_combout  & ( (\memin[24]~116_combout  & (!\memin[0]~0_combout  & ((!\dmem~73_combout ) # (!\memin[10]~13_combout )))) ) ) # ( !\regs~687_combout  & ( (\memin[24]~116_combout  & ((!\dmem~73_combout ) # 
// (!\memin[10]~13_combout ))) ) )

	.dataa(!\dmem~73_combout ),
	.datab(!\memin[24]~116_combout ),
	.datac(!\memin[10]~13_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(gnd),
	.dataf(!\regs~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~129 .extended_lut = "off";
defparam \memin[24]~129 .lut_mask = 64'h3232323232003200;
defparam \memin[24]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( A[0] & ( \B[0]~DUPLICATE_q  & ( (A[1] & !B[1]) ) ) ) # ( !A[0] & ( \B[0]~DUPLICATE_q  & ( (A[1] & !B[1]) ) ) ) # ( A[0] & ( !\B[0]~DUPLICATE_q  & ( (A[2]) # (B[1]) ) ) ) # ( !A[0] & ( !\B[0]~DUPLICATE_q  & ( (!B[1] & A[2]) ) ) )

	.dataa(!A[1]),
	.datab(!B[1]),
	.datac(!A[2]),
	.datad(gnd),
	.datae(!A[0]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h0C0C3F3F44444444;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N2
dffeas \B[0]~_Duplicate_25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_131 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_26 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_25 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N39
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \B[0]~_Duplicate_26  & ( B[1] & ( A[3] ) ) ) # ( !\B[0]~_Duplicate_26  & ( B[1] & ( A[4] ) ) ) # ( \B[0]~_Duplicate_26  & ( !B[1] & ( \A[5]~DUPLICATE_q  ) ) ) # ( !\B[0]~_Duplicate_26  & ( !B[1] & ( A[6] ) ) )

	.dataa(!A[3]),
	.datab(!A[6]),
	.datac(!\A[5]~DUPLICATE_q ),
	.datad(!A[4]),
	.datae(!\B[0]~_Duplicate_26 ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h33330F0F00FF5555;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N42
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( B[2] & ( (!B[3] & \ShiftLeft0~3_combout ) ) ) # ( !B[2] & ( (!B[3] & \ShiftLeft0~11_combout ) ) )

	.dataa(gnd),
	.datab(!B[3]),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!\ShiftLeft0~11_combout ),
	.datae(gnd),
	.dataf(!B[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~103_Duplicate_165 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \A[26] .is_wysiwyg = "true";
defparam \A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( B[1] & ( B[0] & ( A[29] ) ) ) # ( !B[1] & ( B[0] & ( \A[27]~DUPLICATE_q  ) ) ) # ( B[1] & ( !B[0] & ( A[28] ) ) ) # ( !B[1] & ( !B[0] & ( A[26] ) ) )

	.dataa(!A[29]),
	.datab(!A[28]),
	.datac(!A[26]),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h0F0F333300FF5555;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \memin[22]~86 (
// Equation(s):
// \memin[22]~86_combout  = ( \DrPC~0_combout  & ( !\memin[15]~59_combout  & ( !PC[22] ) ) ) # ( !\DrPC~0_combout  & ( !\memin[15]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(!\DrPC~0_combout ),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~86 .extended_lut = "off";
defparam \memin[22]~86 .lut_mask = 64'hFFFFF0F000000000;
defparam \memin[22]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N56
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N41
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[22]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N30
cyclonev_lcell_comb \memin[22]~88_Duplicate_512 (
// Equation(s):
// \memin[22]~88_Duplicate_513  = ( \memin[22]~87_combout  & ( \Selector9~1_combout  & ( ((\memin[0]~0_combout  & \regs~621_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[22]~87_combout  & ( \Selector9~1_combout  ) ) # ( \memin[22]~87_combout  & ( 
// !\Selector9~1_combout  & ( (\memin[0]~0_combout  & \regs~621_combout ) ) ) ) # ( !\memin[22]~87_combout  & ( !\Selector9~1_combout  ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~621_combout ),
	.datae(!\memin[22]~87_combout ),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~88_Duplicate_513 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~88_Duplicate_512 .extended_lut = "off";
defparam \memin[22]~88_Duplicate_512 .lut_mask = 64'hFFFF000FFFFF555F;
defparam \memin[22]~88_Duplicate_512 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N31
dffeas \regs~182 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[22]~88_Duplicate_513 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~182 .is_wysiwyg = "true";
defparam \regs~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N40
dffeas \regs~150 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~150 .is_wysiwyg = "true";
defparam \regs~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N7
dffeas \regs~214 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~214 .is_wysiwyg = "true";
defparam \regs~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N20
dffeas \regs~246 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~246 .is_wysiwyg = "true";
defparam \regs~246 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N18
cyclonev_lcell_comb \regs~618 (
// Equation(s):
// \regs~618_combout  = ( \regs~246_q  & ( \Selector80~1_combout  & ( (\regs~214_q ) # (\Selector81~1_combout ) ) ) ) # ( !\regs~246_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & \regs~214_q ) ) ) ) # ( \regs~246_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~150_q ))) # (\Selector81~1_combout  & (\regs~182_q )) ) ) ) # ( !\regs~246_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~150_q ))) # (\Selector81~1_combout  & (\regs~182_q )) ) ) )

	.dataa(!\regs~182_q ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~150_q ),
	.datad(!\regs~214_q ),
	.datae(!\regs~246_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~618 .extended_lut = "off";
defparam \regs~618 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \regs~618 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N27
cyclonev_lcell_comb \memin[22]~88_Duplicate_576 (
// Equation(s):
// \memin[22]~88_Duplicate_577  = ( \regs~621_combout  & ( \Selector9~1_combout  & ( (!\memin[22]~87_combout ) # ((\Selector75~0_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~621_combout  & ( \Selector9~1_combout  & ( (!\memin[22]~87_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~621_combout  & ( !\Selector9~1_combout  & ( (!\memin[22]~87_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~621_combout  & ( !\Selector9~1_combout  & ( !\memin[22]~87_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[22]~87_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~621_combout ),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~88_Duplicate_577 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~88_Duplicate_576 .extended_lut = "off";
defparam \memin[22]~88_Duplicate_576 .lut_mask = 64'hCCCCCFCFCCFFCFFF;
defparam \memin[22]~88_Duplicate_576 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N28
dffeas \regs~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[22]~88_Duplicate_577 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~22 .is_wysiwyg = "true";
defparam \regs~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N26
dffeas \regs~118 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~118 .is_wysiwyg = "true";
defparam \regs~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N24
cyclonev_lcell_comb \regs~86feeder (
// Equation(s):
// \regs~86feeder_combout  = ( \memin[22]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~86feeder .extended_lut = "off";
defparam \regs~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \regs~86 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~86 .is_wysiwyg = "true";
defparam \regs~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N28
dffeas \regs~54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_Duplicate_513 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~54 .is_wysiwyg = "true";
defparam \regs~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N24
cyclonev_lcell_comb \regs~617 (
// Equation(s):
// \regs~617_combout  = ( \Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~118_q  ) ) ) # ( !\Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~54_q  ) ) ) # ( \Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~86_q  ) ) ) # ( 
// !\Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~22_q  ) ) )

	.dataa(!\regs~22_q ),
	.datab(!\regs~118_q ),
	.datac(!\regs~86_q ),
	.datad(!\regs~54_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~617 .extended_lut = "off";
defparam \regs~617 .lut_mask = 64'h55550F0F00FF3333;
defparam \regs~617 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \regs~310 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~310 .is_wysiwyg = "true";
defparam \regs~310 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N0
cyclonev_lcell_comb \regs~278feeder (
// Equation(s):
// \regs~278feeder_combout  = ( \memin[22]~88_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[22]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~278feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~278feeder .extended_lut = "off";
defparam \regs~278feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~278feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N2
dffeas \regs~278 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~278 .is_wysiwyg = "true";
defparam \regs~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N34
dffeas \regs~342 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~342 .is_wysiwyg = "true";
defparam \regs~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N14
dffeas \regs~374 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~374 .is_wysiwyg = "true";
defparam \regs~374 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N12
cyclonev_lcell_comb \regs~619 (
// Equation(s):
// \regs~619_combout  = ( \regs~374_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~342_q ) ) ) ) # ( !\regs~374_q  & ( \Selector80~1_combout  & ( (\regs~342_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~374_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~278_q ))) # (\Selector81~1_combout  & (\regs~310_q )) ) ) ) # ( !\regs~374_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~278_q ))) # (\Selector81~1_combout  & (\regs~310_q )) ) ) )

	.dataa(!\regs~310_q ),
	.datab(!\regs~278_q ),
	.datac(!\regs~342_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~374_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~619 .extended_lut = "off";
defparam \regs~619 .lut_mask = 64'h335533550F000FFF;
defparam \regs~619 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N50
dffeas \regs~502 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~502 .is_wysiwyg = "true";
defparam \regs~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N44
dffeas \regs~438 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~438 .is_wysiwyg = "true";
defparam \regs~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N28
dffeas \regs~406 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~406 .is_wysiwyg = "true";
defparam \regs~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N2
dffeas \regs~470 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~470 .is_wysiwyg = "true";
defparam \regs~470 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N51
cyclonev_lcell_comb \regs~620 (
// Equation(s):
// \regs~620_combout  = ( \regs~470_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout ) # (\regs~502_q ) ) ) ) # ( !\regs~470_q  & ( \Selector80~1_combout  & ( (\regs~502_q  & \Selector81~1_combout ) ) ) ) # ( \regs~470_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~406_q ))) # (\Selector81~1_combout  & (\regs~438_q )) ) ) ) # ( !\regs~470_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~406_q ))) # (\Selector81~1_combout  & (\regs~438_q )) ) ) )

	.dataa(!\regs~502_q ),
	.datab(!\regs~438_q ),
	.datac(!\regs~406_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~470_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~620 .extended_lut = "off";
defparam \regs~620 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N42
cyclonev_lcell_comb \regs~621 (
// Equation(s):
// \regs~621_combout  = ( \Selector78~1_combout  & ( \regs~620_combout  & ( (\regs~619_combout ) # (\Selector79~1_combout ) ) ) ) # ( !\Selector78~1_combout  & ( \regs~620_combout  & ( (!\Selector79~1_combout  & ((\regs~617_combout ))) # 
// (\Selector79~1_combout  & (\regs~618_combout )) ) ) ) # ( \Selector78~1_combout  & ( !\regs~620_combout  & ( (!\Selector79~1_combout  & \regs~619_combout ) ) ) ) # ( !\Selector78~1_combout  & ( !\regs~620_combout  & ( (!\Selector79~1_combout  & 
// ((\regs~617_combout ))) # (\Selector79~1_combout  & (\regs~618_combout )) ) ) )

	.dataa(!\regs~618_combout ),
	.datab(!\Selector79~1_combout ),
	.datac(!\regs~617_combout ),
	.datad(!\regs~619_combout ),
	.datae(!\Selector78~1_combout ),
	.dataf(!\regs~620_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~621 .extended_lut = "off";
defparam \regs~621 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \regs~621 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N6
cyclonev_lcell_comb \memin[22]~88_Duplicate_668 (
// Equation(s):
// \memin[22]~88_Duplicate_669  = ( \Selector9~1_combout  & ( ((!\memin[22]~87_combout ) # ((\memin[0]~0_combout  & \regs~621_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector9~1_combout  & ( (!\memin[22]~87_combout ) # ((\memin[0]~0_combout  & 
// \regs~621_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[22]~87_combout ),
	.datad(!\regs~621_combout ),
	.datae(gnd),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~88_Duplicate_669 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~88_Duplicate_668 .extended_lut = "off";
defparam \memin[22]~88_Duplicate_668 .lut_mask = 64'hF0F3F0F3F5F7F5F7;
defparam \memin[22]~88_Duplicate_668 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y17_N18
cyclonev_lcell_comb \memin[5]~36_Duplicate_706 (
// Equation(s):
// \memin[5]~36_Duplicate_707  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector26~3_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_707 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_706 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_706 .lut_mask = 64'h00330F3FFFFFFFFF;
defparam \memin[5]~36_Duplicate_706 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y17_N12
cyclonev_lcell_comb \memin[7]~26_Duplicate_233 (
// Equation(s):
// \memin[7]~26_Duplicate_234  = ( \Selector24~3_combout  & ( \regs~536_combout  & ( ((\memin[7]~25_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( \regs~536_combout  & ( (\memin[7]~25_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector24~3_combout  & ( !\regs~536_combout  & ( (\memin[7]~25_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\Selector24~3_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_234 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_233 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_233 .lut_mask = 64'h00FF0FFF33FF3FFF;
defparam \memin[7]~26_Duplicate_233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y17_N54
cyclonev_lcell_comb \memin[9]~52_Duplicate_237 (
// Equation(s):
// \memin[9]~52_Duplicate_238  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[0]~0_combout ) # (\memin[9]~51_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[0]~0_combout ) # 
// (\memin[9]~51_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[9]~51_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_238 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_237 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_237 .lut_mask = 64'h0F0F5F5F0FFF5FFF;
defparam \memin[9]~52_Duplicate_237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N57
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( PC[2] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & PC[7]))) # (\PC[5]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & !PC[7])) # (\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ 
// (PC[7]))))) ) ) # ( !PC[2] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & PC[7]))) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!PC[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'h0008148100081481;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N30
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (!PC[7] & \PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & (PC[7] & !\PC[5]~DUPLICATE_q )) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'h1818181800000000;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = ( \PC[4]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (PC[7] & \PC[3]~DUPLICATE_q )) ) ) # ( !\PC[4]~DUPLICATE_q  & ( (!PC[7] & !\PC[3]~DUPLICATE_q ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'hC0C0C0C002020202;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( PC[4] & ( \imem~105_combout  & ( (!PC[9] & (((\imem~106_combout  & \PC[6]~DUPLICATE_q )))) # (PC[9] & (PC[2] & ((!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[4] & ( \imem~105_combout  & ( (PC[2] & (PC[9] & !\PC[6]~DUPLICATE_q )) ) ) ) # ( 
// PC[4] & ( !\imem~105_combout  & ( (\imem~106_combout  & (!PC[9] & \PC[6]~DUPLICATE_q )) ) ) )

	.dataa(!PC[2]),
	.datab(!\imem~106_combout ),
	.datac(!PC[9]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!\imem~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h0000003005000530;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( \imem~107_combout  & ( !\imem~1_combout  ) ) # ( !\imem~107_combout  & ( (!\imem~1_combout ) # (((!\imem~104_combout ) # (PC[4])) # (PC[9])) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~104_combout ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\imem~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'hFBFFFBFFAAAAAAAA;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N40
dffeas \IR[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~108_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[16] .is_wysiwyg = "true";
defparam \IR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N48
cyclonev_lcell_comb \memin[10]~46 (
// Equation(s):
// \memin[10]~46_combout  = ( \DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[18] & (IR[16] & ((!PC[10]) # (!\DrPC~0_combout )))) ) ) ) # ( !\DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[16] & ((!PC[10]) # (!\DrPC~0_combout ))) ) ) ) # ( 
// \DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (IR[18] & ((!PC[10]) # (!\DrPC~0_combout ))) ) ) ) # ( !\DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (!PC[10]) # (!\DrPC~0_combout ) ) ) )

	.dataa(!IR[18]),
	.datab(!IR[16]),
	.datac(!PC[10]),
	.datad(!\DrPC~0_combout ),
	.datae(!\DrOff~0_combout ),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~46 .extended_lut = "off";
defparam \memin[10]~46 .lut_mask = 64'hFFF0555033301110;
defparam \memin[10]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N35
dffeas \regs~426 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~426 .is_wysiwyg = "true";
defparam \regs~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N2
dffeas \regs~458 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~458 .is_wysiwyg = "true";
defparam \regs~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N53
dffeas \regs~490 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~490 .is_wysiwyg = "true";
defparam \regs~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N20
dffeas \regs~394 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~394 .is_wysiwyg = "true";
defparam \regs~394 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \regs~560 (
// Equation(s):
// \regs~560_combout  = ( \regs~394_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~426_q )) # (\Selector80~1_combout  & ((\regs~490_q ))) ) ) ) # ( !\regs~394_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~426_q )) # 
// (\Selector80~1_combout  & ((\regs~490_q ))) ) ) ) # ( \regs~394_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout ) # (\regs~458_q ) ) ) ) # ( !\regs~394_q  & ( !\Selector81~1_combout  & ( (\regs~458_q  & \Selector80~1_combout ) ) ) )

	.dataa(!\regs~426_q ),
	.datab(!\regs~458_q ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~490_q ),
	.datae(!\regs~394_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~560 .extended_lut = "off";
defparam \regs~560 .lut_mask = 64'h0303F3F3505F505F;
defparam \regs~560 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N16
dffeas \regs~42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42 .is_wysiwyg = "true";
defparam \regs~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \regs~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~10 .is_wysiwyg = "true";
defparam \regs~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \regs~74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~74 .is_wysiwyg = "true";
defparam \regs~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \regs~106 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[10]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~106 .is_wysiwyg = "true";
defparam \regs~106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N33
cyclonev_lcell_comb \regs~557 (
// Equation(s):
// \regs~557_combout  = ( \regs~106_q  & ( \Selector80~1_combout  & ( (\regs~74_q ) # (\Selector81~1_combout ) ) ) ) # ( !\regs~106_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & \regs~74_q ) ) ) ) # ( \regs~106_q  & ( !\Selector80~1_combout  & 
// ( (!\Selector81~1_combout  & ((\regs~10_q ))) # (\Selector81~1_combout  & (\regs~42_q )) ) ) ) # ( !\regs~106_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~10_q ))) # (\Selector81~1_combout  & (\regs~42_q )) ) ) )

	.dataa(!\regs~42_q ),
	.datab(!\regs~10_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~74_q ),
	.datae(!\regs~106_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~557 .extended_lut = "off";
defparam \regs~557 .lut_mask = 64'h3535353500F00FFF;
defparam \regs~557 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N15
cyclonev_lcell_comb \regs~234feeder (
// Equation(s):
// \regs~234feeder_combout  = ( \memin[10]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~234feeder .extended_lut = "off";
defparam \regs~234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \regs~234 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~234 .is_wysiwyg = "true";
defparam \regs~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N52
dffeas \regs~170 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~170 .is_wysiwyg = "true";
defparam \regs~170 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \regs~202feeder (
// Equation(s):
// \regs~202feeder_combout  = ( \memin[10]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~202feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~202feeder .extended_lut = "off";
defparam \regs~202feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~202feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N55
dffeas \regs~202 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~202 .is_wysiwyg = "true";
defparam \regs~202 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \regs~138feeder (
// Equation(s):
// \regs~138feeder_combout  = ( \memin[10]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~138feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~138feeder .extended_lut = "off";
defparam \regs~138feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~138feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N49
dffeas \regs~138 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~138 .is_wysiwyg = "true";
defparam \regs~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \regs~558 (
// Equation(s):
// \regs~558_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~234_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~202_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~170_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~138_q  ) ) )

	.dataa(!\regs~234_q ),
	.datab(!\regs~170_q ),
	.datac(!\regs~202_q ),
	.datad(!\regs~138_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~558 .extended_lut = "off";
defparam \regs~558 .lut_mask = 64'h00FF33330F0F5555;
defparam \regs~558 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N40
dffeas \regs~362 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~362 .is_wysiwyg = "true";
defparam \regs~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N22
dffeas \regs~298 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~298 .is_wysiwyg = "true";
defparam \regs~298 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N51
cyclonev_lcell_comb \regs~266feeder (
// Equation(s):
// \regs~266feeder_combout  = ( \memin[10]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~266feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~266feeder .extended_lut = "off";
defparam \regs~266feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~266feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N53
dffeas \regs~266 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~266 .is_wysiwyg = "true";
defparam \regs~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \regs~330 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~330 .is_wysiwyg = "true";
defparam \regs~330 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \regs~559_Duplicate (
// Equation(s):
// \regs~559_Duplicate_691  = ( \regs~330_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout  & ((\regs~298_q ))) # (\Selector80~1_combout  & (\regs~362_q )) ) ) ) # ( !\regs~330_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout  & 
// ((\regs~298_q ))) # (\Selector80~1_combout  & (\regs~362_q )) ) ) ) # ( \regs~330_q  & ( !\Selector81~1_combout  & ( (\regs~266_q ) # (\Selector80~1_combout ) ) ) ) # ( !\regs~330_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & \regs~266_q ) 
// ) ) )

	.dataa(!\regs~362_q ),
	.datab(!\regs~298_q ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~266_q ),
	.datae(!\regs~330_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~559_Duplicate_691 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~559_Duplicate .extended_lut = "off";
defparam \regs~559_Duplicate .lut_mask = 64'h00F00FFF35353535;
defparam \regs~559_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N24
cyclonev_lcell_comb \regs~561 (
// Equation(s):
// \regs~561_combout  = ( \regs~558_combout  & ( \regs~559_Duplicate_691  & ( (!\Selector79~1_combout  & (((\Selector78~1_combout ) # (\regs~557_combout )))) # (\Selector79~1_combout  & (((!\Selector78~1_combout )) # (\regs~560_combout ))) ) ) ) # ( 
// !\regs~558_combout  & ( \regs~559_Duplicate_691  & ( (!\Selector79~1_combout  & (((\Selector78~1_combout ) # (\regs~557_combout )))) # (\Selector79~1_combout  & (\regs~560_combout  & ((\Selector78~1_combout )))) ) ) ) # ( \regs~558_combout  & ( 
// !\regs~559_Duplicate_691  & ( (!\Selector79~1_combout  & (((\regs~557_combout  & !\Selector78~1_combout )))) # (\Selector79~1_combout  & (((!\Selector78~1_combout )) # (\regs~560_combout ))) ) ) ) # ( !\regs~558_combout  & ( !\regs~559_Duplicate_691  & ( 
// (!\Selector79~1_combout  & (((\regs~557_combout  & !\Selector78~1_combout )))) # (\Selector79~1_combout  & (\regs~560_combout  & ((\Selector78~1_combout )))) ) ) )

	.dataa(!\Selector79~1_combout ),
	.datab(!\regs~560_combout ),
	.datac(!\regs~557_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~558_combout ),
	.dataf(!\regs~559_Duplicate_691 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~561 .extended_lut = "off";
defparam \regs~561 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regs~561 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N39
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( B[10] & ( (ALUfunc[0] & A[10]) ) ) # ( !B[10] & ( !A[10] ) )

	.dataa(gnd),
	.datab(!ALUfunc[0]),
	.datac(gnd),
	.datad(!A[10]),
	.datae(gnd),
	.dataf(!B[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'hFF00FF0000330033;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N18
cyclonev_lcell_comb \ALUout~7 (
// Equation(s):
// \ALUout~7_combout  = ( B[10] & ( A[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~7 .extended_lut = "off";
defparam \ALUout~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \Add2~37_sumout  & ( (!ALUfunc[0]) # (!\ALUout~7_combout ) ) ) # ( !\Add2~37_sumout  & ( (ALUfunc[0] & !\ALUout~7_combout ) ) )

	.dataa(gnd),
	.datab(!ALUfunc[0]),
	.datac(!\ALUout~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h30303030FCFCFCFC;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \B[7]~_Duplicate_16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[7]~_Duplicate_17 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[7]~_Duplicate_16 .is_wysiwyg = "true";
defparam \B[7]~_Duplicate_16 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \B[10]~_Duplicate_14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[10]~_Duplicate_15 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[10]~_Duplicate_14 .is_wysiwyg = "true";
defparam \B[10]~_Duplicate_14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !\B[10]~_Duplicate_15  & ( !\B[6]~DUPLICATE_q  & ( (!\B[9]~DUPLICATE_q  & (!\B[7]~_Duplicate_17  & (!B[5] & !B[8]))) ) ) )

	.dataa(!\B[9]~DUPLICATE_q ),
	.datab(!\B[7]~_Duplicate_17 ),
	.datac(!B[5]),
	.datad(!B[8]),
	.datae(!\B[10]~_Duplicate_15 ),
	.dataf(!\B[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N50
dffeas \B[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[28]),
	.prn(vcc));
// synopsys translate_off
defparam \B[28] .is_wysiwyg = "true";
defparam \B[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N57
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !B[25] & ( (!B[28] & (!B[26] & !B[27])) ) )

	.dataa(!B[28]),
	.datab(gnd),
	.datac(!B[26]),
	.datad(!B[27]),
	.datae(gnd),
	.dataf(!B[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'hA000A00000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \B[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[18]),
	.prn(vcc));
// synopsys translate_off
defparam \B[18] .is_wysiwyg = "true";
defparam \B[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \regs~177feeder (
// Equation(s):
// \regs~177feeder_combout  = ( \memin[17]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~177feeder .extended_lut = "off";
defparam \regs~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N55
dffeas \regs~177 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~177 .is_wysiwyg = "true";
defparam \regs~177 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N9
cyclonev_lcell_comb \regs~305feeder (
// Equation(s):
// \regs~305feeder_combout  = ( \memin[17]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~305feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~305feeder .extended_lut = "off";
defparam \regs~305feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~305feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N10
dffeas \regs~305 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~305 .is_wysiwyg = "true";
defparam \regs~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N16
dffeas \regs~49 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~49 .is_wysiwyg = "true";
defparam \regs~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \regs~433feeder (
// Equation(s):
// \regs~433feeder_combout  = ( \memin[17]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~433feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~433feeder .extended_lut = "off";
defparam \regs~433feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~433feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N13
dffeas \regs~433 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~433 .is_wysiwyg = "true";
defparam \regs~433 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \regs~603 (
// Equation(s):
// \regs~603_combout  = ( \regs~433_q  & ( \Selector79~1_combout  & ( (\regs~177_q ) # (\Selector78~1_combout ) ) ) ) # ( !\regs~433_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & \regs~177_q ) ) ) ) # ( \regs~433_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~49_q ))) # (\Selector78~1_combout  & (\regs~305_q )) ) ) ) # ( !\regs~433_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~49_q ))) # (\Selector78~1_combout  & (\regs~305_q )) ) ) )

	.dataa(!\Selector78~1_combout ),
	.datab(!\regs~177_q ),
	.datac(!\regs~305_q ),
	.datad(!\regs~49_q ),
	.datae(!\regs~433_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~603 .extended_lut = "off";
defparam \regs~603 .lut_mask = 64'h05AF05AF22227777;
defparam \regs~603 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N4
dffeas \regs~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~17 .is_wysiwyg = "true";
defparam \regs~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N47
dffeas \regs~145 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~145 .is_wysiwyg = "true";
defparam \regs~145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N21
cyclonev_lcell_comb \regs~273feeder (
// Equation(s):
// \regs~273feeder_combout  = ( \memin[17]~79_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~273feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~273feeder .extended_lut = "off";
defparam \regs~273feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~273feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N22
dffeas \regs~273 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~273 .is_wysiwyg = "true";
defparam \regs~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N32
dffeas \regs~401 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~401 .is_wysiwyg = "true";
defparam \regs~401 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \regs~602 (
// Equation(s):
// \regs~602_combout  = ( \regs~401_q  & ( \Selector79~1_combout  & ( (\regs~145_q ) # (\Selector78~1_combout ) ) ) ) # ( !\regs~401_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & \regs~145_q ) ) ) ) # ( \regs~401_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~17_q )) # (\Selector78~1_combout  & ((\regs~273_q ))) ) ) ) # ( !\regs~401_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~17_q )) # (\Selector78~1_combout  & ((\regs~273_q ))) ) ) )

	.dataa(!\Selector78~1_combout ),
	.datab(!\regs~17_q ),
	.datac(!\regs~145_q ),
	.datad(!\regs~273_q ),
	.datae(!\regs~401_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~602 .extended_lut = "off";
defparam \regs~602 .lut_mask = 64'h227722770A0A5F5F;
defparam \regs~602 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N56
dffeas \regs~497 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~497 .is_wysiwyg = "true";
defparam \regs~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N41
dffeas \regs~369 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~369 .is_wysiwyg = "true";
defparam \regs~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N17
dffeas \regs~241 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~241 .is_wysiwyg = "true";
defparam \regs~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N8
dffeas \regs~113 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~113 .is_wysiwyg = "true";
defparam \regs~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N45
cyclonev_lcell_comb \regs~605 (
// Equation(s):
// \regs~605_combout  = ( \Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~497_q  ) ) ) # ( !\Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~241_q  ) ) ) # ( \Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~369_q  ) ) ) # ( 
// !\Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~113_q  ) ) )

	.dataa(!\regs~497_q ),
	.datab(!\regs~369_q ),
	.datac(!\regs~241_q ),
	.datad(!\regs~113_q ),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~605 .extended_lut = "off";
defparam \regs~605 .lut_mask = 64'h00FF33330F0F5555;
defparam \regs~605 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N20
dffeas \regs~209 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~209 .is_wysiwyg = "true";
defparam \regs~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N28
dffeas \regs~337 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~337 .is_wysiwyg = "true";
defparam \regs~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N10
dffeas \regs~81 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~81 .is_wysiwyg = "true";
defparam \regs~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N14
dffeas \regs~465 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~465 .is_wysiwyg = "true";
defparam \regs~465 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \regs~604 (
// Equation(s):
// \regs~604_combout  = ( \regs~465_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~209_q ) ) ) ) # ( !\regs~465_q  & ( \Selector79~1_combout  & ( (\regs~209_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~465_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~81_q ))) # (\Selector78~1_combout  & (\regs~337_q )) ) ) ) # ( !\regs~465_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~81_q ))) # (\Selector78~1_combout  & (\regs~337_q )) ) ) )

	.dataa(!\regs~209_q ),
	.datab(!\Selector78~1_combout ),
	.datac(!\regs~337_q ),
	.datad(!\regs~81_q ),
	.datae(!\regs~465_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~604 .extended_lut = "off";
defparam \regs~604 .lut_mask = 64'h03CF03CF44447777;
defparam \regs~604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \regs~606 (
// Equation(s):
// \regs~606_combout  = ( \regs~605_combout  & ( \regs~604_combout  & ( ((!\Selector81~1_combout  & ((\regs~602_combout ))) # (\Selector81~1_combout  & (\regs~603_combout ))) # (\Selector80~1_combout ) ) ) ) # ( !\regs~605_combout  & ( \regs~604_combout  & ( 
// (!\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~602_combout ))) # (\Selector81~1_combout  & (\regs~603_combout )))) # (\Selector80~1_combout  & (!\Selector81~1_combout )) ) ) ) # ( \regs~605_combout  & ( !\regs~604_combout  & ( 
// (!\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~602_combout ))) # (\Selector81~1_combout  & (\regs~603_combout )))) # (\Selector80~1_combout  & (\Selector81~1_combout )) ) ) ) # ( !\regs~605_combout  & ( !\regs~604_combout  & ( 
// (!\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~602_combout ))) # (\Selector81~1_combout  & (\regs~603_combout )))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~603_combout ),
	.datad(!\regs~602_combout ),
	.datae(!\regs~605_combout ),
	.dataf(!\regs~604_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~606 .extended_lut = "off";
defparam \regs~606 .lut_mask = 64'h028A139B46CE57DF;
defparam \regs~606 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N45
cyclonev_lcell_comb \memin[17]~79_Duplicate_661 (
// Equation(s):
// \memin[17]~79_Duplicate_662  = ( \Selector75~0_combout  & ( \Selector14~2_combout  ) ) # ( !\Selector75~0_combout  & ( \Selector14~2_combout  & ( (!\memin[17]~78_combout ) # (((\memin[0]~0_combout  & \regs~606_combout )) # (\memin[17]~77_combout )) ) ) ) 
// # ( \Selector75~0_combout  & ( !\Selector14~2_combout  & ( (!\memin[17]~78_combout ) # (((\memin[0]~0_combout  & \regs~606_combout )) # (\memin[17]~77_combout )) ) ) ) # ( !\Selector75~0_combout  & ( !\Selector14~2_combout  & ( (!\memin[17]~78_combout ) # 
// (((\memin[0]~0_combout  & \regs~606_combout )) # (\memin[17]~77_combout )) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[17]~78_combout ),
	.datac(!\memin[17]~77_combout ),
	.datad(!\regs~606_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~79_Duplicate_662 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~79_Duplicate_661 .extended_lut = "off";
defparam \memin[17]~79_Duplicate_661 .lut_mask = 64'hCFDFCFDFCFDFFFFF;
defparam \memin[17]~79_Duplicate_661 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N41
dffeas \B[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_Duplicate_662 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[17]),
	.prn(vcc));
// synopsys translate_off
defparam \B[17] .is_wysiwyg = "true";
defparam \B[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N18
cyclonev_lcell_comb \memin[22]~88_Duplicate_382 (
// Equation(s):
// \memin[22]~88_Duplicate_383  = ( \regs~621_combout  & ( \Selector9~1_combout  & ( ((!\memin[22]~87_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~621_combout  & ( \Selector9~1_combout  & ( (!\memin[22]~87_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~621_combout  & ( !\Selector9~1_combout  & ( (!\memin[22]~87_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~621_combout  & ( !\Selector9~1_combout  & ( !\memin[22]~87_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[22]~87_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~621_combout ),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~88_Duplicate_383 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~88_Duplicate_382 .extended_lut = "off";
defparam \memin[22]~88_Duplicate_382 .lut_mask = 64'hF0F0F0FFF5F5F5FF;
defparam \memin[22]~88_Duplicate_382 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N53
dffeas \B[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_Duplicate_383 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[22]),
	.prn(vcc));
// synopsys translate_off
defparam \B[22] .is_wysiwyg = "true";
defparam \B[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N44
dffeas \B[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[21]),
	.prn(vcc));
// synopsys translate_off
defparam \B[21] .is_wysiwyg = "true";
defparam \B[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N51
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !B[21] & ( (!B[18] & (!B[17] & !B[22])) ) )

	.dataa(!B[18]),
	.datab(gnd),
	.datac(!B[17]),
	.datad(!B[22]),
	.datae(gnd),
	.dataf(!B[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'hA000A00000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N28
dffeas \A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_171 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \A[30] .is_wysiwyg = "true";
defparam \A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N45
cyclonev_lcell_comb \ALUout~15 (
// Equation(s):
// \ALUout~15_combout  = ( A[30] & ( B[30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~15 .extended_lut = "off";
defparam \ALUout~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUout~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y15_N42
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( B[30] & ( \A[30]~DUPLICATE_q  & ( (!ALUfunc[3] & (ALUfunc[2] & ((!ALUfunc[1]) # (!ALUfunc[0])))) # (ALUfunc[3] & ((!ALUfunc[1]) # ((!ALUfunc[2] & ALUfunc[0])))) ) ) ) # ( !B[30] & ( \A[30]~DUPLICATE_q  & ( (!ALUfunc[3] & 
// ((ALUfunc[2]))) # (ALUfunc[3] & (!ALUfunc[1])) ) ) ) # ( B[30] & ( !\A[30]~DUPLICATE_q  & ( (!ALUfunc[3] & ((ALUfunc[2]))) # (ALUfunc[3] & (!ALUfunc[1])) ) ) ) # ( !B[30] & ( !\A[30]~DUPLICATE_q  & ( (!ALUfunc[2] & ((ALUfunc[3]))) # (ALUfunc[2] & 
// (!ALUfunc[1])) ) ) )

	.dataa(!ALUfunc[1]),
	.datab(!ALUfunc[3]),
	.datac(!ALUfunc[2]),
	.datad(!ALUfunc[0]),
	.datae(!B[30]),
	.dataf(!\A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h3A3A2E2E2E2E2E3A;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N39
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( !\B[2]~DUPLICATE_q  & ( (!B[3] & (!B[1] & !B[0])) ) )

	.dataa(gnd),
	.datab(!B[3]),
	.datac(!B[1]),
	.datad(!B[0]),
	.datae(gnd),
	.dataf(!\B[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'hC000C00000000000;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N6
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \ShiftLeft0~33_combout  & ( \ShiftRight0~6_Duplicate_87  & ( (A[31] & !ALUfunc[0]) ) ) ) # ( !\ShiftLeft0~33_combout  & ( \ShiftRight0~6_Duplicate_87  & ( (A[31] & !ALUfunc[0]) ) ) ) # ( \ShiftLeft0~33_combout  & ( 
// !\ShiftRight0~6_Duplicate_87  & ( ((!B[4] & (A[30])) # (B[4] & ((A[31])))) # (ALUfunc[0]) ) ) ) # ( !\ShiftLeft0~33_combout  & ( !\ShiftRight0~6_Duplicate_87  & ( (ALUfunc[0]) # (A[31]) ) ) )

	.dataa(!A[30]),
	.datab(!A[31]),
	.datac(!B[4]),
	.datad(!ALUfunc[0]),
	.datae(!\ShiftLeft0~33_combout ),
	.dataf(!\ShiftRight0~6_Duplicate_87 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h33FF53FF33003300;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N14
dffeas \A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_Duplicate_271 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \A[27] .is_wysiwyg = "true";
defparam \A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N55
dffeas \B[1]~_Duplicate_10DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_10DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate_10DUPLICATE .is_wysiwyg = "true";
defparam \B[1]~_Duplicate_10DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N30
cyclonev_lcell_comb \ShiftLeft0~78 (
// Equation(s):
// \ShiftLeft0~78_combout  = ( \A[30]~DUPLICATE_q  & ( \A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # ((!\B[1]~_Duplicate_10DUPLICATE_q  & ((\A[29]~DUPLICATE_q ))) # (\B[1]~_Duplicate_10DUPLICATE_q  & (A[27]))) ) ) ) # ( !\A[30]~DUPLICATE_q  & ( 
// \A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((\B[1]~_Duplicate_10DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & ((!\B[1]~_Duplicate_10DUPLICATE_q  & ((\A[29]~DUPLICATE_q ))) # (\B[1]~_Duplicate_10DUPLICATE_q  & (A[27])))) ) ) ) # ( \A[30]~DUPLICATE_q  & ( 
// !\A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & (((!\B[1]~_Duplicate_10DUPLICATE_q )))) # (\B[0]~DUPLICATE_q  & ((!\B[1]~_Duplicate_10DUPLICATE_q  & ((\A[29]~DUPLICATE_q ))) # (\B[1]~_Duplicate_10DUPLICATE_q  & (A[27])))) ) ) ) # ( !\A[30]~DUPLICATE_q  & 
// ( !\A[28]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & ((!\B[1]~_Duplicate_10DUPLICATE_q  & ((\A[29]~DUPLICATE_q ))) # (\B[1]~_Duplicate_10DUPLICATE_q  & (A[27])))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[27]),
	.datac(!\B[1]~_Duplicate_10DUPLICATE_q ),
	.datad(!\A[29]~DUPLICATE_q ),
	.datae(!\A[30]~DUPLICATE_q ),
	.dataf(!\A[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~78 .extended_lut = "off";
defparam \ShiftLeft0~78 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ShiftLeft0~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N38
dffeas \A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N6
cyclonev_lcell_comb \ShiftLeft0~67 (
// Equation(s):
// \ShiftLeft0~67_combout  = ( \A[25]~DUPLICATE_q  & ( B[1] & ( (!\B[0]~DUPLICATE_q  & ((\A[24]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[23]~DUPLICATE_q )) ) ) ) # ( !\A[25]~DUPLICATE_q  & ( B[1] & ( (!\B[0]~DUPLICATE_q  & ((\A[24]~DUPLICATE_q ))) # 
// (\B[0]~DUPLICATE_q  & (\A[23]~DUPLICATE_q )) ) ) ) # ( \A[25]~DUPLICATE_q  & ( !B[1] & ( (\B[0]~DUPLICATE_q ) # (A[26]) ) ) ) # ( !\A[25]~DUPLICATE_q  & ( !B[1] & ( (A[26] & !\B[0]~DUPLICATE_q ) ) ) )

	.dataa(!\A[23]~DUPLICATE_q ),
	.datab(!A[26]),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\A[25]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~67 .extended_lut = "off";
defparam \ShiftLeft0~67 .lut_mask = 64'h330033FF0F550F55;
defparam \ShiftLeft0~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N54
cyclonev_lcell_comb \memin[18]~75 (
// Equation(s):
// \memin[18]~75_combout  = ( !\memin[15]~59_combout  & ( \DrPC~0_combout  & ( !PC[18] ) ) ) # ( !\memin[15]~59_combout  & ( !\DrPC~0_combout  ) )

	.dataa(gnd),
	.datab(!PC[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memin[15]~59_combout ),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~75 .extended_lut = "off";
defparam \memin[18]~75 .lut_mask = 64'hFFFF0000CCCC0000;
defparam \memin[18]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N36
cyclonev_lcell_comb \ShiftLeft0~11_Duplicate_84 (
// Equation(s):
// \ShiftLeft0~11_Duplicate_85  = ( \B[0]~_Duplicate_26  & ( B[1] & ( A[3] ) ) ) # ( !\B[0]~_Duplicate_26  & ( B[1] & ( A[4] ) ) ) # ( \B[0]~_Duplicate_26  & ( !B[1] & ( \A[5]~DUPLICATE_q  ) ) ) # ( !\B[0]~_Duplicate_26  & ( !B[1] & ( A[6] ) ) )

	.dataa(!A[3]),
	.datab(!A[6]),
	.datac(!A[4]),
	.datad(!\A[5]~DUPLICATE_q ),
	.datae(!\B[0]~_Duplicate_26 ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_Duplicate_85 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11_Duplicate_84 .extended_lut = "off";
defparam \ShiftLeft0~11_Duplicate_84 .lut_mask = 64'h333300FF0F0F5555;
defparam \ShiftLeft0~11_Duplicate_84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N1
dffeas \A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \A[12] .is_wysiwyg = "true";
defparam \A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( A[14] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[13]~DUPLICATE_q ))) # (B[1] & (A[11])) ) ) ) # ( !A[14] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[13]~DUPLICATE_q ))) # (B[1] & (A[11])) ) ) ) # ( A[14] & ( !\B[0]~DUPLICATE_q  & ( 
// (!B[1]) # (A[12]) ) ) ) # ( !A[14] & ( !\B[0]~DUPLICATE_q  & ( (B[1] & A[12]) ) ) )

	.dataa(!A[11]),
	.datab(!B[1]),
	.datac(!\A[13]~DUPLICATE_q ),
	.datad(!A[12]),
	.datae(!A[14]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( B[1] & ( A[7] & ( (\B[0]~DUPLICATE_q ) # (A[8]) ) ) ) # ( !B[1] & ( A[7] & ( (!\B[0]~DUPLICATE_q  & (A[10])) # (\B[0]~DUPLICATE_q  & ((A[9]))) ) ) ) # ( B[1] & ( !A[7] & ( (A[8] & !\B[0]~DUPLICATE_q ) ) ) ) # ( !B[1] & ( !A[7] 
// & ( (!\B[0]~DUPLICATE_q  & (A[10])) # (\B[0]~DUPLICATE_q  & ((A[9]))) ) ) )

	.dataa(!A[10]),
	.datab(!A[8]),
	.datac(!A[9]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h550F3300550F33FF;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N30
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( \ShiftLeft0~43_combout  & ( \ShiftLeft0~22_combout  & ( (!B[2]) # ((!B[3] & ((\ShiftLeft0~34_combout ))) # (B[3] & (\ShiftLeft0~11_Duplicate_85 ))) ) ) ) # ( !\ShiftLeft0~43_combout  & ( \ShiftLeft0~22_combout  & ( (!B[2] & 
// (((B[3])))) # (B[2] & ((!B[3] & ((\ShiftLeft0~34_combout ))) # (B[3] & (\ShiftLeft0~11_Duplicate_85 )))) ) ) ) # ( \ShiftLeft0~43_combout  & ( !\ShiftLeft0~22_combout  & ( (!B[2] & (((!B[3])))) # (B[2] & ((!B[3] & ((\ShiftLeft0~34_combout ))) # (B[3] & 
// (\ShiftLeft0~11_Duplicate_85 )))) ) ) ) # ( !\ShiftLeft0~43_combout  & ( !\ShiftLeft0~22_combout  & ( (B[2] & ((!B[3] & ((\ShiftLeft0~34_combout ))) # (B[3] & (\ShiftLeft0~11_Duplicate_85 )))) ) ) )

	.dataa(!\ShiftLeft0~11_Duplicate_85 ),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~34_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~43_combout ),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N0
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( B[4] & ( \ShiftLeft0~44_combout  & ( (\ShiftLeft0~3_combout  & (!\ShiftRight0~6_combout  & \ShiftLeft0~0_combout )) ) ) ) # ( !B[4] & ( \ShiftLeft0~44_combout  & ( !\ShiftRight0~6_combout  ) ) ) # ( B[4] & ( 
// !\ShiftLeft0~44_combout  & ( (\ShiftLeft0~3_combout  & (!\ShiftRight0~6_combout  & \ShiftLeft0~0_combout )) ) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(gnd),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(!B[4]),
	.dataf(!\ShiftLeft0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h00000050F0F00050;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N47
dffeas \A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N51
cyclonev_lcell_comb \memin[19]~72 (
// Equation(s):
// \memin[19]~72_combout  = ( \DrPC~0_combout  & ( !\memin[15]~59_combout  & ( !PC[19] ) ) ) # ( !\DrPC~0_combout  & ( !\memin[15]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[19]),
	.datad(gnd),
	.datae(!\DrPC~0_combout ),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~72 .extended_lut = "off";
defparam \memin[19]~72 .lut_mask = 64'hFFFFF0F000000000;
defparam \memin[19]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \memin[22]~88_Duplicate_687 (
// Equation(s):
// \memin[22]~88_Duplicate_688  = ( \Selector9~1_combout  & ( (!\memin[22]~87_combout ) # (((\memin[0]~0_combout  & \regs~621_combout )) # (\Selector75~0_combout )) ) ) # ( !\Selector9~1_combout  & ( (!\memin[22]~87_combout ) # ((\memin[0]~0_combout  & 
// \regs~621_combout )) ) )

	.dataa(!\memin[22]~87_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~621_combout ),
	.datae(gnd),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~88_Duplicate_688 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~88_Duplicate_687 .extended_lut = "off";
defparam \memin[22]~88_Duplicate_687 .lut_mask = 64'hAAAFAAAFBBBFBBBF;
defparam \memin[22]~88_Duplicate_687 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N8
dffeas \A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_Duplicate_688 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \A[22] .is_wysiwyg = "true";
defparam \A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \A[21] .is_wysiwyg = "true";
defparam \A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_Duplicate_608 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N9
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( \A[19]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (\A[20]~DUPLICATE_q )) # (B[1] & ((A[22]))) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (\A[20]~DUPLICATE_q )) # (B[1] & ((A[22]))) ) ) ) # ( 
// \A[19]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (!B[1]) # (A[21]) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (A[21] & B[1]) ) ) )

	.dataa(!\A[20]~DUPLICATE_q ),
	.datab(!A[22]),
	.datac(!A[21]),
	.datad(!B[1]),
	.datae(!\A[19]~DUPLICATE_q ),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h000FFF0F55335533;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N55
dffeas \A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \A[24] .is_wysiwyg = "true";
defparam \A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N39
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( \A[25]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (A[24])) # (B[1] & ((\A[26]~DUPLICATE_q ))) ) ) ) # ( !\A[25]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (A[24])) # (B[1] & ((\A[26]~DUPLICATE_q ))) ) ) ) # ( 
// \A[25]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (B[1]) # (\A[23]~DUPLICATE_q ) ) ) ) # ( !\A[25]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (\A[23]~DUPLICATE_q  & !B[1]) ) ) )

	.dataa(!\A[23]~DUPLICATE_q ),
	.datab(!A[24]),
	.datac(!B[1]),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(!\A[25]~DUPLICATE_q ),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h50505F5F303F303F;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N45
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( \ShiftRight0~9_combout  & ( \ShiftRight0~8_combout  & ( (!B[3] & (((\ShiftRight0~7_combout ) # (\B[2]~DUPLICATE_q )))) # (B[3] & (((!\B[2]~DUPLICATE_q )) # (\A[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~9_combout  & ( 
// \ShiftRight0~8_combout  & ( (!B[3] & (((\ShiftRight0~7_combout ) # (\B[2]~DUPLICATE_q )))) # (B[3] & (\A[31]~DUPLICATE_q  & (\B[2]~DUPLICATE_q ))) ) ) ) # ( \ShiftRight0~9_combout  & ( !\ShiftRight0~8_combout  & ( (!B[3] & (((!\B[2]~DUPLICATE_q  & 
// \ShiftRight0~7_combout )))) # (B[3] & (((!\B[2]~DUPLICATE_q )) # (\A[31]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~9_combout  & ( !\ShiftRight0~8_combout  & ( (!B[3] & (((!\B[2]~DUPLICATE_q  & \ShiftRight0~7_combout )))) # (B[3] & (\A[31]~DUPLICATE_q  & 
// (\B[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!B[3]),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N3
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \B[0]~_Duplicate_20  & ( A[8] & ( (B[1]) # (A[10]) ) ) ) # ( !\B[0]~_Duplicate_20  & ( A[8] & ( (!B[1] & (A[11])) # (B[1] & ((\A[9]~DUPLICATE_q ))) ) ) ) # ( \B[0]~_Duplicate_20  & ( !A[8] & ( (A[10] & !B[1]) ) ) ) # ( 
// !\B[0]~_Duplicate_20  & ( !A[8] & ( (!B[1] & (A[11])) # (B[1] & ((\A[9]~DUPLICATE_q ))) ) ) )

	.dataa(!A[11]),
	.datab(!A[10]),
	.datac(!B[1]),
	.datad(!\A[9]~DUPLICATE_q ),
	.datae(!\B[0]~_Duplicate_20 ),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h505F3030505F3F3F;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \A[7]~_Duplicate_31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[7]~_Duplicate_32 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[7]~_Duplicate_31 .is_wysiwyg = "true";
defparam \A[7]~_Duplicate_31 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N41
dffeas \A[6]~_Duplicate_29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[6]~_Duplicate_30 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[6]~_Duplicate_29 .is_wysiwyg = "true";
defparam \A[6]~_Duplicate_29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N12
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( \B[0]~DUPLICATE_q  & ( \A[6]~_Duplicate_30  & ( (!B[1]) # (\A[4]~_Duplicate_15 ) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( \A[6]~_Duplicate_30  & ( (!B[1] & (\A[7]~_Duplicate_32 )) # (B[1] & ((\A[5]~DUPLICATE_q ))) ) ) ) # ( 
// \B[0]~DUPLICATE_q  & ( !\A[6]~_Duplicate_30  & ( (B[1] & \A[4]~_Duplicate_15 ) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !\A[6]~_Duplicate_30  & ( (!B[1] & (\A[7]~_Duplicate_32 )) # (B[1] & ((\A[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[7]~_Duplicate_32 ),
	.datab(!B[1]),
	.datac(!\A[4]~_Duplicate_15 ),
	.datad(!\A[5]~DUPLICATE_q ),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!\A[6]~_Duplicate_30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h447703034477CFCF;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N59
dffeas \A[15]~_Duplicate_1DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[15]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[15]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \A[15]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N3
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( A[14] & ( \B[0]~DUPLICATE_q  & ( (!B[1]) # (\A[12]~DUPLICATE_q ) ) ) ) # ( !A[14] & ( \B[0]~DUPLICATE_q  & ( (B[1] & \A[12]~DUPLICATE_q ) ) ) ) # ( A[14] & ( !\B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[15]~_Duplicate_1DUPLICATE_q ))) 
// # (B[1] & (\A[13]~DUPLICATE_q )) ) ) ) # ( !A[14] & ( !\B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[15]~_Duplicate_1DUPLICATE_q ))) # (B[1] & (\A[13]~DUPLICATE_q )) ) ) )

	.dataa(!\A[13]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\A[15]~_Duplicate_1DUPLICATE_q ),
	.datad(!\A[12]~DUPLICATE_q ),
	.datae(!A[14]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N44
dffeas \A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \A[16] .is_wysiwyg = "true";
defparam \A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N54
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( A[16] & ( B[1] & ( (\B[0]~DUPLICATE_q ) # (A[17]) ) ) ) # ( !A[16] & ( B[1] & ( (A[17] & !\B[0]~DUPLICATE_q ) ) ) ) # ( A[16] & ( !B[1] & ( (!\B[0]~DUPLICATE_q  & (\A[19]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((A[18]))) ) ) ) 
// # ( !A[16] & ( !B[1] & ( (!\B[0]~DUPLICATE_q  & (\A[19]~DUPLICATE_q )) # (\B[0]~DUPLICATE_q  & ((A[18]))) ) ) )

	.dataa(!A[17]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!A[18]),
	.datae(!A[16]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h0C3F0C3F44447777;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \ShiftLeft0~31_combout  & ( \ShiftLeft0~40_combout  & ( (!B[3]) # ((!B[2] & (\ShiftLeft0~20_combout )) # (B[2] & ((\ShiftLeft0~8_combout )))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( \ShiftLeft0~40_combout  & ( (!B[3] & (!B[2])) 
// # (B[3] & ((!B[2] & (\ShiftLeft0~20_combout )) # (B[2] & ((\ShiftLeft0~8_combout ))))) ) ) ) # ( \ShiftLeft0~31_combout  & ( !\ShiftLeft0~40_combout  & ( (!B[3] & (B[2])) # (B[3] & ((!B[2] & (\ShiftLeft0~20_combout )) # (B[2] & ((\ShiftLeft0~8_combout 
// ))))) ) ) ) # ( !\ShiftLeft0~31_combout  & ( !\ShiftLeft0~40_combout  & ( (B[3] & ((!B[2] & (\ShiftLeft0~20_combout )) # (B[2] & ((\ShiftLeft0~8_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~20_combout ),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(!\ShiftLeft0~31_combout ),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h041526378C9DAEBF;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N59
dffeas \B[0]~_Duplicate_18DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_131 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_18DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_18DUPLICATE .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_18DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( \B[0]~_Duplicate_18DUPLICATE_q  & ( A[3] & ( (!B[1] & (A[2])) # (B[1] & ((A[0]))) ) ) ) # ( !\B[0]~_Duplicate_18DUPLICATE_q  & ( A[3] & ( (!B[1]) # (A[1]) ) ) ) # ( \B[0]~_Duplicate_18DUPLICATE_q  & ( !A[3] & ( (!B[1] & (A[2])) 
// # (B[1] & ((A[0]))) ) ) ) # ( !\B[0]~_Duplicate_18DUPLICATE_q  & ( !A[3] & ( (B[1] & A[1]) ) ) )

	.dataa(!A[2]),
	.datab(!B[1]),
	.datac(!A[1]),
	.datad(!A[0]),
	.datae(!\B[0]~_Duplicate_18DUPLICATE_q ),
	.dataf(!A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h03034477CFCF4477;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N12
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( !\ShiftRight0~6_combout  & ( (!B[4] & (\ShiftLeft0~41_combout )) # (B[4] & (((\ShiftLeft0~1_combout  & \ShiftLeft0~0_combout )))) ) )

	.dataa(!B[4]),
	.datab(!\ShiftLeft0~41_combout ),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h2227222700000000;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N0
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( ALUfunc[0] & ( \ShiftLeft0~42_combout  ) ) # ( !ALUfunc[0] & ( \ShiftLeft0~42_combout  & ( (!B[4] & ((!\ShiftRight0~6_combout  & ((\ShiftRight0~10_combout ))) # (\ShiftRight0~6_combout  & (\A[31]~DUPLICATE_q )))) # (B[4] & 
// (\A[31]~DUPLICATE_q )) ) ) ) # ( !ALUfunc[0] & ( !\ShiftLeft0~42_combout  & ( (!B[4] & ((!\ShiftRight0~6_combout  & ((\ShiftRight0~10_combout ))) # (\ShiftRight0~6_combout  & (\A[31]~DUPLICATE_q )))) # (B[4] & (\A[31]~DUPLICATE_q )) ) ) )

	.dataa(!B[4]),
	.datab(!\A[31]~DUPLICATE_q ),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftRight0~10_combout ),
	.datae(!ALUfunc[0]),
	.dataf(!\ShiftLeft0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h13B3000013B3FFFF;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N8
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N38
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N36
cyclonev_lcell_comb \memin[5]~36_Duplicate_580 (
// Equation(s):
// \memin[5]~36_Duplicate_581  = ( \memin[0]~0_combout  & ( \Selector26~3_combout  & ( ((\memin[5]~35_combout ) # (\regs~546_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector26~3_combout  & ( (\memin[5]~35_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector26~3_combout  & ( (\memin[5]~35_combout ) # (\regs~546_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector26~3_combout  & ( \memin[5]~35_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\regs~546_combout ),
	.datad(!\memin[5]~35_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_581 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_580 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_580 .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \memin[5]~36_Duplicate_580 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y21_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_298 (
// Equation(s):
// \memin[7]~26_Duplicate_299  = ( \memin[0]~0_combout  & ( \memin[7]~25_combout  ) ) # ( !\memin[0]~0_combout  & ( \memin[7]~25_combout  ) ) # ( \memin[0]~0_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\regs~536_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector24~3_combout ),
	.datad(!\regs~536_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_299 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_298 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_298 .lut_mask = 64'h030303FFFFFFFFFF;
defparam \memin[7]~26_Duplicate_298 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y21_N42
cyclonev_lcell_comb \memin[9]~52_Duplicate_370 (
// Equation(s):
// \memin[9]~52_Duplicate_371  = ( \memin[9]~51_combout  & ( \regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( \regs~566_combout  & ( ((\Selector22~3_Duplicate_5  & \Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[9]~51_combout  & ( 
// !\regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( !\regs~566_combout  & ( (\Selector22~3_Duplicate_5  & \Selector75~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector22~3_Duplicate_5 ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_371 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_370 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_370 .lut_mask = 64'h0033FFFF0F3FFFFF;
defparam \memin[9]~52_Duplicate_370 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y21_N36
cyclonev_lcell_comb \memin[10]~47_Duplicate_477 (
// Equation(s):
// \memin[10]~47_Duplicate_478  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[10]~45_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\Selector75~0_combout )) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_478 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_477 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_477 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \memin[10]~47_Duplicate_477 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y21_N18
cyclonev_lcell_comb \memin[14]~64_Duplicate_542 (
// Equation(s):
// \memin[14]~64_Duplicate_543  = ( \memin[0]~0_combout  & ( \regs~581_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector17~0_combout  & \Selector75~0_combout )) # (\memin[14]~62_combout )) ) ) ) # ( 
// \memin[0]~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector17~0_combout  & \Selector75~0_combout )) # (\memin[14]~62_combout )) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # 
// (((\Selector17~0_combout  & \Selector75~0_combout )) # (\memin[14]~62_combout )) ) ) )

	.dataa(!\Selector17~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[14]~63_combout ),
	.datad(!\memin[14]~62_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_543 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_542 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_542 .lut_mask = 64'hF1FFF1FFF1FFFFFF;
defparam \memin[14]~64_Duplicate_542 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[19]~73_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_543 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_478 ,\memin[9]~52_Duplicate_371 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_299 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_581 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X41_Y19_N26
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y18_N30
cyclonev_lcell_comb \memin[7]~26_Duplicate_546 (
// Equation(s):
// \memin[7]~26_Duplicate_547  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[0]~0_combout ) # (\memin[7]~25_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[0]~0_combout ) # (\memin[7]~25_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[7]~25_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_547 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_546 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_546 .lut_mask = 64'h0F0F0FFF5F5F5FFF;
defparam \memin[7]~26_Duplicate_546 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y18_N24
cyclonev_lcell_comb \memin[9]~52_Duplicate_372 (
// Equation(s):
// \memin[9]~52_Duplicate_373  = ( \regs~566_combout  & ( (((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # (\memin[9]~51_combout )) # (\memin[0]~0_combout ) ) ) # ( !\regs~566_combout  & ( ((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # 
// (\memin[9]~51_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector22~3_Duplicate_5 ),
	.datad(!\memin[9]~51_combout ),
	.datae(gnd),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_373 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_372 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_372 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \memin[9]~52_Duplicate_372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N30
cyclonev_lcell_comb \memin[10]~47_Duplicate_479 (
// Equation(s):
// \memin[10]~47_Duplicate_480  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_480 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_479 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_479 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[10]~47_Duplicate_479 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[19]~73_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_480 ,\memin[9]~52_Duplicate_373 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_547 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020208000006120008810000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N24
cyclonev_lcell_comb \dmem~47 (
// Equation(s):
// \dmem~47_combout  = ( \dmem~20_q  & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )) ) ) ) # ( !\dmem~20_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( \dmem~20_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )) ) ) ) # ( !\dmem~20_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datae(!\dmem~20_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~47 .extended_lut = "off";
defparam \dmem~47 .lut_mask = 64'h0005F0F50A0FFAFF;
defparam \dmem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N30
cyclonev_lcell_comb \memin[19]~71 (
// Equation(s):
// \memin[19]~71_combout  = ( \dmem~39_combout  & ( \dmem~47_combout  & ( (\memin[10]~13_combout  & dmem_rtl_0_bypass[67]) ) ) ) # ( !\dmem~39_combout  & ( \dmem~47_combout  & ( (\memin[10]~13_combout  & ((dmem_rtl_0_bypass[67]) # (dmem_rtl_0_bypass[68]))) ) 
// ) ) # ( \dmem~39_combout  & ( !\dmem~47_combout  & ( (\memin[10]~13_combout  & dmem_rtl_0_bypass[67]) ) ) ) # ( !\dmem~39_combout  & ( !\dmem~47_combout  & ( (\memin[10]~13_combout  & (!dmem_rtl_0_bypass[68] & dmem_rtl_0_bypass[67])) ) ) )

	.dataa(!\memin[10]~13_combout ),
	.datab(!dmem_rtl_0_bypass[68]),
	.datac(!dmem_rtl_0_bypass[67]),
	.datad(gnd),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~71 .extended_lut = "off";
defparam \memin[19]~71 .lut_mask = 64'h0404050515150505;
defparam \memin[19]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \regs~275feeder (
// Equation(s):
// \regs~275feeder_combout  = \memin[19]~73_combout 

	.dataa(gnd),
	.datab(!\memin[19]~73_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~275feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~275feeder .extended_lut = "off";
defparam \regs~275feeder .lut_mask = 64'h3333333333333333;
defparam \regs~275feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N2
dffeas \regs~275 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~275 .is_wysiwyg = "true";
defparam \regs~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N42
cyclonev_lcell_comb \regs~19feeder (
// Equation(s):
// \regs~19feeder_combout  = \memin[19]~73_combout 

	.dataa(gnd),
	.datab(!\memin[19]~73_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~19feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~19feeder .extended_lut = "off";
defparam \regs~19feeder .lut_mask = 64'h3333333333333333;
defparam \regs~19feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N44
dffeas \regs~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~19 .is_wysiwyg = "true";
defparam \regs~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N6
cyclonev_lcell_comb \regs~147feeder (
// Equation(s):
// \regs~147feeder_combout  = ( \memin[19]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~147feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~147feeder .extended_lut = "off";
defparam \regs~147feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~147feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N7
dffeas \regs~147 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~147 .is_wysiwyg = "true";
defparam \regs~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y19_N59
dffeas \regs~403 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~403 .is_wysiwyg = "true";
defparam \regs~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N57
cyclonev_lcell_comb \regs~592 (
// Equation(s):
// \regs~592_combout  = ( \regs~403_q  & ( \Selector78~1_combout  & ( (\Selector79~1_combout ) # (\regs~275_q ) ) ) ) # ( !\regs~403_q  & ( \Selector78~1_combout  & ( (\regs~275_q  & !\Selector79~1_combout ) ) ) ) # ( \regs~403_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & (\regs~19_q )) # (\Selector79~1_combout  & ((\regs~147_q ))) ) ) ) # ( !\regs~403_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~19_q )) # (\Selector79~1_combout  & ((\regs~147_q ))) ) ) )

	.dataa(!\regs~275_q ),
	.datab(!\regs~19_q ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~147_q ),
	.datae(!\regs~403_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~592 .extended_lut = "off";
defparam \regs~592 .lut_mask = 64'h303F303F50505F5F;
defparam \regs~592 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N46
dffeas \regs~339 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~339 .is_wysiwyg = "true";
defparam \regs~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N41
dffeas \regs~83 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~83 .is_wysiwyg = "true";
defparam \regs~83 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N54
cyclonev_lcell_comb \regs~467feeder (
// Equation(s):
// \regs~467feeder_combout  = ( \memin[19]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~467feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~467feeder .extended_lut = "off";
defparam \regs~467feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~467feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N55
dffeas \regs~467 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~467 .is_wysiwyg = "true";
defparam \regs~467 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \regs~211feeder (
// Equation(s):
// \regs~211feeder_combout  = ( \memin[19]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~211feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~211feeder .extended_lut = "off";
defparam \regs~211feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~211feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N25
dffeas \regs~211 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~211 .is_wysiwyg = "true";
defparam \regs~211 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N24
cyclonev_lcell_comb \regs~594 (
// Equation(s):
// \regs~594_combout  = ( \regs~211_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~467_q ) ) ) ) # ( !\regs~211_q  & ( \Selector79~1_combout  & ( (\regs~467_q  & \Selector78~1_combout ) ) ) ) # ( \regs~211_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~83_q ))) # (\Selector78~1_combout  & (\regs~339_q )) ) ) ) # ( !\regs~211_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~83_q ))) # (\Selector78~1_combout  & (\regs~339_q )) ) ) )

	.dataa(!\regs~339_q ),
	.datab(!\regs~83_q ),
	.datac(!\regs~467_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~211_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~594 .extended_lut = "off";
defparam \regs~594 .lut_mask = 64'h33553355000FFF0F;
defparam \regs~594 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N43
dffeas \regs~243 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~243 .is_wysiwyg = "true";
defparam \regs~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N50
dffeas \regs~115 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~115 .is_wysiwyg = "true";
defparam \regs~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \regs~499 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~499 .is_wysiwyg = "true";
defparam \regs~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N38
dffeas \regs~371 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~371 .is_wysiwyg = "true";
defparam \regs~371 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \regs~595 (
// Equation(s):
// \regs~595_combout  = ( \regs~371_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~243_q )) # (\Selector78~1_combout  & ((\regs~499_q ))) ) ) ) # ( !\regs~371_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~243_q )) # 
// (\Selector78~1_combout  & ((\regs~499_q ))) ) ) ) # ( \regs~371_q  & ( !\Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~115_q ) ) ) ) # ( !\regs~371_q  & ( !\Selector79~1_combout  & ( (\regs~115_q  & !\Selector78~1_combout ) ) ) )

	.dataa(!\regs~243_q ),
	.datab(!\regs~115_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~499_q ),
	.datae(!\regs~371_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~595 .extended_lut = "off";
defparam \regs~595 .lut_mask = 64'h30303F3F505F505F;
defparam \regs~595 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \regs~307feeder (
// Equation(s):
// \regs~307feeder_combout  = ( \memin[19]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~307feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~307feeder .extended_lut = "off";
defparam \regs~307feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~307feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N7
dffeas \regs~307 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~307 .is_wysiwyg = "true";
defparam \regs~307 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \regs~51feeder (
// Equation(s):
// \regs~51feeder_combout  = ( \memin[19]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~51feeder .extended_lut = "off";
defparam \regs~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N37
dffeas \regs~51 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~51 .is_wysiwyg = "true";
defparam \regs~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \regs~179feeder (
// Equation(s):
// \regs~179feeder_combout  = ( \memin[19]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[19]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~179feeder .extended_lut = "off";
defparam \regs~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N37
dffeas \regs~179 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~179 .is_wysiwyg = "true";
defparam \regs~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \regs~435 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~435 .is_wysiwyg = "true";
defparam \regs~435 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N9
cyclonev_lcell_comb \regs~593 (
// Equation(s):
// \regs~593_combout  = ( \regs~435_q  & ( \Selector79~1_combout  & ( (\regs~179_q ) # (\Selector78~1_combout ) ) ) ) # ( !\regs~435_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & \regs~179_q ) ) ) ) # ( \regs~435_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~51_q ))) # (\Selector78~1_combout  & (\regs~307_q )) ) ) ) # ( !\regs~435_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~51_q ))) # (\Selector78~1_combout  & (\regs~307_q )) ) ) )

	.dataa(!\regs~307_q ),
	.datab(!\regs~51_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~179_q ),
	.datae(!\regs~435_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~593 .extended_lut = "off";
defparam \regs~593 .lut_mask = 64'h3535353500F00FFF;
defparam \regs~593 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \regs~596 (
// Equation(s):
// \regs~596_combout  = ( \regs~595_combout  & ( \regs~593_combout  & ( ((!\Selector80~1_combout  & (\regs~592_combout )) # (\Selector80~1_combout  & ((\regs~594_combout )))) # (\Selector81~1_combout ) ) ) ) # ( !\regs~595_combout  & ( \regs~593_combout  & ( 
// (!\Selector80~1_combout  & (((\Selector81~1_combout )) # (\regs~592_combout ))) # (\Selector80~1_combout  & (((\regs~594_combout  & !\Selector81~1_combout )))) ) ) ) # ( \regs~595_combout  & ( !\regs~593_combout  & ( (!\Selector80~1_combout  & 
// (\regs~592_combout  & ((!\Selector81~1_combout )))) # (\Selector80~1_combout  & (((\Selector81~1_combout ) # (\regs~594_combout )))) ) ) ) # ( !\regs~595_combout  & ( !\regs~593_combout  & ( (!\Selector81~1_combout  & ((!\Selector80~1_combout  & 
// (\regs~592_combout )) # (\Selector80~1_combout  & ((\regs~594_combout ))))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\regs~592_combout ),
	.datac(!\regs~594_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~595_combout ),
	.dataf(!\regs~593_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~596 .extended_lut = "off";
defparam \regs~596 .lut_mask = 64'h2700275527AA27FF;
defparam \regs~596 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N12
cyclonev_lcell_comb \memin[19]~73 (
// Equation(s):
// \memin[19]~73_combout  = ( \Selector12~2_combout  & ( \regs~596_combout  & ( (!\memin[19]~72_combout ) # (((\Selector75~0_combout ) # (\memin[19]~71_combout )) # (\memin[0]~0_combout )) ) ) ) # ( !\Selector12~2_combout  & ( \regs~596_combout  & ( 
// (!\memin[19]~72_combout ) # ((\memin[19]~71_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector12~2_combout  & ( !\regs~596_combout  & ( (!\memin[19]~72_combout ) # ((\Selector75~0_combout ) # (\memin[19]~71_combout )) ) ) ) # ( !\Selector12~2_combout 
//  & ( !\regs~596_combout  & ( (!\memin[19]~72_combout ) # (\memin[19]~71_combout ) ) ) )

	.dataa(!\memin[19]~72_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[19]~71_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\Selector12~2_combout ),
	.dataf(!\regs~596_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~73 .extended_lut = "off";
defparam \memin[19]~73 .lut_mask = 64'hAFAFAFFFBFBFBFFF;
defparam \memin[19]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N56
dffeas \B[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[19]),
	.prn(vcc));
// synopsys translate_off
defparam \B[19] .is_wysiwyg = "true";
defparam \B[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \A[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[18]~76_Duplicate_663 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[18]~DUPLICATE .is_wysiwyg = "true";
defparam \A[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N40
dffeas \B[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_Duplicate_662 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[17]~DUPLICATE .is_wysiwyg = "true";
defparam \B[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_Duplicate_511 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N14
dffeas \A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \A[15] .is_wysiwyg = "true";
defparam \A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N45
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( A[15] ) + ( \B[15]~DUPLICATE_q  ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( A[15] ) + ( \B[15]~DUPLICATE_q  ) + ( \Add1~54  ))

	.dataa(!\B[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( A[16] ) + ( \B[16]~DUPLICATE_q  ) + ( \Add1~50  ))
// \Add1~78  = CARRY(( A[16] ) + ( \B[16]~DUPLICATE_q  ) + ( \Add1~50  ))

	.dataa(!\B[16]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!A[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N51
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \A[17]~DUPLICATE_q  ) + ( \B[17]~DUPLICATE_q  ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( \A[17]~DUPLICATE_q  ) + ( \B[17]~DUPLICATE_q  ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(!\B[17]~DUPLICATE_q ),
	.datac(!\A[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \A[18]~DUPLICATE_q  ) + ( B[18] ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( \A[18]~DUPLICATE_q  ) + ( B[18] ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[18]),
	.datad(!\A[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N57
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \A[19]~DUPLICATE_q  ) + ( B[19] ) + ( \Add1~70  ))
// \Add1~66  = CARRY(( \A[19]~DUPLICATE_q  ) + ( B[19] ) + ( \Add1~70  ))

	.dataa(!B[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N48
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \A[19]~DUPLICATE_q  & ( \Add1~65_sumout  & ( (!ALUfunc[0]) # (!B[19] $ (!ALUfunc[1])) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( \Add1~65_sumout  & ( (!ALUfunc[1] & ((!ALUfunc[0]))) # (ALUfunc[1] & (B[19])) ) ) ) # ( \A[19]~DUPLICATE_q  
// & ( !\Add1~65_sumout  & ( !ALUfunc[1] $ (((!B[19]) # (!ALUfunc[0]))) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( !\Add1~65_sumout  & ( (B[19] & ALUfunc[1]) ) ) )

	.dataa(!B[19]),
	.datab(!ALUfunc[1]),
	.datac(gnd),
	.datad(!ALUfunc[0]),
	.datae(!\A[19]~DUPLICATE_q ),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h11113366DD11FF66;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N52
dffeas \B[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[16]),
	.prn(vcc));
// synopsys translate_off
defparam \B[16] .is_wysiwyg = "true";
defparam \B[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N46
dffeas \B[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \B[15] .is_wysiwyg = "true";
defparam \B[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N45
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( !B[15] $ (A[15]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( !B[15] $ (A[15]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~51  = SHARE((!B[15] & A[15]))

	.dataa(gnd),
	.datab(!B[15]),
	.datac(!A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(\Add2~55 ),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( !B[16] $ (A[16]) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~78  = CARRY(( !B[16] $ (A[16]) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~79  = SHARE((!B[16] & A[16]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[16]),
	.datad(!A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(\Add2~51 ),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout(\Add2~79 ));
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N51
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( !\B[17]~DUPLICATE_q  $ (\A[17]~DUPLICATE_q ) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( !\B[17]~DUPLICATE_q  $ (\A[17]~DUPLICATE_q ) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~75  = SHARE((!\B[17]~DUPLICATE_q  & \A[17]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[17]~DUPLICATE_q ),
	.datad(!\A[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(\Add2~79 ),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout(\Add2~75 ));
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( !\A[18]~DUPLICATE_q  $ (B[18]) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~70  = CARRY(( !\A[18]~DUPLICATE_q  $ (B[18]) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~71  = SHARE((\A[18]~DUPLICATE_q  & !B[18]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[18]~DUPLICATE_q ),
	.datad(!B[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(\Add2~75 ),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout(\Add2~71 ));
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N57
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( !\A[19]~DUPLICATE_q  $ (B[19]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~66  = CARRY(( !\A[19]~DUPLICATE_q  $ (B[19]) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~67  = SHARE((\A[19]~DUPLICATE_q  & !B[19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!B[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(\Add2~71 ),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[1] & ((!ALUfunc[0] & (\Add2~65_sumout )) # (ALUfunc[0] & ((!\Selector12~0_combout ))))) # (ALUfunc[1] & (((!\Selector12~0_combout )))))) ) ) # ( ALUfunc[2] & ( ((!ALUfunc[3] & 
// (((\Selector12~0_combout )))) # (ALUfunc[3] & (!ALUfunc[1] & (\Selector12~1_combout )))) ) )

	.dataa(!ALUfunc[1]),
	.datab(!ALUfunc[0]),
	.datac(!\Selector12~1_combout ),
	.datad(!ALUfunc[3]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector12~0_combout ),
	.datag(!\Add2~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~2 .extended_lut = "on";
defparam \Selector12~2 .lut_mask = 64'h007F000A0008FF0A;
defparam \Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N6
cyclonev_lcell_comb \memin[19]~73_Duplicate (
// Equation(s):
// \memin[19]~73_Duplicate_608  = ( \memin[19]~71_combout  & ( \regs~596_combout  ) ) # ( !\memin[19]~71_combout  & ( \regs~596_combout  & ( ((!\memin[19]~72_combout ) # ((\Selector75~0_combout  & \Selector12~2_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( 
// \memin[19]~71_combout  & ( !\regs~596_combout  ) ) # ( !\memin[19]~71_combout  & ( !\regs~596_combout  & ( (!\memin[19]~72_combout ) # ((\Selector75~0_combout  & \Selector12~2_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[19]~72_combout ),
	.datad(!\Selector12~2_combout ),
	.datae(!\memin[19]~71_combout ),
	.dataf(!\regs~596_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[19]~73_Duplicate_608 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[19]~73_Duplicate .extended_lut = "off";
defparam \memin[19]~73_Duplicate .lut_mask = 64'hF0F5FFFFF3F7FFFF;
defparam \memin[19]~73_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N14
dffeas \A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_Duplicate_608 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \A[19] .is_wysiwyg = "true";
defparam \A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N6
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \B[0]~DUPLICATE_q  & ( B[1] & ( A[21] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( B[1] & ( \A[20]~DUPLICATE_q  ) ) ) # ( \B[0]~DUPLICATE_q  & ( !B[1] & ( A[19] ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !B[1] & ( \A[18]~DUPLICATE_q  ) ) )

	.dataa(!\A[20]~DUPLICATE_q ),
	.datab(!A[19]),
	.datac(!A[21]),
	.datad(!\A[18]~DUPLICATE_q ),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h00FF333355550F0F;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N15
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = (!B[1] & ((!B[0] & ((\A[30]~DUPLICATE_q ))) # (B[0] & (\A[31]~DUPLICATE_q )))) # (B[1] & (\A[31]~DUPLICATE_q ))

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!B[0]),
	.datad(!\A[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h15D515D515D515D5;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~20_combout  & ( ((!B[3] & ((\ShiftRight0~17_combout ))) # (B[3] & (\ShiftRight0~19_combout ))) # (\B[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~18_combout  & ( \ShiftRight0~20_combout  & 
// ( (!B[3] & (((\ShiftRight0~17_combout  & !\B[2]~DUPLICATE_q )))) # (B[3] & (((\B[2]~DUPLICATE_q )) # (\ShiftRight0~19_combout ))) ) ) ) # ( \ShiftRight0~18_combout  & ( !\ShiftRight0~20_combout  & ( (!B[3] & (((\B[2]~DUPLICATE_q ) # 
// (\ShiftRight0~17_combout )))) # (B[3] & (\ShiftRight0~19_combout  & ((!\B[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~18_combout  & ( !\ShiftRight0~20_combout  & ( (!\B[2]~DUPLICATE_q  & ((!B[3] & ((\ShiftRight0~17_combout ))) # (B[3] & 
// (\ShiftRight0~19_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~19_combout ),
	.datac(!\ShiftRight0~17_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N51
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \ShiftLeft0~45_combout  & ( \ShiftRight0~21_combout  & ( (((!B[4] & !\ShiftRight0~6_combout )) # (ALUfunc[0])) # (A[31]) ) ) ) # ( !\ShiftLeft0~45_combout  & ( \ShiftRight0~21_combout  & ( (!ALUfunc[0] & (((!B[4] & 
// !\ShiftRight0~6_combout )) # (A[31]))) ) ) ) # ( \ShiftLeft0~45_combout  & ( !\ShiftRight0~21_combout  & ( ((A[31] & ((\ShiftRight0~6_combout ) # (B[4])))) # (ALUfunc[0]) ) ) ) # ( !\ShiftLeft0~45_combout  & ( !\ShiftRight0~21_combout  & ( (A[31] & 
// (!ALUfunc[0] & ((\ShiftRight0~6_combout ) # (B[4])))) ) ) )

	.dataa(!B[4]),
	.datab(!A[31]),
	.datac(!ALUfunc[0]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftLeft0~45_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h10301F3FB030BF3F;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N18
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \Add1~69_sumout  & ( (!B[18] & ((!ALUfunc[1] & ((!ALUfunc[0]))) # (ALUfunc[1] & (\A[18]~DUPLICATE_q )))) # (B[18] & ((!ALUfunc[0]) # (!ALUfunc[1] $ (!\A[18]~DUPLICATE_q )))) ) ) # ( !\Add1~69_sumout  & ( (!B[18] & (ALUfunc[1] & 
// (\A[18]~DUPLICATE_q ))) # (B[18] & (!ALUfunc[1] $ (((!\A[18]~DUPLICATE_q ) # (!ALUfunc[0]))))) ) )

	.dataa(!B[18]),
	.datab(!ALUfunc[1]),
	.datac(!\A[18]~DUPLICATE_q ),
	.datad(!ALUfunc[0]),
	.datae(gnd),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h13161316DF16DF16;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N0
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[1] & ((!ALUfunc[0] & (\Add2~69_sumout )) # (ALUfunc[0] & ((!\Selector13~0_combout ))))) # (ALUfunc[1] & (((!\Selector13~0_combout )))))) ) ) # ( ALUfunc[2] & ( (!ALUfunc[3] & 
// ((((\Selector13~0_combout ))))) # (ALUfunc[3] & (!ALUfunc[1] & (\Selector13~1_combout ))) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[1]),
	.datac(!\Selector13~1_combout ),
	.datad(!ALUfunc[0]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector13~0_combout ),
	.datag(!\Add2~69_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "on";
defparam \Selector13~2 .lut_mask = 64'h155504040400AEAE;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N59
dffeas \regs~338 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~338 .is_wysiwyg = "true";
defparam \regs~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N10
dffeas \regs~274 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~274 .is_wysiwyg = "true";
defparam \regs~274 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y19_N54
cyclonev_lcell_comb \regs~370feeder (
// Equation(s):
// \regs~370feeder_combout  = ( \memin[18]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~370feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~370feeder .extended_lut = "off";
defparam \regs~370feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~370feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N55
dffeas \regs~370 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~370 .is_wysiwyg = "true";
defparam \regs~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N28
dffeas \regs~306 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~306 .is_wysiwyg = "true";
defparam \regs~306 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N51
cyclonev_lcell_comb \regs~599 (
// Equation(s):
// \regs~599_combout  = ( \Selector80~1_combout  & ( \regs~306_q  & ( (!\Selector81~1_combout  & (\regs~338_q )) # (\Selector81~1_combout  & ((\regs~370_q ))) ) ) ) # ( !\Selector80~1_combout  & ( \regs~306_q  & ( (\regs~274_q ) # (\Selector81~1_combout ) ) 
// ) ) # ( \Selector80~1_combout  & ( !\regs~306_q  & ( (!\Selector81~1_combout  & (\regs~338_q )) # (\Selector81~1_combout  & ((\regs~370_q ))) ) ) ) # ( !\Selector80~1_combout  & ( !\regs~306_q  & ( (!\Selector81~1_combout  & \regs~274_q ) ) ) )

	.dataa(!\regs~338_q ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~274_q ),
	.datad(!\regs~370_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\regs~306_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~599 .extended_lut = "off";
defparam \regs~599 .lut_mask = 64'h0C0C44773F3F4477;
defparam \regs~599 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y19_N50
dffeas \regs~498 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~498 .is_wysiwyg = "true";
defparam \regs~498 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \regs~434feeder (
// Equation(s):
// \regs~434feeder_combout  = ( \memin[18]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~434feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~434feeder .extended_lut = "off";
defparam \regs~434feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~434feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N25
dffeas \regs~434 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~434 .is_wysiwyg = "true";
defparam \regs~434 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \regs~402feeder (
// Equation(s):
// \regs~402feeder_combout  = ( \memin[18]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~402feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~402feeder .extended_lut = "off";
defparam \regs~402feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~402feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N19
dffeas \regs~402 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~402 .is_wysiwyg = "true";
defparam \regs~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \regs~466 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~466 .is_wysiwyg = "true";
defparam \regs~466 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N12
cyclonev_lcell_comb \regs~600 (
// Equation(s):
// \regs~600_combout  = ( \Selector80~1_combout  & ( \regs~466_q  & ( (!\Selector81~1_combout ) # (\regs~498_q ) ) ) ) # ( !\Selector80~1_combout  & ( \regs~466_q  & ( (!\Selector81~1_combout  & ((\regs~402_q ))) # (\Selector81~1_combout  & (\regs~434_q )) ) 
// ) ) # ( \Selector80~1_combout  & ( !\regs~466_q  & ( (\regs~498_q  & \Selector81~1_combout ) ) ) ) # ( !\Selector80~1_combout  & ( !\regs~466_q  & ( (!\Selector81~1_combout  & ((\regs~402_q ))) # (\Selector81~1_combout  & (\regs~434_q )) ) ) )

	.dataa(!\regs~498_q ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~434_q ),
	.datad(!\regs~402_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\regs~466_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~600 .extended_lut = "off";
defparam \regs~600 .lut_mask = 64'h03CF111103CFDDDD;
defparam \regs~600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y18_N24
cyclonev_lcell_comb \regs~178feeder (
// Equation(s):
// \regs~178feeder_combout  = ( \memin[18]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~178feeder .extended_lut = "off";
defparam \regs~178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~178feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y18_N26
dffeas \regs~178 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~178 .is_wysiwyg = "true";
defparam \regs~178 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y18_N6
cyclonev_lcell_comb \regs~210feeder (
// Equation(s):
// \regs~210feeder_combout  = ( \memin[18]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~210feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~210feeder .extended_lut = "off";
defparam \regs~210feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~210feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y18_N8
dffeas \regs~210 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~210 .is_wysiwyg = "true";
defparam \regs~210 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N0
cyclonev_lcell_comb \regs~146feeder (
// Equation(s):
// \regs~146feeder_combout  = ( \memin[18]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~146feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~146feeder .extended_lut = "off";
defparam \regs~146feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~146feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y17_N1
dffeas \regs~146 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~146 .is_wysiwyg = "true";
defparam \regs~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y18_N17
dffeas \regs~242 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~242 .is_wysiwyg = "true";
defparam \regs~242 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y18_N15
cyclonev_lcell_comb \regs~598 (
// Equation(s):
// \regs~598_combout  = ( \regs~242_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~210_q ) ) ) ) # ( !\regs~242_q  & ( \Selector80~1_combout  & ( (\regs~210_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~242_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~146_q ))) # (\Selector81~1_combout  & (\regs~178_q )) ) ) ) # ( !\regs~242_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~146_q ))) # (\Selector81~1_combout  & (\regs~178_q )) ) ) )

	.dataa(!\regs~178_q ),
	.datab(!\regs~210_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~146_q ),
	.datae(!\regs~242_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~598 .extended_lut = "off";
defparam \regs~598 .lut_mask = 64'h05F505F530303F3F;
defparam \regs~598 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N55
dffeas \regs~50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~50 .is_wysiwyg = "true";
defparam \regs~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y20_N24
cyclonev_lcell_comb \regs~82feeder (
// Equation(s):
// \regs~82feeder_combout  = ( \memin[18]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~82feeder .extended_lut = "off";
defparam \regs~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N26
dffeas \regs~82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~82 .is_wysiwyg = "true";
defparam \regs~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N56
dffeas \regs~114 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~114 .is_wysiwyg = "true";
defparam \regs~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N38
dffeas \regs~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~18 .is_wysiwyg = "true";
defparam \regs~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N0
cyclonev_lcell_comb \regs~597 (
// Equation(s):
// \regs~597_combout  = ( \regs~18_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~82_q )) # (\Selector81~1_combout  & ((\regs~114_q ))) ) ) ) # ( !\regs~18_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~82_q )) # 
// (\Selector81~1_combout  & ((\regs~114_q ))) ) ) ) # ( \regs~18_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout ) # (\regs~50_q ) ) ) ) # ( !\regs~18_q  & ( !\Selector80~1_combout  & ( (\regs~50_q  & \Selector81~1_combout ) ) ) )

	.dataa(!\regs~50_q ),
	.datab(!\regs~82_q ),
	.datac(!\regs~114_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~18_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~597 .extended_lut = "off";
defparam \regs~597 .lut_mask = 64'h0055FF55330F330F;
defparam \regs~597 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N42
cyclonev_lcell_comb \regs~601 (
// Equation(s):
// \regs~601_combout  = ( \regs~598_combout  & ( \regs~597_combout  & ( (!\Selector78~1_combout ) # ((!\Selector79~1_combout  & (\regs~599_combout )) # (\Selector79~1_combout  & ((\regs~600_combout )))) ) ) ) # ( !\regs~598_combout  & ( \regs~597_combout  & 
// ( (!\Selector78~1_combout  & (((!\Selector79~1_combout )))) # (\Selector78~1_combout  & ((!\Selector79~1_combout  & (\regs~599_combout )) # (\Selector79~1_combout  & ((\regs~600_combout ))))) ) ) ) # ( \regs~598_combout  & ( !\regs~597_combout  & ( 
// (!\Selector78~1_combout  & (((\Selector79~1_combout )))) # (\Selector78~1_combout  & ((!\Selector79~1_combout  & (\regs~599_combout )) # (\Selector79~1_combout  & ((\regs~600_combout ))))) ) ) ) # ( !\regs~598_combout  & ( !\regs~597_combout  & ( 
// (\Selector78~1_combout  & ((!\Selector79~1_combout  & (\regs~599_combout )) # (\Selector79~1_combout  & ((\regs~600_combout ))))) ) ) )

	.dataa(!\regs~599_combout ),
	.datab(!\Selector78~1_combout ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~600_combout ),
	.datae(!\regs~598_combout ),
	.dataf(!\regs~597_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~601 .extended_lut = "off";
defparam \regs~601 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regs~601 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \memin[18]~76_Duplicate (
// Equation(s):
// \memin[18]~76_Duplicate_663  = ( \Selector13~2_combout  & ( \regs~601_combout  & ( (((!\memin[18]~75_combout ) # (\memin[18]~74_combout )) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector13~2_combout  & ( \regs~601_combout  & ( 
// ((!\memin[18]~75_combout ) # (\memin[18]~74_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \Selector13~2_combout  & ( !\regs~601_combout  & ( ((!\memin[18]~75_combout ) # (\memin[18]~74_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector13~2_combout 
//  & ( !\regs~601_combout  & ( (!\memin[18]~75_combout ) # (\memin[18]~74_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[18]~74_combout ),
	.datad(!\memin[18]~75_combout ),
	.datae(!\Selector13~2_combout ),
	.dataf(!\regs~601_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~76_Duplicate_663 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~76_Duplicate .extended_lut = "off";
defparam \memin[18]~76_Duplicate .lut_mask = 64'hFF0FFF5FFF3FFF7F;
defparam \memin[18]~76_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N14
dffeas \A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[18]~76_Duplicate_663 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \A[18] .is_wysiwyg = "true";
defparam \A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( B[1] & ( B[0] & ( A[15] ) ) ) # ( !B[1] & ( B[0] & ( A[17] ) ) ) # ( B[1] & ( !B[0] & ( A[16] ) ) ) # ( !B[1] & ( !B[0] & ( A[18] ) ) )

	.dataa(!A[18]),
	.datab(!A[17]),
	.datac(!A[16]),
	.datad(!A[15]),
	.datae(!B[1]),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h55550F0F333300FF;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N18
cyclonev_lcell_comb \ShiftLeft0~55 (
// Equation(s):
// \ShiftLeft0~55_combout  = ( \A[19]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (A[21]) # (B[1]) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & A[21]) ) ) ) # ( \A[19]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (!B[1] & (A[22])) # (B[1] & 
// ((\A[20]~DUPLICATE_q ))) ) ) ) # ( !\A[19]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (!B[1] & (A[22])) # (B[1] & ((\A[20]~DUPLICATE_q ))) ) ) )

	.dataa(!B[1]),
	.datab(!A[22]),
	.datac(!\A[20]~DUPLICATE_q ),
	.datad(!A[21]),
	.datae(!\A[19]~DUPLICATE_q ),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~55 .extended_lut = "off";
defparam \ShiftLeft0~55 .lut_mask = 64'h2727272700AA55FF;
defparam \ShiftLeft0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N6
cyclonev_lcell_comb \ShiftLeft0~79 (
// Equation(s):
// \ShiftLeft0~79_combout  = ( B[2] & ( \ShiftLeft0~55_combout  & ( (!B[3] & (\ShiftLeft0~67_combout )) # (B[3] & ((\ShiftLeft0~43_combout ))) ) ) ) # ( !B[2] & ( \ShiftLeft0~55_combout  & ( (B[3]) # (\ShiftLeft0~78_combout ) ) ) ) # ( B[2] & ( 
// !\ShiftLeft0~55_combout  & ( (!B[3] & (\ShiftLeft0~67_combout )) # (B[3] & ((\ShiftLeft0~43_combout ))) ) ) ) # ( !B[2] & ( !\ShiftLeft0~55_combout  & ( (\ShiftLeft0~78_combout  & !B[3]) ) ) )

	.dataa(!\ShiftLeft0~78_combout ),
	.datab(!\ShiftLeft0~67_combout ),
	.datac(!\ShiftLeft0~43_combout ),
	.datad(!B[3]),
	.datae(!B[2]),
	.dataf(!\ShiftLeft0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~79 .extended_lut = "off";
defparam \ShiftLeft0~79 .lut_mask = 64'h5500330F55FF330F;
defparam \ShiftLeft0~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N24
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( \ShiftLeft0~34_combout  & ( \ShiftLeft0~22_combout  & ( (!B[3]) # ((!B[2] & (\ShiftLeft0~11_Duplicate_85 )) # (B[2] & ((\ShiftLeft0~3_combout )))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( \ShiftLeft0~22_combout  & ( (!B[2] & 
// (\ShiftLeft0~11_Duplicate_85  & ((B[3])))) # (B[2] & (((!B[3]) # (\ShiftLeft0~3_combout )))) ) ) ) # ( \ShiftLeft0~34_combout  & ( !\ShiftLeft0~22_combout  & ( (!B[2] & (((!B[3])) # (\ShiftLeft0~11_Duplicate_85 ))) # (B[2] & (((\ShiftLeft0~3_combout  & 
// B[3])))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( !\ShiftLeft0~22_combout  & ( (B[3] & ((!B[2] & (\ShiftLeft0~11_Duplicate_85 )) # (B[2] & ((\ShiftLeft0~3_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~11_Duplicate_85 ),
	.datab(!B[2]),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~34_combout ),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h0047CC473347FF47;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N57
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ( \ShiftLeft0~35_combout  & ( (!B[4] & (ALUfunc[0] & !\ShiftLeft0~79_combout )) ) ) # ( !\ShiftLeft0~35_combout  & ( (ALUfunc[0] & ((!\ShiftLeft0~79_combout ) # (B[4]))) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(!ALUfunc[0]),
	.datad(!\ShiftLeft0~79_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h0F050F050A000A00;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N28
dffeas \A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_Duplicate_498 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \A[25] .is_wysiwyg = "true";
defparam \A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N56
dffeas \B[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[23]),
	.prn(vcc));
// synopsys translate_off
defparam \B[23] .is_wysiwyg = "true";
defparam \B[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \A[20]~DUPLICATE_q  ) + ( B[20] ) + ( \Add1~66  ))
// \Add1~94  = CARRY(( \A[20]~DUPLICATE_q  ) + ( B[20] ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!B[20]),
	.datac(!\A[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N3
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( A[21] ) + ( B[21] ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( A[21] ) + ( B[21] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[21]),
	.datad(!A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( B[22] ) + ( A[22] ) + ( \Add1~90  ))
// \Add1~86  = CARRY(( B[22] ) + ( A[22] ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(!A[22]),
	.datac(gnd),
	.datad(!B[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N9
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \A[23]~DUPLICATE_q  ) + ( B[23] ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( \A[23]~DUPLICATE_q  ) + ( B[23] ) + ( \Add1~86  ))

	.dataa(!B[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( B[24] ) + ( \A[24]~DUPLICATE_q  ) + ( \Add1~82  ))
// \Add1~126  = CARRY(( B[24] ) + ( \A[24]~DUPLICATE_q  ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!B[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N15
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( B[25] ) + ( A[25] ) + ( \Add1~126  ))
// \Add1~102  = CARRY(( B[25] ) + ( A[25] ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[25]),
	.datad(!B[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( A[26] ) + ( B[26] ) + ( \Add1~102  ))
// \Add1~106  = CARRY(( A[26] ) + ( B[26] ) + ( \Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[26]),
	.datad(!A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N21
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( B[27] ) + ( \A[27]~DUPLICATE_q  ) + ( \Add1~106  ))
// \Add1~110  = CARRY(( B[27] ) + ( \A[27]~DUPLICATE_q  ) + ( \Add1~106  ))

	.dataa(!B[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \A[28]~DUPLICATE_q  ) + ( B[28] ) + ( \Add1~110  ))
// \Add1~114  = CARRY(( \A[28]~DUPLICATE_q  ) + ( B[28] ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[28]),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N27
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( A[29] ) + ( B[29] ) + ( \Add1~114  ))
// \Add1~118  = CARRY(( A[29] ) + ( B[29] ) + ( \Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[29]),
	.datad(!A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N30
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( A[30] ) + ( B[30] ) + ( \Add1~118  ))
// \Add1~122  = CARRY(( A[30] ) + ( B[30] ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(!B[30]),
	.datac(gnd),
	.datad(!A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N24
cyclonev_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = ( \Selector1~2_combout  & ( \Add1~121_sumout  & ( (!ALUfunc[3] & ((!ALUfunc[0]) # (\ALUout~15_combout ))) ) ) ) # ( !\Selector1~2_combout  & ( \Add1~121_sumout  & ( (!ALUfunc[3] & ((!ALUfunc[0]) # ((\ALUout~15_combout )))) # 
// (ALUfunc[3] & (((\Selector1~1_combout )))) ) ) ) # ( \Selector1~2_combout  & ( !\Add1~121_sumout  & ( (!ALUfunc[3] & (ALUfunc[0] & \ALUout~15_combout )) ) ) ) # ( !\Selector1~2_combout  & ( !\Add1~121_sumout  & ( (!ALUfunc[3] & (ALUfunc[0] & 
// ((\ALUout~15_combout )))) # (ALUfunc[3] & (((\Selector1~1_combout )))) ) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[0]),
	.datac(!\Selector1~1_combout ),
	.datad(!\ALUout~15_combout ),
	.datae(!\Selector1~2_combout ),
	.dataf(!\Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~3 .extended_lut = "off";
defparam \Selector1~3 .lut_mask = 64'h052700228DAF88AA;
defparam \Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N18
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( !\A[26]~DUPLICATE_q  $ (B[26]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~106  = CARRY(( !\A[26]~DUPLICATE_q  $ (B[26]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~107  = SHARE((\A[26]~DUPLICATE_q  & !B[26]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[26]~DUPLICATE_q ),
	.datad(!B[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(\Add2~103 ),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout(\Add2~107 ));
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N21
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( !\A[27]~DUPLICATE_q  $ (B[27]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~110  = CARRY(( !\A[27]~DUPLICATE_q  $ (B[27]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~111  = SHARE((\A[27]~DUPLICATE_q  & !B[27]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[27]~DUPLICATE_q ),
	.datad(!B[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(\Add2~107 ),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout(\Add2~111 ));
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( !B[28] $ (\A[28]~DUPLICATE_q ) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~114  = CARRY(( !B[28] $ (\A[28]~DUPLICATE_q ) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~115  = SHARE((!B[28] & \A[28]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!B[28]),
	.datac(gnd),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(\Add2~111 ),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout(\Add2~115 ));
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h000000CC0000CC33;
defparam \Add2~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N27
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( !A[29] $ (B[29]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~118  = CARRY(( !A[29] $ (B[29]) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~119  = SHARE((A[29] & !B[29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[29]),
	.datad(!B[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(\Add2~115 ),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout(\Add2~119 ));
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N30
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( !B[30] $ (A[30]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~122  = CARRY(( !B[30] $ (A[30]) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~123  = SHARE((!B[30] & A[30]))

	.dataa(!B[30]),
	.datab(gnd),
	.datac(!A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(\Add2~119 ),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout(\Add2~123 ));
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~121 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N48
cyclonev_lcell_comb \Selector1~4 (
// Equation(s):
// \Selector1~4_combout  = ( !ALUfunc[0] & ( (!ALUfunc[1] & ((!ALUfunc[2] & (\Add2~121_sumout  & (\Selector1~0_combout ))) # (ALUfunc[2] & (((\Selector1~3_combout )))))) # (ALUfunc[1] & ((((\Selector1~0_combout ))))) ) ) # ( ALUfunc[0] & ( (!ALUfunc[1] & 
// ((!ALUfunc[2] & (!\ALUout~15_combout  & (\Selector1~0_combout ))) # (ALUfunc[2] & (((\Selector1~3_combout )))))) # (ALUfunc[1] & ((((\Selector1~0_combout ))))) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[1]),
	.datac(!\ALUout~15_combout ),
	.datad(!\Selector1~0_combout ),
	.datae(!ALUfunc[0]),
	.dataf(!\Selector1~3_combout ),
	.datag(!\Add2~121_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~4 .extended_lut = "on";
defparam \Selector1~4 .lut_mask = 64'h003B00B3447F44F7;
defparam \Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N9
cyclonev_lcell_comb \memin[30]~115_Duplicate_147 (
// Equation(s):
// \memin[30]~115_Duplicate_148  = ( \dmem~71_combout  & ( \memin[10]~13_combout  ) ) # ( !\dmem~71_combout  & ( \memin[10]~13_combout  & ( ((!\memin[30]~114_combout ) # ((\Selector75~0_combout  & \Selector1~4_combout ))) # (\memin[30]~113_combout ) ) ) ) # 
// ( \dmem~71_combout  & ( !\memin[10]~13_combout  & ( ((!\memin[30]~114_combout ) # ((\Selector75~0_combout  & \Selector1~4_combout ))) # (\memin[30]~113_combout ) ) ) ) # ( !\dmem~71_combout  & ( !\memin[10]~13_combout  & ( ((!\memin[30]~114_combout ) # 
// ((\Selector75~0_combout  & \Selector1~4_combout ))) # (\memin[30]~113_combout ) ) ) )

	.dataa(!\memin[30]~113_combout ),
	.datab(!\memin[30]~114_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector1~4_combout ),
	.datae(!\dmem~71_combout ),
	.dataf(!\memin[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_Duplicate_148 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115_Duplicate_147 .extended_lut = "off";
defparam \memin[30]~115_Duplicate_147 .lut_mask = 64'hDDDFDDDFDDDFFFFF;
defparam \memin[30]~115_Duplicate_147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N47
dffeas \B[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_148 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[30]),
	.prn(vcc));
// synopsys translate_off
defparam \B[30] .is_wysiwyg = "true";
defparam \B[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \B[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[31]),
	.prn(vcc));
// synopsys translate_off
defparam \B[31] .is_wysiwyg = "true";
defparam \B[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !B[29] & ( (!B[30] & !B[31]) ) )

	.dataa(gnd),
	.datab(!B[30]),
	.datac(!B[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'hC0C0C0C000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \ShiftRight0~6_Duplicate (
// Equation(s):
// \ShiftRight0~6_Duplicate_85  = ( \ShiftRight0~1_combout  & ( \ShiftRight0~4_combout  & ( (!\ShiftRight0~0_combout ) # ((!\ShiftRight0~3_combout ) # ((!\ShiftRight0~2_combout ) # (!\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftRight0~1_combout  & ( 
// \ShiftRight0~4_combout  ) ) # ( \ShiftRight0~1_combout  & ( !\ShiftRight0~4_combout  ) ) # ( !\ShiftRight0~1_combout  & ( !\ShiftRight0~4_combout  ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!\ShiftRight0~3_combout ),
	.datac(!\ShiftRight0~2_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~1_combout ),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_Duplicate_85 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6_Duplicate .extended_lut = "off";
defparam \ShiftRight0~6_Duplicate .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \ShiftRight0~6_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N58
dffeas \B[0]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_131 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_18 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate .is_wysiwyg = "true";
defparam \B[0]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \A[12]~_Duplicate_16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[12]~_Duplicate_17 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[12]~_Duplicate_16 .is_wysiwyg = "true";
defparam \A[12]~_Duplicate_16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N51
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \A[12]~_Duplicate_17  & ( B[1] & ( (!\B[0]~_Duplicate_18 ) # (\A[13]~DUPLICATE_q ) ) ) ) # ( !\A[12]~_Duplicate_17  & ( B[1] & ( (\A[13]~DUPLICATE_q  & \B[0]~_Duplicate_18 ) ) ) ) # ( \A[12]~_Duplicate_17  & ( !B[1] & ( 
// (!\B[0]~_Duplicate_18  & (A[10])) # (\B[0]~_Duplicate_18  & ((A[11]))) ) ) ) # ( !\A[12]~_Duplicate_17  & ( !B[1] & ( (!\B[0]~_Duplicate_18  & (A[10])) # (\B[0]~_Duplicate_18  & ((A[11]))) ) ) )

	.dataa(!\A[13]~DUPLICATE_q ),
	.datab(!A[10]),
	.datac(!\B[0]~_Duplicate_18 ),
	.datad(!A[11]),
	.datae(!\A[12]~_Duplicate_17 ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h303F303F0505F5F5;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \B[0]~DUPLICATE_q  & ( A[14] & ( (!B[1] & ((A[15]))) # (B[1] & (A[17])) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[14] & ( (!B[1]) # (A[16]) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[14] & ( (!B[1] & ((A[15]))) # (B[1] & (A[17])) ) ) ) # ( 
// !\B[0]~DUPLICATE_q  & ( !A[14] & ( (A[16] & B[1]) ) ) )

	.dataa(!A[17]),
	.datab(!A[16]),
	.datac(!B[1]),
	.datad(!A[15]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h030305F5F3F305F5;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N54
cyclonev_lcell_comb \ShiftRight0~63_Duplicate (
// Equation(s):
// \ShiftRight0~63_Duplicate_84  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~18_combout  & ( ((!B[3] & ((\ShiftRight0~24_combout ))) # (B[3] & (\ShiftRight0~17_combout ))) # (\B[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~25_combout  & ( 
// \ShiftRight0~18_combout  & ( (!B[3] & (((\ShiftRight0~24_combout  & !\B[2]~DUPLICATE_q )))) # (B[3] & (((\B[2]~DUPLICATE_q )) # (\ShiftRight0~17_combout ))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~18_combout  & ( (!B[3] & (((\B[2]~DUPLICATE_q 
// ) # (\ShiftRight0~24_combout )))) # (B[3] & (\ShiftRight0~17_combout  & ((!\B[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~18_combout  & ( (!\B[2]~DUPLICATE_q  & ((!B[3] & ((\ShiftRight0~24_combout ))) # (B[3] & 
// (\ShiftRight0~17_combout )))) ) ) )

	.dataa(!\ShiftRight0~17_combout ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~63_Duplicate_84 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~63_Duplicate .extended_lut = "off";
defparam \ShiftRight0~63_Duplicate .lut_mask = 64'h1D001DCC1D331DFF;
defparam \ShiftRight0~63_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \ShiftRight0~64 (
// Equation(s):
// \ShiftRight0~64_combout  = ( \ShiftRight0~19_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q ) # ((\ShiftRight0~20_combout )))) # (B[3] & (((\A[31]~DUPLICATE_q )))) ) ) # ( !\ShiftRight0~19_combout  & ( (!B[3] & (\B[2]~DUPLICATE_q  & (\ShiftRight0~20_combout 
// ))) # (B[3] & (((\A[31]~DUPLICATE_q )))) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~20_combout ),
	.datac(!\A[31]~DUPLICATE_q ),
	.datad(!B[3]),
	.datae(gnd),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~64 .extended_lut = "off";
defparam \ShiftRight0~64 .lut_mask = 64'h110F110FBB0FBB0F;
defparam \ShiftRight0~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N21
cyclonev_lcell_comb \ShiftRight0~65 (
// Equation(s):
// \ShiftRight0~65_combout  = ( \ShiftRight0~64_combout  & ( (!\ShiftRight0~6_Duplicate_85  & (((\ShiftRight0~63_Duplicate_84 ) # (B[4])))) # (\ShiftRight0~6_Duplicate_85  & (\A[31]~DUPLICATE_q )) ) ) # ( !\ShiftRight0~64_combout  & ( 
// (!\ShiftRight0~6_Duplicate_85  & (((!B[4] & \ShiftRight0~63_Duplicate_84 )))) # (\ShiftRight0~6_Duplicate_85  & (\A[31]~DUPLICATE_q )) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!B[4]),
	.datac(!\ShiftRight0~6_Duplicate_85 ),
	.datad(!\ShiftRight0~63_Duplicate_84 ),
	.datae(gnd),
	.dataf(!\ShiftRight0~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~65 .extended_lut = "off";
defparam \ShiftRight0~65 .lut_mask = 64'h05C505C535F535F5;
defparam \ShiftRight0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N18
cyclonev_lcell_comb \ShiftLeft0~11_Duplicate (
// Equation(s):
// \ShiftLeft0~11_Duplicate_83  = ( A[3] & ( B[1] & ( (A[4]) # (\B[0]~_Duplicate_26 ) ) ) ) # ( !A[3] & ( B[1] & ( (!\B[0]~_Duplicate_26  & A[4]) ) ) ) # ( A[3] & ( !B[1] & ( (!\B[0]~_Duplicate_26  & ((A[6]))) # (\B[0]~_Duplicate_26  & (\A[5]~DUPLICATE_q )) 
// ) ) ) # ( !A[3] & ( !B[1] & ( (!\B[0]~_Duplicate_26  & ((A[6]))) # (\B[0]~_Duplicate_26  & (\A[5]~DUPLICATE_q )) ) ) )

	.dataa(!\B[0]~_Duplicate_26 ),
	.datab(!\A[5]~DUPLICATE_q ),
	.datac(!A[4]),
	.datad(!A[6]),
	.datae(!A[3]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_Duplicate_83 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11_Duplicate .extended_lut = "off";
defparam \ShiftLeft0~11_Duplicate .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \ShiftLeft0~11_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \ShiftLeft0~11_Duplicate_83  & ( (!B[3] & (((\ShiftLeft0~22_combout ) # (B[2])))) # (B[3] & (\ShiftLeft0~3_combout  & (!B[2]))) ) ) # ( !\ShiftLeft0~11_Duplicate_83  & ( (!B[2] & ((!B[3] & ((\ShiftLeft0~22_combout ))) # (B[3] & 
// (\ShiftLeft0~3_combout )))) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~22_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~11_Duplicate_83 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h10D010D01CDC1CDC;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N48
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( \ShiftLeft0~23_combout  & ( (!\ShiftRight0~6_Duplicate_85  & !B[4]) ) )

	.dataa(!\ShiftRight0~6_Duplicate_85 ),
	.datab(gnd),
	.datac(!B[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h00000000A0A0A0A0;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N12
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \ShiftLeft0~24_combout  & ( \Add1~37_sumout  & ( (!ALUfunc[0] & (((!ALUfunc[3]) # (\ShiftRight0~65_combout )))) # (ALUfunc[0] & (((ALUfunc[3])) # (\ALUout~7_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( \Add1~37_sumout  & ( 
// (!ALUfunc[0] & (((!ALUfunc[3]) # (\ShiftRight0~65_combout )))) # (ALUfunc[0] & (\ALUout~7_combout  & ((!ALUfunc[3])))) ) ) ) # ( \ShiftLeft0~24_combout  & ( !\Add1~37_sumout  & ( (!ALUfunc[0] & (((\ShiftRight0~65_combout  & ALUfunc[3])))) # (ALUfunc[0] & 
// (((ALUfunc[3])) # (\ALUout~7_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !\Add1~37_sumout  & ( (!ALUfunc[0] & (((\ShiftRight0~65_combout  & ALUfunc[3])))) # (ALUfunc[0] & (\ALUout~7_combout  & ((!ALUfunc[3])))) ) ) )

	.dataa(!\ALUout~7_combout ),
	.datab(!ALUfunc[0]),
	.datac(!\ShiftRight0~65_combout ),
	.datad(!ALUfunc[3]),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \Selector21~3 (
// Equation(s):
// \Selector21~3_combout  = ( \Selector21~1_combout  & ( \Selector21~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((!ALUfunc[1]) # (\Selector21~0_combout )))) # (ALUfunc[2] & ((!ALUfunc[1]) # ((!ALUfunc[3] & !\Selector21~0_combout )))) ) ) ) # ( 
// !\Selector21~1_combout  & ( \Selector21~2_combout  & ( (!ALUfunc[2] & (ALUfunc[1] & (ALUfunc[3] & \Selector21~0_combout ))) # (ALUfunc[2] & ((!ALUfunc[1]) # ((!ALUfunc[3] & !\Selector21~0_combout )))) ) ) ) # ( \Selector21~1_combout  & ( 
// !\Selector21~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((!ALUfunc[1]) # (\Selector21~0_combout )))) # (ALUfunc[2] & (ALUfunc[1] & (!ALUfunc[3] & !\Selector21~0_combout ))) ) ) ) # ( !\Selector21~1_combout  & ( !\Selector21~2_combout  & ( (ALUfunc[1] & 
// ((!ALUfunc[2] & (ALUfunc[3] & \Selector21~0_combout )) # (ALUfunc[2] & (!ALUfunc[3] & !\Selector21~0_combout )))) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[3]),
	.datad(!\Selector21~0_combout ),
	.datae(!\Selector21~1_combout ),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~3 .extended_lut = "off";
defparam \Selector21~3 .lut_mask = 64'h1002180A54465C4E;
defparam \Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y17_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_302 (
// Equation(s):
// \memin[10]~47_Duplicate_303  = ( \memin[10]~45_combout  & ( \Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[0]~0_combout  & \regs~561_combout )) # (\Selector75~0_combout )) ) ) ) 
// # ( \memin[10]~45_combout  & ( !\Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout  & \regs~561_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~561_combout ),
	.datae(!\memin[10]~45_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_303 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_302 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_302 .lut_mask = 64'hAAAFFFFFBBBFFFFF;
defparam \memin[10]~47_Duplicate_302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y17_N36
cyclonev_lcell_comb \memin[14]~64_Duplicate_435 (
// Equation(s):
// \memin[14]~64_Duplicate_436  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( (((!\memin[14]~63_combout ) # (\memin[0]~0_combout )) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// ((!\memin[14]~63_combout ) # (\memin[0]~0_combout )) # (\memin[14]~62_combout ) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~62_combout ),
	.datac(!\memin[14]~63_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_436 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_435 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_435 .lut_mask = 64'hF3F3F7F7F3FFF7FF;
defparam \memin[14]~64_Duplicate_435 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[22]~88_Duplicate_669 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_436 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_303 ,\memin[9]~52_Duplicate_238 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_234 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_707 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y16_N53
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N0
cyclonev_lcell_comb \memin[22]~88_Duplicate_471 (
// Equation(s):
// \memin[22]~88_Duplicate_472  = ( \regs~621_combout  & ( \Selector9~1_combout  & ( ((!\memin[22]~87_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~621_combout  & ( \Selector9~1_combout  & ( (!\memin[22]~87_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~621_combout  & ( !\Selector9~1_combout  & ( (!\memin[22]~87_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~621_combout  & ( !\Selector9~1_combout  & ( !\memin[22]~87_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[22]~87_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~621_combout ),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~88_Duplicate_472 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~88_Duplicate_471 .extended_lut = "off";
defparam \memin[22]~88_Duplicate_471 .lut_mask = 64'hF0F0F0FFF5F5F5FF;
defparam \memin[22]~88_Duplicate_471 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N48
cyclonev_lcell_comb \regs~418feeder (
// Equation(s):
// \regs~418feeder_combout  = ( \memin[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~418feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~418feeder .extended_lut = "off";
defparam \regs~418feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~418feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N50
dffeas \regs~418 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~418 .is_wysiwyg = "true";
defparam \regs~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N14
dffeas \regs~482 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~482 .is_wysiwyg = "true";
defparam \regs~482 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \regs~386feeder (
// Equation(s):
// \regs~386feeder_combout  = ( \memin[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~386feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~386feeder .extended_lut = "off";
defparam \regs~386feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~386feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N44
dffeas \regs~386 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~386 .is_wysiwyg = "true";
defparam \regs~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N47
dffeas \regs~450 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~450 .is_wysiwyg = "true";
defparam \regs~450 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N45
cyclonev_lcell_comb \regs~520 (
// Equation(s):
// \regs~520_combout  = ( \regs~450_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout ) # (\regs~482_q ) ) ) ) # ( !\regs~450_q  & ( \Selector80~1_combout  & ( (\regs~482_q  & \Selector81~1_combout ) ) ) ) # ( \regs~450_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~386_q ))) # (\Selector81~1_combout  & (\regs~418_q )) ) ) ) # ( !\regs~450_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~386_q ))) # (\Selector81~1_combout  & (\regs~418_q )) ) ) )

	.dataa(!\regs~418_q ),
	.datab(!\regs~482_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~386_q ),
	.datae(!\regs~450_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~520 .extended_lut = "off";
defparam \regs~520 .lut_mask = 64'h05F505F50303F3F3;
defparam \regs~520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \regs~130feeder (
// Equation(s):
// \regs~130feeder_combout  = ( \memin[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~130feeder .extended_lut = "off";
defparam \regs~130feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~130feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \regs~130 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~130 .is_wysiwyg = "true";
defparam \regs~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N47
dffeas \regs~226 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~226 .is_wysiwyg = "true";
defparam \regs~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N44
dffeas \regs~162 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~162 .is_wysiwyg = "true";
defparam \regs~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N4
dffeas \regs~194 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~194 .is_wysiwyg = "true";
defparam \regs~194 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N54
cyclonev_lcell_comb \regs~518_Duplicate (
// Equation(s):
// \regs~518_Duplicate_690  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~226_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~194_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~162_q  ) ) 
// ) # ( !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~130_q  ) ) )

	.dataa(!\regs~130_q ),
	.datab(!\regs~226_q ),
	.datac(!\regs~162_q ),
	.datad(!\regs~194_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~518_Duplicate_690 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~518_Duplicate .extended_lut = "off";
defparam \regs~518_Duplicate .lut_mask = 64'h55550F0F00FF3333;
defparam \regs~518_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N53
dffeas \regs~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~2 .is_wysiwyg = "true";
defparam \regs~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \regs~66feeder (
// Equation(s):
// \regs~66feeder_combout  = ( \memin[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66feeder .extended_lut = "off";
defparam \regs~66feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~66feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \regs~66 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~66 .is_wysiwyg = "true";
defparam \regs~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \regs~34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~34 .is_wysiwyg = "true";
defparam \regs~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \regs~98feeder (
// Equation(s):
// \regs~98feeder_combout  = ( \memin[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~98feeder .extended_lut = "off";
defparam \regs~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \regs~98 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~98 .is_wysiwyg = "true";
defparam \regs~98 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N12
cyclonev_lcell_comb \regs~517 (
// Equation(s):
// \regs~517_combout  = ( \Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~98_q  ) ) ) # ( !\Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~34_q  ) ) ) # ( \Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~66_q  ) ) ) # ( 
// !\Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~2_q  ) ) )

	.dataa(!\regs~2_q ),
	.datab(!\regs~66_q ),
	.datac(!\regs~34_q ),
	.datad(!\regs~98_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~517 .extended_lut = "off";
defparam \regs~517 .lut_mask = 64'h555533330F0F00FF;
defparam \regs~517 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N46
dffeas \regs~290 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~290 .is_wysiwyg = "true";
defparam \regs~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N55
dffeas \regs~258 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~258 .is_wysiwyg = "true";
defparam \regs~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N14
dffeas \regs~354 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~354 .is_wysiwyg = "true";
defparam \regs~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \regs~322 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~322 .is_wysiwyg = "true";
defparam \regs~322 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \regs~519_Duplicate (
// Equation(s):
// \regs~519_Duplicate_689  = ( \Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~354_q  ) ) ) # ( !\Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~290_q  ) ) ) # ( \Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~322_q  ) ) 
// ) # ( !\Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~258_q  ) ) )

	.dataa(!\regs~290_q ),
	.datab(!\regs~258_q ),
	.datac(!\regs~354_q ),
	.datad(!\regs~322_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~519_Duplicate_689 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~519_Duplicate .extended_lut = "off";
defparam \regs~519_Duplicate .lut_mask = 64'h333300FF55550F0F;
defparam \regs~519_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N27
cyclonev_lcell_comb \regs~521 (
// Equation(s):
// \regs~521_combout  = ( \regs~517_combout  & ( \regs~519_Duplicate_689  & ( (!\Selector79~1_combout ) # ((!\Selector78~1_combout  & ((\regs~518_Duplicate_690 ))) # (\Selector78~1_combout  & (\regs~520_combout ))) ) ) ) # ( !\regs~517_combout  & ( 
// \regs~519_Duplicate_689  & ( (!\Selector78~1_combout  & (((\Selector79~1_combout  & \regs~518_Duplicate_690 )))) # (\Selector78~1_combout  & (((!\Selector79~1_combout )) # (\regs~520_combout ))) ) ) ) # ( \regs~517_combout  & ( !\regs~519_Duplicate_689  & 
// ( (!\Selector78~1_combout  & (((!\Selector79~1_combout ) # (\regs~518_Duplicate_690 )))) # (\Selector78~1_combout  & (\regs~520_combout  & (\Selector79~1_combout ))) ) ) ) # ( !\regs~517_combout  & ( !\regs~519_Duplicate_689  & ( (\Selector79~1_combout  & 
// ((!\Selector78~1_combout  & ((\regs~518_Duplicate_690 ))) # (\Selector78~1_combout  & (\regs~520_combout )))) ) ) )

	.dataa(!\Selector78~1_combout ),
	.datab(!\regs~520_combout ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~518_Duplicate_690 ),
	.datae(!\regs~517_combout ),
	.dataf(!\regs~519_Duplicate_689 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~521 .extended_lut = "off";
defparam \regs~521 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regs~521 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N6
cyclonev_lcell_comb \memin[2]~10_Duplicate_251 (
// Equation(s):
// \memin[2]~10_Duplicate_252  = ( \regs~521_combout  & ( \memin[2]~9_combout  ) ) # ( !\regs~521_combout  & ( \memin[2]~9_combout  ) ) # ( \regs~521_combout  & ( !\memin[2]~9_combout  & ( ((\Selector75~0_combout  & \Selector29~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~521_combout  & ( !\memin[2]~9_combout  & ( (\Selector75~0_combout  & \Selector29~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\Selector29~3_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~521_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_252 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_251 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_251 .lut_mask = 64'h11111F1FFFFFFFFF;
defparam \memin[2]~10_Duplicate_251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N0
cyclonev_lcell_comb \memin[5]~36_Duplicate_520 (
// Equation(s):
// \memin[5]~36_Duplicate_521  = ( \Selector26~3_combout  & ( \memin[5]~35_combout  ) ) # ( !\Selector26~3_combout  & ( \memin[5]~35_combout  ) ) # ( \Selector26~3_combout  & ( !\memin[5]~35_combout  & ( ((\regs~546_combout  & \memin[0]~0_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector26~3_combout  & ( !\memin[5]~35_combout  & ( (\regs~546_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\regs~546_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\Selector26~3_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_521 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_520 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_520 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[5]~36_Duplicate_520 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N30
cyclonev_lcell_comb \memin[7]~26_Duplicate_200 (
// Equation(s):
// \memin[7]~26_Duplicate_201  = ( \Selector24~3_combout  & ( \regs~536_combout  & ( ((\memin[7]~25_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( \regs~536_combout  & ( (\memin[7]~25_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector24~3_combout  & ( !\regs~536_combout  & ( (\memin[7]~25_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\Selector24~3_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_201 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_200 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_200 .lut_mask = 64'h00FF55FF0FFF5FFF;
defparam \memin[7]~26_Duplicate_200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N6
cyclonev_lcell_comb \memin[8]~57_Duplicate_722 (
// Equation(s):
// \memin[8]~57_Duplicate_723  = ( \Selector23~3_combout  & ( (((\memin[0]~0_combout  & \regs~571_combout )) # (\memin[8]~56_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector23~3_combout  & ( ((\memin[0]~0_combout  & \regs~571_combout )) # 
// (\memin[8]~56_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[8]~56_combout ),
	.datad(!\regs~571_combout ),
	.datae(gnd),
	.dataf(!\Selector23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_723 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_722 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_722 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \memin[8]~57_Duplicate_722 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N24
cyclonev_lcell_comb \memin[9]~52_Duplicate_180 (
// Equation(s):
// \memin[9]~52_Duplicate_181  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_181 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_180 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_180 .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \memin[9]~52_Duplicate_180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N36
cyclonev_lcell_comb \memin[10]~47_Duplicate_218 (
// Equation(s):
// \memin[10]~47_Duplicate_219  = ( \Selector21~3_combout  & ( \memin[10]~45_combout  ) ) # ( !\Selector21~3_combout  & ( \memin[10]~45_combout  ) ) # ( \Selector21~3_combout  & ( !\memin[10]~45_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout 
//  & \regs~561_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector21~3_combout  & ( !\memin[10]~45_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout  & \regs~561_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~561_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\memin[10]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_219 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_218 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_218 .lut_mask = 64'hCCCFDDDFFFFFFFFF;
defparam \memin[10]~47_Duplicate_218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N12
cyclonev_lcell_comb \memin[12]~69 (
// Equation(s):
// \memin[12]~69_combout  = ( \DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[18] & (!IR[20] & ((!PC[12]) # (!\DrPC~0_combout )))) ) ) ) # ( !\DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[18] & ((!PC[12]) # (!\DrPC~0_combout ))) ) ) ) # ( 
// \DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (!IR[20] & ((!PC[12]) # (!\DrPC~0_combout ))) ) ) ) # ( !\DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (!PC[12]) # (!\DrPC~0_combout ) ) ) )

	.dataa(!IR[18]),
	.datab(!PC[12]),
	.datac(!IR[20]),
	.datad(!\DrPC~0_combout ),
	.datae(!\DrOff~0_combout ),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~69 .extended_lut = "off";
defparam \memin[12]~69 .lut_mask = 64'hFFCCF0C055445040;
defparam \memin[12]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \Add1~61_sumout  & ( (!\B[12]~DUPLICATE_q  & ((!ALUfunc[1] & (!ALUfunc[0])) # (ALUfunc[1] & ((\A[12]~DUPLICATE_q ))))) # (\B[12]~DUPLICATE_q  & ((!ALUfunc[0]) # (!ALUfunc[1] $ (!\A[12]~DUPLICATE_q )))) ) ) # ( !\Add1~61_sumout  
// & ( (!\B[12]~DUPLICATE_q  & (ALUfunc[1] & ((\A[12]~DUPLICATE_q )))) # (\B[12]~DUPLICATE_q  & (!ALUfunc[1] $ (((!ALUfunc[0]) # (!\A[12]~DUPLICATE_q ))))) ) )

	.dataa(!\B[12]~DUPLICATE_q ),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[0]),
	.datad(!\A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h11361136D1F6D1F6;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( A[11] & ( A[9] & ( ((!B[1] & ((\A[12]~DUPLICATE_q ))) # (B[1] & (\A[10]~DUPLICATE_q ))) # (B[0]) ) ) ) # ( !A[11] & ( A[9] & ( (!B[0] & ((!B[1] & ((\A[12]~DUPLICATE_q ))) # (B[1] & (\A[10]~DUPLICATE_q )))) # (B[0] & (((B[1])))) 
// ) ) ) # ( A[11] & ( !A[9] & ( (!B[0] & ((!B[1] & ((\A[12]~DUPLICATE_q ))) # (B[1] & (\A[10]~DUPLICATE_q )))) # (B[0] & (((!B[1])))) ) ) ) # ( !A[11] & ( !A[9] & ( (!B[0] & ((!B[1] & ((\A[12]~DUPLICATE_q ))) # (B[1] & (\A[10]~DUPLICATE_q )))) ) ) )

	.dataa(!\A[10]~DUPLICATE_q ),
	.datab(!B[0]),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(!B[1]),
	.datae(!A[11]),
	.dataf(!A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h0C443F440C773F77;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N42
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( \ShiftLeft0~7_combout  & ( \ShiftLeft0~17_combout  & ( ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~28_combout )))) # (B[3]) ) ) ) # ( !\ShiftLeft0~7_combout  & ( 
// \ShiftLeft0~17_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~28_combout ))))) # (B[3] & (((!\B[2]~DUPLICATE_q )))) ) ) ) # ( \ShiftLeft0~7_combout  & ( !\ShiftLeft0~17_combout  & ( (!B[3] & 
// ((!\B[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~28_combout ))))) # (B[3] & (((\B[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~7_combout  & ( !\ShiftLeft0~17_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q  & 
// (\ShiftLeft0~38_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftLeft0~28_combout ))))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~38_combout ),
	.datac(!\ShiftLeft0~28_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~7_combout ),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N2
dffeas \A[20]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[20]~_Duplicate_11 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[20]~_Duplicate .is_wysiwyg = "true";
defparam \A[20]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N14
dffeas \A[21]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[21]~_Duplicate_10 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[21]~_Duplicate .is_wysiwyg = "true";
defparam \A[21]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N48
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( B[0] & ( B[1] & ( \A[23]~DUPLICATE_q  ) ) ) # ( !B[0] & ( B[1] & ( \A[22]~_Duplicate_9  ) ) ) # ( B[0] & ( !B[1] & ( \A[21]~_Duplicate_10  ) ) ) # ( !B[0] & ( !B[1] & ( \A[20]~_Duplicate_11  ) ) )

	.dataa(!\A[23]~DUPLICATE_q ),
	.datab(!\A[22]~_Duplicate_9 ),
	.datac(!\A[20]~_Duplicate_11 ),
	.datad(!\A[21]~_Duplicate_10 ),
	.datae(!B[0]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N24
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( A[16] & ( B[1] & ( (!\B[0]~DUPLICATE_q  & ((A[18]))) # (\B[0]~DUPLICATE_q  & (\A[19]~DUPLICATE_q )) ) ) ) # ( !A[16] & ( B[1] & ( (!\B[0]~DUPLICATE_q  & ((A[18]))) # (\B[0]~DUPLICATE_q  & (\A[19]~DUPLICATE_q )) ) ) ) # ( A[16] 
// & ( !B[1] & ( (!\B[0]~DUPLICATE_q ) # (A[17]) ) ) ) # ( !A[16] & ( !B[1] & ( (A[17] & \B[0]~DUPLICATE_q ) ) ) )

	.dataa(!A[17]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!A[18]),
	.datae(!A[16]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N39
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( A[14] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[13]~DUPLICATE_q ))) # (B[1] & (\A[15]~_Duplicate_1DUPLICATE_q )) ) ) ) # ( !A[14] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[13]~DUPLICATE_q ))) # (B[1] & 
// (\A[15]~_Duplicate_1DUPLICATE_q )) ) ) ) # ( A[14] & ( !\B[0]~DUPLICATE_q  & ( (B[1]) # (\A[12]~DUPLICATE_q ) ) ) ) # ( !A[14] & ( !\B[0]~DUPLICATE_q  & ( (\A[12]~DUPLICATE_q  & !B[1]) ) ) )

	.dataa(!\A[12]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\A[15]~_Duplicate_1DUPLICATE_q ),
	.datad(!\A[13]~DUPLICATE_q ),
	.datae(!A[14]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h4444777703CF03CF;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N14
dffeas \A[25]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[25]~_Duplicate_12 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[25]~_Duplicate .is_wysiwyg = "true";
defparam \A[25]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N34
dffeas \A[24]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[24]~_Duplicate_13 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[24]~_Duplicate .is_wysiwyg = "true";
defparam \A[24]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N15
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \B[0]~_Duplicate_20  & ( B[1] & ( A[27] ) ) ) # ( !\B[0]~_Duplicate_20  & ( B[1] & ( A[26] ) ) ) # ( \B[0]~_Duplicate_20  & ( !B[1] & ( \A[25]~_Duplicate_12  ) ) ) # ( !\B[0]~_Duplicate_20  & ( !B[1] & ( \A[24]~_Duplicate_13  
// ) ) )

	.dataa(!A[27]),
	.datab(!\A[25]~_Duplicate_12 ),
	.datac(!\A[24]~_Duplicate_13 ),
	.datad(!A[26]),
	.datae(!\B[0]~_Duplicate_20 ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h0F0F333300FF5555;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N30
cyclonev_lcell_comb \ShiftRight0~77 (
// Equation(s):
// \ShiftRight0~77_combout  = ( \ShiftRight0~47_combout  & ( \ShiftRight0~41_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q ) # ((\ShiftRight0~39_combout )))) # (B[3] & (((\ShiftRight0~40_combout )) # (\B[2]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~47_combout  & 
// ( \ShiftRight0~41_combout  & ( (!B[3] & (\B[2]~DUPLICATE_q  & ((\ShiftRight0~39_combout )))) # (B[3] & (((\ShiftRight0~40_combout )) # (\B[2]~DUPLICATE_q ))) ) ) ) # ( \ShiftRight0~47_combout  & ( !\ShiftRight0~41_combout  & ( (!B[3] & 
// ((!\B[2]~DUPLICATE_q ) # ((\ShiftRight0~39_combout )))) # (B[3] & (!\B[2]~DUPLICATE_q  & (\ShiftRight0~40_combout ))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\ShiftRight0~41_combout  & ( (!B[3] & (\B[2]~DUPLICATE_q  & ((\ShiftRight0~39_combout )))) # 
// (B[3] & (!\B[2]~DUPLICATE_q  & (\ShiftRight0~40_combout ))) ) ) )

	.dataa(!B[3]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftRight0~40_combout ),
	.datad(!\ShiftRight0~39_combout ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~77 .extended_lut = "off";
defparam \ShiftRight0~77 .lut_mask = 64'h04268CAE15379DBF;
defparam \ShiftRight0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N42
cyclonev_lcell_comb \ShiftRight0~78 (
// Equation(s):
// \ShiftRight0~78_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~77_combout  & ( A[31] ) ) ) # ( !\ShiftRight0~6_combout  & ( \ShiftRight0~77_combout  & ( (!B[4]) # ((!\ShiftLeft0~0_combout  & (A[31])) # (\ShiftLeft0~0_combout  & 
// ((\ShiftRight0~42_combout )))) ) ) ) # ( \ShiftRight0~6_combout  & ( !\ShiftRight0~77_combout  & ( A[31] ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~77_combout  & ( (B[4] & ((!\ShiftLeft0~0_combout  & (A[31])) # (\ShiftLeft0~0_combout  & 
// ((\ShiftRight0~42_combout ))))) ) ) )

	.dataa(!A[31]),
	.datab(!\ShiftRight0~42_combout ),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!B[4]),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~78 .extended_lut = "off";
defparam \ShiftRight0~78 .lut_mask = 64'h00535555FF535555;
defparam \ShiftRight0~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N12
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( B[4] & ( \ShiftRight0~78_combout  & ( !ALUfunc[0] ) ) ) # ( !B[4] & ( \ShiftRight0~78_combout  & ( (!ALUfunc[0]) # ((ALUfunc[2] & (!\ShiftRight0~6_combout  & \ShiftLeft0~39_combout ))) ) ) ) # ( B[4] & ( !\ShiftRight0~78_combout 
//  & ( (!ALUfunc[2] & !ALUfunc[0]) ) ) ) # ( !B[4] & ( !\ShiftRight0~78_combout  & ( (!ALUfunc[2] & (!ALUfunc[0])) # (ALUfunc[2] & (ALUfunc[0] & (!\ShiftRight0~6_combout  & \ShiftLeft0~39_combout ))) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[0]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~39_combout ),
	.datae(!B[4]),
	.dataf(!\ShiftRight0~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'h88988888CCDCCCCC;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N24
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \Selector19~1_combout  & ( \Selector19~2_combout  & ( (!ALUfunc[3] & (ALUfunc[2])) # (ALUfunc[3] & (!ALUfunc[1] & ((\Add2~61_sumout ) # (ALUfunc[2])))) ) ) ) # ( !\Selector19~1_combout  & ( \Selector19~2_combout  & ( (ALUfunc[3] 
// & ((!ALUfunc[2] & ((\Add2~61_sumout ) # (ALUfunc[1]))) # (ALUfunc[2] & (!ALUfunc[1])))) ) ) ) # ( \Selector19~1_combout  & ( !\Selector19~2_combout  & ( (ALUfunc[2] & !ALUfunc[3]) ) ) ) # ( !\Selector19~1_combout  & ( !\Selector19~2_combout  & ( 
// (!ALUfunc[2] & ALUfunc[3]) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[3]),
	.datad(!\Add2~61_sumout ),
	.datae(!\Selector19~1_combout ),
	.dataf(!\Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h0A0A5050060E545C;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N58
dffeas \regs~108 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~108 .is_wysiwyg = "true";
defparam \regs~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N59
dffeas \regs~76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~76 .is_wysiwyg = "true";
defparam \regs~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N32
dffeas \regs~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~12 .is_wysiwyg = "true";
defparam \regs~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N44
dffeas \regs~44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~44 .is_wysiwyg = "true";
defparam \regs~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N42
cyclonev_lcell_comb \regs~587 (
// Equation(s):
// \regs~587_combout  = ( \regs~44_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout ) # (\regs~108_q ) ) ) ) # ( !\regs~44_q  & ( \Selector81~1_combout  & ( (\regs~108_q  & \Selector80~1_combout ) ) ) ) # ( \regs~44_q  & ( !\Selector81~1_combout  & 
// ( (!\Selector80~1_combout  & ((\regs~12_q ))) # (\Selector80~1_combout  & (\regs~76_q )) ) ) ) # ( !\regs~44_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & ((\regs~12_q ))) # (\Selector80~1_combout  & (\regs~76_q )) ) ) )

	.dataa(!\regs~108_q ),
	.datab(!\regs~76_q ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~12_q ),
	.datae(!\regs~44_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~587 .extended_lut = "off";
defparam \regs~587 .lut_mask = 64'h03F303F30505F5F5;
defparam \regs~587 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \regs~268 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~268 .is_wysiwyg = "true";
defparam \regs~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N8
dffeas \regs~364 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~364 .is_wysiwyg = "true";
defparam \regs~364 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N36
cyclonev_lcell_comb \regs~332feeder (
// Equation(s):
// \regs~332feeder_combout  = ( \memin[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~332feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~332feeder .extended_lut = "off";
defparam \regs~332feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~332feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N38
dffeas \regs~332 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~332 .is_wysiwyg = "true";
defparam \regs~332 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N6
cyclonev_lcell_comb \regs~300feeder (
// Equation(s):
// \regs~300feeder_combout  = ( \memin[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~300feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~300feeder .extended_lut = "off";
defparam \regs~300feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~300feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \regs~300 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~300 .is_wysiwyg = "true";
defparam \regs~300 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N9
cyclonev_lcell_comb \regs~589 (
// Equation(s):
// \regs~589_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~364_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~332_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~300_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~268_q  ) ) )

	.dataa(!\regs~268_q ),
	.datab(!\regs~364_q ),
	.datac(!\regs~332_q ),
	.datad(!\regs~300_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~589 .extended_lut = "off";
defparam \regs~589 .lut_mask = 64'h555500FF0F0F3333;
defparam \regs~589 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N41
dffeas \regs~140 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~140 .is_wysiwyg = "true";
defparam \regs~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \regs~204 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~204 .is_wysiwyg = "true";
defparam \regs~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N40
dffeas \regs~236 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~236 .is_wysiwyg = "true";
defparam \regs~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \regs~172 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~172 .is_wysiwyg = "true";
defparam \regs~172 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N27
cyclonev_lcell_comb \regs~588 (
// Equation(s):
// \regs~588_combout  = ( \regs~172_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~204_q )) # (\Selector81~1_combout  & ((\regs~236_q ))) ) ) ) # ( !\regs~172_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~204_q )) # 
// (\Selector81~1_combout  & ((\regs~236_q ))) ) ) ) # ( \regs~172_q  & ( !\Selector80~1_combout  & ( (\regs~140_q ) # (\Selector81~1_combout ) ) ) ) # ( !\regs~172_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & \regs~140_q ) ) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\regs~140_q ),
	.datac(!\regs~204_q ),
	.datad(!\regs~236_q ),
	.datae(!\regs~172_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~588 .extended_lut = "off";
defparam \regs~588 .lut_mask = 64'h222277770A5F0A5F;
defparam \regs~588 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N28
dffeas \regs~428 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~428 .is_wysiwyg = "true";
defparam \regs~428 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N57
cyclonev_lcell_comb \regs~396feeder (
// Equation(s):
// \regs~396feeder_combout  = ( \memin[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~396feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~396feeder .extended_lut = "off";
defparam \regs~396feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~396feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N59
dffeas \regs~396 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~396 .is_wysiwyg = "true";
defparam \regs~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N28
dffeas \regs~492 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~492 .is_wysiwyg = "true";
defparam \regs~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N53
dffeas \regs~460 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~460 .is_wysiwyg = "true";
defparam \regs~460 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N51
cyclonev_lcell_comb \regs~590 (
// Equation(s):
// \regs~590_combout  = ( \regs~460_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~428_q )) # (\Selector80~1_combout  & ((\regs~492_q ))) ) ) ) # ( !\regs~460_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~428_q )) # 
// (\Selector80~1_combout  & ((\regs~492_q ))) ) ) ) # ( \regs~460_q  & ( !\Selector81~1_combout  & ( (\Selector80~1_combout ) # (\regs~396_q ) ) ) ) # ( !\regs~460_q  & ( !\Selector81~1_combout  & ( (\regs~396_q  & !\Selector80~1_combout ) ) ) )

	.dataa(!\regs~428_q ),
	.datab(!\regs~396_q ),
	.datac(!\regs~492_q ),
	.datad(!\Selector80~1_combout ),
	.datae(!\regs~460_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~590 .extended_lut = "off";
defparam \regs~590 .lut_mask = 64'h330033FF550F550F;
defparam \regs~590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N3
cyclonev_lcell_comb \regs~591 (
// Equation(s):
// \regs~591_combout  = ( \regs~588_combout  & ( \regs~590_combout  & ( ((!\Selector78~1_combout  & (\regs~587_combout )) # (\Selector78~1_combout  & ((\regs~589_combout )))) # (\Selector79~1_combout ) ) ) ) # ( !\regs~588_combout  & ( \regs~590_combout  & ( 
// (!\Selector79~1_combout  & ((!\Selector78~1_combout  & (\regs~587_combout )) # (\Selector78~1_combout  & ((\regs~589_combout ))))) # (\Selector79~1_combout  & (((\Selector78~1_combout )))) ) ) ) # ( \regs~588_combout  & ( !\regs~590_combout  & ( 
// (!\Selector79~1_combout  & ((!\Selector78~1_combout  & (\regs~587_combout )) # (\Selector78~1_combout  & ((\regs~589_combout ))))) # (\Selector79~1_combout  & (((!\Selector78~1_combout )))) ) ) ) # ( !\regs~588_combout  & ( !\regs~590_combout  & ( 
// (!\Selector79~1_combout  & ((!\Selector78~1_combout  & (\regs~587_combout )) # (\Selector78~1_combout  & ((\regs~589_combout ))))) ) ) )

	.dataa(!\regs~587_combout ),
	.datab(!\Selector79~1_combout ),
	.datac(!\regs~589_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~588_combout ),
	.dataf(!\regs~590_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~591 .extended_lut = "off";
defparam \regs~591 .lut_mask = 64'h440C770C443F773F;
defparam \regs~591 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N12
cyclonev_lcell_comb \memin[12]~70_Duplicate_425 (
// Equation(s):
// \memin[12]~70_Duplicate_426  = ( \memin[12]~68_combout  & ( \regs~591_combout  ) ) # ( !\memin[12]~68_combout  & ( \regs~591_combout  & ( (!\memin[12]~69_combout ) # (((\Selector19~0_combout  & \Selector75~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[12]~68_combout  & ( !\regs~591_combout  ) ) # ( !\memin[12]~68_combout  & ( !\regs~591_combout  & ( (!\memin[12]~69_combout ) # ((\Selector19~0_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\memin[12]~69_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector19~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[12]~68_combout ),
	.dataf(!\regs~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_426 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_425 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_425 .lut_mask = 64'hAAAFFFFFBBBFFFFF;
defparam \memin[12]~70_Duplicate_425 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N12
cyclonev_lcell_comb \memin[14]~64_Duplicate_312 (
// Equation(s):
// \memin[14]~64_Duplicate_313  = ( \regs~581_combout  & ( \Selector17~0_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~581_combout  & ( \Selector17~0_combout  & ( 
// ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~581_combout  & ( !\Selector17~0_combout  & ( (!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~581_combout  & 
// ( !\Selector17~0_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[14]~62_combout ),
	.datae(!\regs~581_combout ),
	.dataf(!\Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_313 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_312 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_312 .lut_mask = 64'hCCFFCFFFDDFFDFFF;
defparam \memin[14]~64_Duplicate_312 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[22]~88_Duplicate_472 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_313 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_426 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_219 ,\memin[9]~52_Duplicate_181 ,\memin[8]~57_Duplicate_723 ,\memin[7]~26_Duplicate_201 ,\memin[6]~31_combout ,
\memin[5]~36_Duplicate_521 ,\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_252 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025208A029055E0048040000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N51
cyclonev_lcell_comb \dmem~53 (
// Equation(s):
// \dmem~53_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\dmem~0_q  & (((\dmem~23_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datad(!\dmem~23_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~53 .extended_lut = "off";
defparam \dmem~53 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N18
cyclonev_lcell_comb \dmem~54 (
// Equation(s):
// \dmem~54_combout  = ( \dmem~53_combout  & ( ((dmem_rtl_0_bypass[74] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[73]) ) ) # ( !\dmem~53_combout  & ( (dmem_rtl_0_bypass[73] & ((!dmem_rtl_0_bypass[74]) # (\dmem~39_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[74]),
	.datab(!dmem_rtl_0_bypass[73]),
	.datac(!\dmem~39_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~54 .extended_lut = "off";
defparam \dmem~54 .lut_mask = 64'h2323232373737373;
defparam \dmem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N9
cyclonev_lcell_comb \memin[22]~87 (
// Equation(s):
// \memin[22]~87_combout  = ( \dmem~54_combout  & ( (!\memin[10]~13_combout  & \memin[22]~86_combout ) ) ) # ( !\dmem~54_combout  & ( \memin[22]~86_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[10]~13_combout ),
	.datad(!\memin[22]~86_combout ),
	.datae(gnd),
	.dataf(!\dmem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~87 .extended_lut = "off";
defparam \memin[22]~87 .lut_mask = 64'h00FF00FF00F000F0;
defparam \memin[22]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N39
cyclonev_lcell_comb \memin[22]~88 (
// Equation(s):
// \memin[22]~88_combout  = ( \Selector9~1_combout  & ( ((!\memin[22]~87_combout ) # ((\regs~621_combout  & \memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector9~1_combout  & ( (!\memin[22]~87_combout ) # ((\regs~621_combout  & 
// \memin[0]~0_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[22]~87_combout ),
	.datac(!\regs~621_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~88 .extended_lut = "off";
defparam \memin[22]~88 .lut_mask = 64'hCCCFCCCFDDDFDDDF;
defparam \memin[22]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N59
dffeas \A[22]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[22]~_Duplicate_9 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[22]~_Duplicate .is_wysiwyg = "true";
defparam \A[22]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N15
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( \A[24]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[23]~DUPLICATE_q ))) # (B[1] & (\A[25]~DUPLICATE_q )) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( \B[0]~DUPLICATE_q  & ( (!B[1] & ((\A[23]~DUPLICATE_q ))) # (B[1] & 
// (\A[25]~DUPLICATE_q )) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (B[1]) # (\A[22]~_Duplicate_9 ) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !\B[0]~DUPLICATE_q  & ( (\A[22]~_Duplicate_9  & !B[1]) ) ) )

	.dataa(!\A[25]~DUPLICATE_q ),
	.datab(!\A[22]~_Duplicate_9 ),
	.datac(!B[1]),
	.datad(!\A[23]~DUPLICATE_q ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h30303F3F05F505F5;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N36
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~20_combout  & ( (!B[2]) # ((!B[3] & ((\ShiftRight0~19_combout ))) # (B[3] & (A[31]))) ) ) ) # ( !\ShiftRight0~18_combout  & ( \ShiftRight0~20_combout  & ( (!B[3] & 
// (((\ShiftRight0~19_combout  & B[2])))) # (B[3] & (((!B[2])) # (A[31]))) ) ) ) # ( \ShiftRight0~18_combout  & ( !\ShiftRight0~20_combout  & ( (!B[3] & (((!B[2]) # (\ShiftRight0~19_combout )))) # (B[3] & (A[31] & ((B[2])))) ) ) ) # ( 
// !\ShiftRight0~18_combout  & ( !\ShiftRight0~20_combout  & ( (B[2] & ((!B[3] & ((\ShiftRight0~19_combout ))) # (B[3] & (A[31])))) ) ) )

	.dataa(!A[31]),
	.datab(!B[3]),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!B[2]),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \ShiftLeft0~56 (
// Equation(s):
// \ShiftLeft0~56_combout  = ( \ShiftLeft0~34_combout  & ( \ShiftLeft0~55_combout  & ( (!B[2]) # ((!B[3] & ((\ShiftLeft0~43_combout ))) # (B[3] & (\ShiftLeft0~22_combout ))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( \ShiftLeft0~55_combout  & ( (!B[2] & 
// (((!B[3])))) # (B[2] & ((!B[3] & ((\ShiftLeft0~43_combout ))) # (B[3] & (\ShiftLeft0~22_combout )))) ) ) ) # ( \ShiftLeft0~34_combout  & ( !\ShiftLeft0~55_combout  & ( (!B[2] & (((B[3])))) # (B[2] & ((!B[3] & ((\ShiftLeft0~43_combout ))) # (B[3] & 
// (\ShiftLeft0~22_combout )))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( !\ShiftLeft0~55_combout  & ( (B[2] & ((!B[3] & ((\ShiftLeft0~43_combout ))) # (B[3] & (\ShiftLeft0~22_combout )))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~22_combout ),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~43_combout ),
	.datae(!\ShiftLeft0~34_combout ),
	.dataf(!\ShiftLeft0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~56 .extended_lut = "off";
defparam \ShiftLeft0~56 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftLeft0~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N54
cyclonev_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = ( !B[4] & ( (!ALUfunc[0] & (((!\ShiftRight0~6_combout  & ((\ShiftRight0~52_combout ))) # (\ShiftRight0~6_combout  & (A[31]))))) # (ALUfunc[0] & (((\ShiftLeft0~56_combout  & ((!\ShiftRight0~6_combout )))))) ) ) # ( B[4] & ( 
// (!ALUfunc[0] & (A[31])) # (ALUfunc[0] & (((\ShiftLeft0~12_combout  & ((!\ShiftRight0~6_combout )))))) ) )

	.dataa(!A[31]),
	.datab(!ALUfunc[0]),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftRight0~52_combout ),
	.datae(!B[4]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!\ShiftLeft0~56_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~5 .extended_lut = "on";
defparam \Selector9~5 .lut_mask = 64'h03CF474744444444;
defparam \Selector9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N45
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \Add1~85_sumout  & ( (!B[22] & ((!ALUfunc[1] & ((!ALUfunc[0]))) # (ALUfunc[1] & (A[22])))) # (B[22] & ((!ALUfunc[0]) # (!A[22] $ (!ALUfunc[1])))) ) ) # ( !\Add1~85_sumout  & ( (!B[22] & (A[22] & ((ALUfunc[1])))) # (B[22] & 
// (!ALUfunc[1] $ (((!A[22]) # (!ALUfunc[0]))))) ) )

	.dataa(!B[22]),
	.datab(!A[22]),
	.datac(!ALUfunc[0]),
	.datad(!ALUfunc[1]),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h01760176F176F176;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( !B[20] $ (\A[20]~DUPLICATE_q ) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~94  = CARRY(( !B[20] $ (\A[20]~DUPLICATE_q ) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~95  = SHARE((!B[20] & \A[20]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!B[20]),
	.datac(!\A[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(\Add2~67 ),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout(\Add2~95 ));
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( !B[21] $ (A[21]) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( !B[21] $ (A[21]) ) + ( \Add2~95  ) + ( \Add2~94  ))
// \Add2~91  = SHARE((!B[21] & A[21]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[21]),
	.datad(!A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(\Add2~95 ),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout(\Add2~91 ));
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( !B[22] $ (A[22]) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~86  = CARRY(( !B[22] $ (A[22]) ) + ( \Add2~91  ) + ( \Add2~90  ))
// \Add2~87  = SHARE((!B[22] & A[22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[22]),
	.datad(!A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(\Add2~91 ),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout(\Add2~87 ));
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N12
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[0] & ((!ALUfunc[1] & (\Add2~85_sumout )) # (ALUfunc[1] & ((!\Selector9~0_combout ))))) # (ALUfunc[0] & (((!\Selector9~0_combout )))))) ) ) # ( ALUfunc[2] & ( ((!ALUfunc[3] & 
// (((\Selector9~0_combout )))) # (ALUfunc[3] & (!ALUfunc[1] & (\Selector9~5_combout )))) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[1]),
	.datac(!\Selector9~5_combout ),
	.datad(!ALUfunc[3]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector9~0_combout ),
	.datag(!\Add2~85_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "on";
defparam \Selector9~1 .lut_mask = 64'h007F000C0008FF0C;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N54
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add0~58  ))
// \Add0~86  = CARRY(( PC[20] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N57
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N56
dffeas \regs~213 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~213 .is_wysiwyg = "true";
defparam \regs~213 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N27
cyclonev_lcell_comb \regs~85feeder (
// Equation(s):
// \regs~85feeder_combout  = ( \memin[21]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~85feeder .extended_lut = "off";
defparam \regs~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \regs~85 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~85 .is_wysiwyg = "true";
defparam \regs~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \regs~341 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~341 .is_wysiwyg = "true";
defparam \regs~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N25
dffeas \regs~469 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~469 .is_wysiwyg = "true";
defparam \regs~469 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N57
cyclonev_lcell_comb \regs~624 (
// Equation(s):
// \regs~624_combout  = ( \Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~469_q  ) ) ) # ( !\Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~341_q  ) ) ) # ( \Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~213_q  ) ) ) # ( 
// !\Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~85_q  ) ) )

	.dataa(!\regs~213_q ),
	.datab(!\regs~85_q ),
	.datac(!\regs~341_q ),
	.datad(!\regs~469_q ),
	.datae(!\Selector79~1_combout ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~624 .extended_lut = "off";
defparam \regs~624 .lut_mask = 64'h333355550F0F00FF;
defparam \regs~624 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y16_N38
dffeas \regs~501 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~501 .is_wysiwyg = "true";
defparam \regs~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N4
dffeas \regs~373 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~373 .is_wysiwyg = "true";
defparam \regs~373 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N48
cyclonev_lcell_comb \regs~117feeder (
// Equation(s):
// \regs~117feeder_combout  = ( \memin[21]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~117feeder .extended_lut = "off";
defparam \regs~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N49
dffeas \regs~117 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~117 .is_wysiwyg = "true";
defparam \regs~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N22
dffeas \regs~245 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~245 .is_wysiwyg = "true";
defparam \regs~245 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N6
cyclonev_lcell_comb \regs~625 (
// Equation(s):
// \regs~625_combout  = ( \regs~117_q  & ( \regs~245_q  & ( (!\Selector78~1_combout ) # ((!\Selector79~1_combout  & ((\regs~373_q ))) # (\Selector79~1_combout  & (\regs~501_q ))) ) ) ) # ( !\regs~117_q  & ( \regs~245_q  & ( (!\Selector79~1_combout  & 
// (((\regs~373_q  & \Selector78~1_combout )))) # (\Selector79~1_combout  & (((!\Selector78~1_combout )) # (\regs~501_q ))) ) ) ) # ( \regs~117_q  & ( !\regs~245_q  & ( (!\Selector79~1_combout  & (((!\Selector78~1_combout ) # (\regs~373_q )))) # 
// (\Selector79~1_combout  & (\regs~501_q  & ((\Selector78~1_combout )))) ) ) ) # ( !\regs~117_q  & ( !\regs~245_q  & ( (\Selector78~1_combout  & ((!\Selector79~1_combout  & ((\regs~373_q ))) # (\Selector79~1_combout  & (\regs~501_q )))) ) ) )

	.dataa(!\regs~501_q ),
	.datab(!\regs~373_q ),
	.datac(!\Selector79~1_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~117_q ),
	.dataf(!\regs~245_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~625 .extended_lut = "off";
defparam \regs~625 .lut_mask = 64'h0035F0350F35FF35;
defparam \regs~625 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N18
cyclonev_lcell_comb \regs~53feeder (
// Equation(s):
// \regs~53feeder_combout  = ( \memin[21]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~53feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~53feeder .extended_lut = "off";
defparam \regs~53feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~53feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \regs~53 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~53 .is_wysiwyg = "true";
defparam \regs~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N42
cyclonev_lcell_comb \regs~181feeder (
// Equation(s):
// \regs~181feeder_combout  = ( \memin[21]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~181feeder .extended_lut = "off";
defparam \regs~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N44
dffeas \regs~181 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~181 .is_wysiwyg = "true";
defparam \regs~181 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N39
cyclonev_lcell_comb \regs~309feeder (
// Equation(s):
// \regs~309feeder_combout  = ( \memin[21]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~309feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~309feeder .extended_lut = "off";
defparam \regs~309feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~309feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N40
dffeas \regs~309 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~309 .is_wysiwyg = "true";
defparam \regs~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N41
dffeas \regs~437 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~437 .is_wysiwyg = "true";
defparam \regs~437 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N39
cyclonev_lcell_comb \regs~623 (
// Equation(s):
// \regs~623_combout  = ( \regs~437_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~181_q ) ) ) ) # ( !\regs~437_q  & ( \Selector79~1_combout  & ( (\regs~181_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~437_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~53_q )) # (\Selector78~1_combout  & ((\regs~309_q ))) ) ) ) # ( !\regs~437_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~53_q )) # (\Selector78~1_combout  & ((\regs~309_q ))) ) ) )

	.dataa(!\regs~53_q ),
	.datab(!\regs~181_q ),
	.datac(!\regs~309_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~437_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~623 .extended_lut = "off";
defparam \regs~623 .lut_mask = 64'h550F550F330033FF;
defparam \regs~623 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N54
cyclonev_lcell_comb \regs~405feeder (
// Equation(s):
// \regs~405feeder_combout  = ( \memin[21]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~405feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~405feeder .extended_lut = "off";
defparam \regs~405feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~405feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N56
dffeas \regs~405 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~405 .is_wysiwyg = "true";
defparam \regs~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y18_N58
dffeas \regs~149 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~149 .is_wysiwyg = "true";
defparam \regs~149 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N10
dffeas \regs~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~21 .is_wysiwyg = "true";
defparam \regs~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N30
cyclonev_lcell_comb \regs~277feeder (
// Equation(s):
// \regs~277feeder_combout  = ( \memin[21]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[21]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~277feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~277feeder .extended_lut = "off";
defparam \regs~277feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~277feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N31
dffeas \regs~277 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~277 .is_wysiwyg = "true";
defparam \regs~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N48
cyclonev_lcell_comb \regs~622 (
// Equation(s):
// \regs~622_combout  = ( \regs~277_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout ) # (\regs~405_q ) ) ) ) # ( !\regs~277_q  & ( \Selector78~1_combout  & ( (\regs~405_q  & \Selector79~1_combout ) ) ) ) # ( \regs~277_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & ((\regs~21_q ))) # (\Selector79~1_combout  & (\regs~149_q )) ) ) ) # ( !\regs~277_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & ((\regs~21_q ))) # (\Selector79~1_combout  & (\regs~149_q )) ) ) )

	.dataa(!\regs~405_q ),
	.datab(!\regs~149_q ),
	.datac(!\regs~21_q ),
	.datad(!\Selector79~1_combout ),
	.datae(!\regs~277_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~622 .extended_lut = "off";
defparam \regs~622 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~622 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N39
cyclonev_lcell_comb \regs~626 (
// Equation(s):
// \regs~626_combout  = ( \regs~623_combout  & ( \regs~622_combout  & ( (!\Selector80~1_combout ) # ((!\Selector81~1_combout  & (\regs~624_combout )) # (\Selector81~1_combout  & ((\regs~625_combout )))) ) ) ) # ( !\regs~623_combout  & ( \regs~622_combout  & 
// ( (!\Selector80~1_combout  & (((!\Selector81~1_combout )))) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & (\regs~624_combout )) # (\Selector81~1_combout  & ((\regs~625_combout ))))) ) ) ) # ( \regs~623_combout  & ( !\regs~622_combout  & ( 
// (!\Selector80~1_combout  & (((\Selector81~1_combout )))) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & (\regs~624_combout )) # (\Selector81~1_combout  & ((\regs~625_combout ))))) ) ) ) # ( !\regs~623_combout  & ( !\regs~622_combout  & ( 
// (\Selector80~1_combout  & ((!\Selector81~1_combout  & (\regs~624_combout )) # (\Selector81~1_combout  & ((\regs~625_combout ))))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\regs~624_combout ),
	.datac(!\regs~625_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~623_combout ),
	.dataf(!\regs~622_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~626 .extended_lut = "off";
defparam \regs~626 .lut_mask = 64'h110511AFBB05BBAF;
defparam \regs~626 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N32
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[21]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \memin[7]~26_Duplicate_351 (
// Equation(s):
// \memin[7]~26_Duplicate_352  = ( \memin[7]~25_combout  & ( \regs~536_combout  ) ) # ( !\memin[7]~25_combout  & ( \regs~536_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[7]~25_combout  & ( 
// !\regs~536_combout  ) ) # ( !\memin[7]~25_combout  & ( !\regs~536_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector24~3_combout ),
	.datae(!\memin[7]~25_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_352 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_351 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_351 .lut_mask = 64'h0055FFFF0F5FFFFF;
defparam \memin[7]~26_Duplicate_351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_384 (
// Equation(s):
// \memin[9]~52_Duplicate_385  = ( \memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[9]~51_combout  
// & ( !\Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_385 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_384 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_384 .lut_mask = 64'h000FFFFF555FFFFF;
defparam \memin[9]~52_Duplicate_384 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_489 (
// Equation(s):
// \memin[10]~47_Duplicate_490  = ( \memin[10]~45_combout  & ( \regs~561_combout  ) ) # ( !\memin[10]~45_combout  & ( \regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[10]~45_combout  & ( !\regs~561_combout  ) ) # ( !\memin[10]~45_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # ((\Selector75~0_combout  & \Selector21~3_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector21~3_combout ),
	.datae(!\memin[10]~45_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_490 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_489 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_489 .lut_mask = 64'hAABBFFFFAFBFFFFF;
defparam \memin[10]~47_Duplicate_489 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N30
cyclonev_lcell_comb \memin[14]~64_Duplicate_659 (
// Equation(s):
// \memin[14]~64_Duplicate_660  = ( \Selector17~0_combout  & ( \memin[14]~62_combout  ) ) # ( !\Selector17~0_combout  & ( \memin[14]~62_combout  ) ) # ( \Selector17~0_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # (((\memin[0]~0_combout 
//  & \regs~581_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout )) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\regs~581_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\memin[14]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_660 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_659 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_659 .lut_mask = 64'hCDCDCDFFFFFFFFFF;
defparam \memin[14]~64_Duplicate_659 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[21]~91_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_660 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_490 ,\memin[9]~52_Duplicate_385 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_352 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025208A028055E0048040000000000000000";
// synopsys translate_on

// Location: FF_X29_Y16_N14
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N6
cyclonev_lcell_comb \memin[2]~10_Duplicate_493 (
// Equation(s):
// \memin[2]~10_Duplicate_494  = ( \regs~521_combout  & ( \memin[0]~0_combout  ) ) # ( !\regs~521_combout  & ( \memin[0]~0_combout  & ( ((\Selector75~0_combout  & \Selector29~3_combout )) # (\memin[2]~9_combout ) ) ) ) # ( \regs~521_combout  & ( 
// !\memin[0]~0_combout  & ( ((\Selector75~0_combout  & \Selector29~3_combout )) # (\memin[2]~9_combout ) ) ) ) # ( !\regs~521_combout  & ( !\memin[0]~0_combout  & ( ((\Selector75~0_combout  & \Selector29~3_combout )) # (\memin[2]~9_combout ) ) ) )

	.dataa(!\memin[2]~9_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector29~3_combout ),
	.datad(gnd),
	.datae(!\regs~521_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_494 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_493 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_493 .lut_mask = 64'h575757575757FFFF;
defparam \memin[2]~10_Duplicate_493 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N24
cyclonev_lcell_comb \memin[7]~26_Duplicate_390 (
// Equation(s):
// \memin[7]~26_Duplicate_391  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(gnd),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector24~3_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_391 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_390 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_390 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[7]~26_Duplicate_390 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N18
cyclonev_lcell_comb \memin[9]~52_Duplicate_421 (
// Equation(s):
// \memin[9]~52_Duplicate_422  = ( \regs~566_combout  & ( \memin[9]~51_combout  ) ) # ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) # ( \regs~566_combout  & ( !\memin[9]~51_combout  & ( ((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~566_combout  & ( !\memin[9]~51_combout  & ( (\Selector75~0_combout  & \Selector22~3_Duplicate_5 ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(gnd),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector22~3_Duplicate_5 ),
	.datae(!\regs~566_combout ),
	.dataf(!\memin[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_422 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_421 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_421 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[9]~52_Duplicate_421 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_532 (
// Equation(s):
// \memin[10]~47_Duplicate_533  = ( \memin[10]~45_combout  & ( \Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout  & \regs~561_combout ))) # (\Selector75~0_combout ) ) ) ) 
// # ( \memin[10]~45_combout  & ( !\Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout  & \regs~561_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~561_combout ),
	.datae(!\memin[10]~45_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_533 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_532 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_532 .lut_mask = 64'hCCCFFFFFDDDFFFFF;
defparam \memin[10]~47_Duplicate_532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N12
cyclonev_lcell_comb \memin[14]~64_Duplicate_678 (
// Equation(s):
// \memin[14]~64_Duplicate_679  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector17~0_combout  & \Selector75~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector17~0_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector17~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_679 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_678 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_678 .lut_mask = 64'hAABBFFFFAFBFFFFF;
defparam \memin[14]~64_Duplicate_678 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[21]~91_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_679 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_533 ,\memin[9]~52_Duplicate_422 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_391 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_494 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N12
cyclonev_lcell_comb \dmem~55 (
// Equation(s):
// \dmem~55_combout  = ( \dmem~22_q  & ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~22_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) ) ) ) # ( !\dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~22_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~55 .extended_lut = "off";
defparam \dmem~55 .lut_mask = 64'h0404AEAE1515BFBF;
defparam \dmem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N3
cyclonev_lcell_comb \dmem~56 (
// Equation(s):
// \dmem~56_combout  = ( \dmem~55_combout  & ( ((!\dmem~39_combout  & dmem_rtl_0_bypass[72])) # (dmem_rtl_0_bypass[71]) ) ) # ( !\dmem~55_combout  & ( (dmem_rtl_0_bypass[71] & ((!dmem_rtl_0_bypass[72]) # (\dmem~39_combout ))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[71]),
	.datad(!dmem_rtl_0_bypass[72]),
	.datae(gnd),
	.dataf(!\dmem~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~56 .extended_lut = "off";
defparam \dmem~56 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \dmem~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N24
cyclonev_lcell_comb \memin[21]~89 (
// Equation(s):
// \memin[21]~89_combout  = ( !\memin[15]~59_combout  & ( (!\DrPC~0_combout ) # (!PC[21]) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~89 .extended_lut = "off";
defparam \memin[21]~89 .lut_mask = 64'hFAFAFAFA00000000;
defparam \memin[21]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N45
cyclonev_lcell_comb \memin[21]~121 (
// Equation(s):
// \memin[21]~121_combout  = ( \memin[21]~89_combout  & ( (!\memin[0]~0_combout  & ((!\memin[10]~13_combout ) # ((!\dmem~56_combout )))) # (\memin[0]~0_combout  & (!\regs~626_combout  & ((!\memin[10]~13_combout ) # (!\dmem~56_combout )))) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[10]~13_combout ),
	.datac(!\regs~626_combout ),
	.datad(!\dmem~56_combout ),
	.datae(gnd),
	.dataf(!\memin[21]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~121 .extended_lut = "off";
defparam \memin[21]~121 .lut_mask = 64'h00000000FAC8FAC8;
defparam \memin[21]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N0
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \memin[21]~121_combout  & ( (!\LdPC~1_combout  & (((\Add0~81_sumout )))) # (\LdPC~1_combout  & (\Selector75~0_combout  & ((\Selector10~1_combout )))) ) ) # ( !\memin[21]~121_combout  & ( (\Add0~81_sumout ) # (\LdPC~1_combout ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Add0~81_sumout ),
	.datad(!\Selector10~1_combout ),
	.datae(gnd),
	.dataf(!\memin[21]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h5F5F5F5F0A1B0A1B;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N2
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N30
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add0~82  ))
// \Add0~78  = CARRY(( PC[22] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N42
cyclonev_lcell_comb \memin[22]~120 (
// Equation(s):
// \memin[22]~120_combout  = ( \dmem~54_combout  & ( (!\memin[10]~13_combout  & (\memin[22]~86_combout  & ((!\memin[0]~0_combout ) # (!\regs~621_combout )))) ) ) # ( !\dmem~54_combout  & ( (\memin[22]~86_combout  & ((!\memin[0]~0_combout ) # 
// (!\regs~621_combout ))) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[10]~13_combout ),
	.datac(!\memin[22]~86_combout ),
	.datad(!\regs~621_combout ),
	.datae(gnd),
	.dataf(!\dmem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~120 .extended_lut = "off";
defparam \memin[22]~120 .lut_mask = 64'h0F0A0F0A0C080C08;
defparam \memin[22]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N24
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \memin[22]~120_combout  & ( (!\LdPC~1_combout  & (((\Add0~77_sumout )))) # (\LdPC~1_combout  & (\Selector9~1_combout  & (\Selector75~0_combout ))) ) ) # ( !\memin[22]~120_combout  & ( (\Add0~77_sumout ) # (\LdPC~1_combout ) ) )

	.dataa(!\Selector9~1_combout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\memin[22]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h33FF33FF01CD01CD;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N26
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N33
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add0~78  ))
// \Add0~74  = CARRY(( PC[23] ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N20
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N12
cyclonev_lcell_comb \memin[9]~52_Duplicate_631 (
// Equation(s):
// \memin[9]~52_Duplicate_632  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[9]~51_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[9]~51_combout ),
	.datad(gnd),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_632 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_631 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_631 .lut_mask = 64'h0F0F3F3F5F5F7F7F;
defparam \memin[9]~52_Duplicate_631 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[23]~85_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_Duplicate_632 ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \memin[9]~52_Duplicate_718 (
// Equation(s):
// \memin[9]~52_Duplicate_719  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_719 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_718 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_718 .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \memin[9]~52_Duplicate_718 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[23]~85_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_Duplicate_719 ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004025288A22B055E4248A50000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N9
cyclonev_lcell_comb \dmem~51 (
// Equation(s):
// \dmem~51_combout  = ( \dmem~24_q  & ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (!\dmem~0_q )) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ) ) ) ) # ( !\dmem~24_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ))) ) ) ) # ( \dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~24_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~51 .extended_lut = "off";
defparam \dmem~51 .lut_mask = 64'h0011FF1100DDFFDD;
defparam \dmem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N24
cyclonev_lcell_comb \dmem~52 (
// Equation(s):
// \dmem~52_combout  = ( \dmem~51_combout  & ( ((dmem_rtl_0_bypass[76] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[75]) ) ) # ( !\dmem~51_combout  & ( (dmem_rtl_0_bypass[75] & ((!dmem_rtl_0_bypass[76]) # (\dmem~39_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[76]),
	.datac(!dmem_rtl_0_bypass[75]),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\dmem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~52 .extended_lut = "off";
defparam \dmem~52 .lut_mask = 64'h0C0F0C0F3F0F3F0F;
defparam \dmem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N21
cyclonev_lcell_comb \memin[23]~83 (
// Equation(s):
// \memin[23]~83_combout  = ( PC[23] & ( !\memin[15]~59_combout  & ( !\DrPC~0_combout  ) ) ) # ( !PC[23] & ( !\memin[15]~59_combout  ) )

	.dataa(!\DrPC~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[23]),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~83 .extended_lut = "off";
defparam \memin[23]~83 .lut_mask = 64'hFFFFAAAA00000000;
defparam \memin[23]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N47
dffeas \regs~375 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~375 .is_wysiwyg = "true";
defparam \regs~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N47
dffeas \regs~247 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~247 .is_wysiwyg = "true";
defparam \regs~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N37
dffeas \regs~119 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~119 .is_wysiwyg = "true";
defparam \regs~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N56
dffeas \regs~503 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~503 .is_wysiwyg = "true";
defparam \regs~503 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N54
cyclonev_lcell_comb \regs~615 (
// Equation(s):
// \regs~615_combout  = ( \regs~503_q  & ( \Selector78~1_combout  & ( (\Selector79~1_combout ) # (\regs~375_q ) ) ) ) # ( !\regs~503_q  & ( \Selector78~1_combout  & ( (\regs~375_q  & !\Selector79~1_combout ) ) ) ) # ( \regs~503_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & ((\regs~119_q ))) # (\Selector79~1_combout  & (\regs~247_q )) ) ) ) # ( !\regs~503_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & ((\regs~119_q ))) # (\Selector79~1_combout  & (\regs~247_q )) ) ) )

	.dataa(!\regs~375_q ),
	.datab(!\regs~247_q ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~119_q ),
	.datae(!\regs~503_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~615 .extended_lut = "off";
defparam \regs~615 .lut_mask = 64'h03F303F350505F5F;
defparam \regs~615 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \regs~151feeder (
// Equation(s):
// \regs~151feeder_combout  = ( \memin[23]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~151feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~151feeder .extended_lut = "off";
defparam \regs~151feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~151feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N37
dffeas \regs~151 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~151 .is_wysiwyg = "true";
defparam \regs~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N4
dffeas \regs~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~23 .is_wysiwyg = "true";
defparam \regs~23 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \regs~279feeder (
// Equation(s):
// \regs~279feeder_combout  = ( \memin[23]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~279feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~279feeder .extended_lut = "off";
defparam \regs~279feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~279feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N37
dffeas \regs~279 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~279 .is_wysiwyg = "true";
defparam \regs~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N14
dffeas \regs~407 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~407 .is_wysiwyg = "true";
defparam \regs~407 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N12
cyclonev_lcell_comb \regs~612 (
// Equation(s):
// \regs~612_combout  = ( \regs~407_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~151_q ) ) ) ) # ( !\regs~407_q  & ( \Selector79~1_combout  & ( (\regs~151_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~407_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~23_q )) # (\Selector78~1_combout  & ((\regs~279_q ))) ) ) ) # ( !\regs~407_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~23_q )) # (\Selector78~1_combout  & ((\regs~279_q ))) ) ) )

	.dataa(!\regs~151_q ),
	.datab(!\regs~23_q ),
	.datac(!\regs~279_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~407_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~612 .extended_lut = "off";
defparam \regs~612 .lut_mask = 64'h330F330F550055FF;
defparam \regs~612 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N16
dffeas \regs~343 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~343 .is_wysiwyg = "true";
defparam \regs~343 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N21
cyclonev_lcell_comb \regs~87feeder (
// Equation(s):
// \regs~87feeder_combout  = ( \memin[23]~85_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[23]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~87feeder .extended_lut = "off";
defparam \regs~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N22
dffeas \regs~87 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~87 .is_wysiwyg = "true";
defparam \regs~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \regs~215 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~215 .is_wysiwyg = "true";
defparam \regs~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \regs~471 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~471 .is_wysiwyg = "true";
defparam \regs~471 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N27
cyclonev_lcell_comb \regs~614 (
// Equation(s):
// \regs~614_combout  = ( \regs~471_q  & ( \Selector79~1_combout  & ( (\regs~215_q ) # (\Selector78~1_combout ) ) ) ) # ( !\regs~471_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & \regs~215_q ) ) ) ) # ( \regs~471_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~87_q ))) # (\Selector78~1_combout  & (\regs~343_q )) ) ) ) # ( !\regs~471_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~87_q ))) # (\Selector78~1_combout  & (\regs~343_q )) ) ) )

	.dataa(!\regs~343_q ),
	.datab(!\Selector78~1_combout ),
	.datac(!\regs~87_q ),
	.datad(!\regs~215_q ),
	.datae(!\regs~471_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~614 .extended_lut = "off";
defparam \regs~614 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \regs~614 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N34
dffeas \regs~183 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~183 .is_wysiwyg = "true";
defparam \regs~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N28
dffeas \regs~311 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~311 .is_wysiwyg = "true";
defparam \regs~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N35
dffeas \regs~439 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~439 .is_wysiwyg = "true";
defparam \regs~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N56
dffeas \regs~55 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55 .is_wysiwyg = "true";
defparam \regs~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N54
cyclonev_lcell_comb \regs~613 (
// Equation(s):
// \regs~613_combout  = ( \regs~55_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~183_q )) # (\Selector78~1_combout  & ((\regs~439_q ))) ) ) ) # ( !\regs~55_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~183_q )) # 
// (\Selector78~1_combout  & ((\regs~439_q ))) ) ) ) # ( \regs~55_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~311_q ) ) ) ) # ( !\regs~55_q  & ( !\Selector79~1_combout  & ( (\regs~311_q  & \Selector78~1_combout ) ) ) )

	.dataa(!\regs~183_q ),
	.datab(!\regs~311_q ),
	.datac(!\regs~439_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~55_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~613 .extended_lut = "off";
defparam \regs~613 .lut_mask = 64'h0033FF33550F550F;
defparam \regs~613 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \regs~616 (
// Equation(s):
// \regs~616_combout  = ( \regs~614_combout  & ( \regs~613_combout  & ( (!\Selector81~1_combout  & (((\regs~612_combout ) # (\Selector80~1_combout )))) # (\Selector81~1_combout  & (((!\Selector80~1_combout )) # (\regs~615_combout ))) ) ) ) # ( 
// !\regs~614_combout  & ( \regs~613_combout  & ( (!\Selector81~1_combout  & (((!\Selector80~1_combout  & \regs~612_combout )))) # (\Selector81~1_combout  & (((!\Selector80~1_combout )) # (\regs~615_combout ))) ) ) ) # ( \regs~614_combout  & ( 
// !\regs~613_combout  & ( (!\Selector81~1_combout  & (((\regs~612_combout ) # (\Selector80~1_combout )))) # (\Selector81~1_combout  & (\regs~615_combout  & (\Selector80~1_combout ))) ) ) ) # ( !\regs~614_combout  & ( !\regs~613_combout  & ( 
// (!\Selector81~1_combout  & (((!\Selector80~1_combout  & \regs~612_combout )))) # (\Selector81~1_combout  & (\regs~615_combout  & (\Selector80~1_combout ))) ) ) )

	.dataa(!\regs~615_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~612_combout ),
	.datae(!\regs~614_combout ),
	.dataf(!\regs~613_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~616 .extended_lut = "off";
defparam \regs~616 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regs~616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N36
cyclonev_lcell_comb \memin[23]~119 (
// Equation(s):
// \memin[23]~119_combout  = ( \regs~616_combout  & ( (!\memin[0]~0_combout  & (\memin[23]~83_combout  & ((!\memin[10]~13_combout ) # (!\dmem~52_combout )))) ) ) # ( !\regs~616_combout  & ( (\memin[23]~83_combout  & ((!\memin[10]~13_combout ) # 
// (!\dmem~52_combout ))) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[10]~13_combout ),
	.datac(!\dmem~52_combout ),
	.datad(!\memin[23]~83_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~119 .extended_lut = "off";
defparam \memin[23]~119 .lut_mask = 64'h00FC00FC00A800A8;
defparam \memin[23]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N54
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \Selector8~0_combout  & ( (!\LdPC~1_combout  & (((\Add0~73_sumout )))) # (\LdPC~1_combout  & (((!\memin[23]~119_combout )) # (\Selector75~0_combout ))) ) ) # ( !\Selector8~0_combout  & ( (!\LdPC~1_combout  & (\Add0~73_sumout )) # 
// (\LdPC~1_combout  & ((!\memin[23]~119_combout ))) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Add0~73_sumout ),
	.datad(!\memin[23]~119_combout ),
	.datae(gnd),
	.dataf(!\Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h5F0A5F0A5F1B5F1B;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N55
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~74  ))
// \Add0~118  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N6
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \Selector7~0_combout  & ( (!\LdPC~1_combout  & (((\Add0~117_sumout )))) # (\LdPC~1_combout  & (((!\memin[24]~129_combout )) # (\Selector75~0_combout ))) ) ) # ( !\Selector7~0_combout  & ( (!\LdPC~1_combout  & ((\Add0~117_sumout ))) # 
// (\LdPC~1_combout  & (!\memin[24]~129_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\memin[24]~129_combout ),
	.datad(!\Add0~117_sumout ),
	.datae(gnd),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h30FC30FC31FD31FD;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y16_N8
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N6
cyclonev_lcell_comb \memin[24]~116 (
// Equation(s):
// \memin[24]~116_combout  = ( \DrPC~0_combout  & ( !\memin[15]~59_combout  & ( !PC[24] ) ) ) # ( !\DrPC~0_combout  & ( !\memin[15]~59_combout  ) )

	.dataa(gnd),
	.datab(!PC[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DrPC~0_combout ),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~116 .extended_lut = "off";
defparam \memin[24]~116 .lut_mask = 64'hFFFFCCCC00000000;
defparam \memin[24]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N36
cyclonev_lcell_comb \memin[24]~117 (
// Equation(s):
// \memin[24]~117_combout  = ( \memin[24]~116_combout  & ( (!\dmem~73_combout ) # (!\memin[10]~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem~73_combout ),
	.datad(!\memin[10]~13_combout ),
	.datae(gnd),
	.dataf(!\memin[24]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~117 .extended_lut = "off";
defparam \memin[24]~117 .lut_mask = 64'h00000000FFF0FFF0;
defparam \memin[24]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N36
cyclonev_lcell_comb \memin[24]~118_Duplicate_698 (
// Equation(s):
// \memin[24]~118_Duplicate_699  = ( \Selector7~0_combout  & ( \regs~687_combout  & ( ((!\memin[24]~117_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector7~0_combout  & ( \regs~687_combout  & ( (!\memin[24]~117_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector7~0_combout  & ( !\regs~687_combout  & ( (!\memin[24]~117_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector7~0_combout  & ( !\regs~687_combout  & ( !\memin[24]~117_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[24]~117_combout ),
	.datae(!\Selector7~0_combout ),
	.dataf(!\regs~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~118_Duplicate_699 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~118_Duplicate_698 .extended_lut = "off";
defparam \memin[24]~118_Duplicate_698 .lut_mask = 64'hFF00FF33FF0FFF3F;
defparam \memin[24]~118_Duplicate_698 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N38
dffeas \B[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_Duplicate_699 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[24]),
	.prn(vcc));
// synopsys translate_off
defparam \B[24] .is_wysiwyg = "true";
defparam \B[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N0
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \A[24]~DUPLICATE_q  & ( (!ALUfunc[2] & (ALUfunc[3] & (B[24] & ALUfunc[0]))) # (ALUfunc[2] & (!ALUfunc[3] & ((!B[24]) # (!ALUfunc[0])))) ) ) # ( !\A[24]~DUPLICATE_q  & ( (!ALUfunc[2] & (ALUfunc[3] & !B[24])) # (ALUfunc[2] & 
// (!ALUfunc[3] & B[24])) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[3]),
	.datac(!B[24]),
	.datad(!ALUfunc[0]),
	.datae(gnd),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h2424242444424442;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N9
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( !B[23] $ (\A[23]~DUPLICATE_q ) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( !B[23] $ (\A[23]~DUPLICATE_q ) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~83  = SHARE((!B[23] & \A[23]~DUPLICATE_q ))

	.dataa(!B[23]),
	.datab(gnd),
	.datac(!\A[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(\Add2~87 ),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout(\Add2~83 ));
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( !\A[24]~DUPLICATE_q  $ (B[24]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~126  = CARRY(( !\A[24]~DUPLICATE_q  $ (B[24]) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~127  = SHARE((\A[24]~DUPLICATE_q  & !B[24]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!B[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(\Add2~83 ),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout(\Add2~127 ));
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N15
cyclonev_lcell_comb \ShiftLeft0~49 (
// Equation(s):
// \ShiftLeft0~49_combout  = ( A[14] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (\A[15]~_Duplicate_1 )) # (B[1] & ((\A[13]~DUPLICATE_q ))) ) ) ) # ( !A[14] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & (\A[15]~_Duplicate_1 )) # (B[1] & ((\A[13]~DUPLICATE_q ))) ) ) ) # ( 
// A[14] & ( !\B[0]~DUPLICATE_q  & ( (B[1]) # (\A[16]~_Duplicate_18 ) ) ) ) # ( !A[14] & ( !\B[0]~DUPLICATE_q  & ( (\A[16]~_Duplicate_18  & !B[1]) ) ) )

	.dataa(!\A[15]~_Duplicate_1 ),
	.datab(!\A[16]~_Duplicate_18 ),
	.datac(!B[1]),
	.datad(!\A[13]~DUPLICATE_q ),
	.datae(!A[14]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~49 .extended_lut = "off";
defparam \ShiftLeft0~49 .lut_mask = 64'h30303F3F505F505F;
defparam \ShiftLeft0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N42
cyclonev_lcell_comb \ShiftLeft0~73 (
// Equation(s):
// \ShiftLeft0~73_combout  = ( \A[23]~DUPLICATE_q  & ( B[1] & ( (!B[0] & ((\A[22]~_Duplicate_9 ))) # (B[0] & (\A[21]~_Duplicate_10 )) ) ) ) # ( !\A[23]~DUPLICATE_q  & ( B[1] & ( (!B[0] & ((\A[22]~_Duplicate_9 ))) # (B[0] & (\A[21]~_Duplicate_10 )) ) ) ) # ( 
// \A[23]~DUPLICATE_q  & ( !B[1] & ( (\A[24]~DUPLICATE_q ) # (B[0]) ) ) ) # ( !\A[23]~DUPLICATE_q  & ( !B[1] & ( (!B[0] & \A[24]~DUPLICATE_q ) ) ) )

	.dataa(!B[0]),
	.datab(!\A[21]~_Duplicate_10 ),
	.datac(!\A[24]~DUPLICATE_q ),
	.datad(!\A[22]~_Duplicate_9 ),
	.datae(!\A[23]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~73 .extended_lut = "off";
defparam \ShiftLeft0~73 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \ShiftLeft0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N46
dffeas \A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \A[20] .is_wysiwyg = "true";
defparam \A[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N18
cyclonev_lcell_comb \ShiftLeft0~59_Duplicate (
// Equation(s):
// \ShiftLeft0~59_Duplicate_86  = ( A[20] & ( \A[19]~DUPLICATE_q  & ( (!B[1]) # ((!B[0] & (\A[18]~DUPLICATE_q )) # (B[0] & ((A[17])))) ) ) ) # ( !A[20] & ( \A[19]~DUPLICATE_q  & ( (!B[0] & (\A[18]~DUPLICATE_q  & ((B[1])))) # (B[0] & (((!B[1]) # (A[17])))) ) 
// ) ) # ( A[20] & ( !\A[19]~DUPLICATE_q  & ( (!B[0] & (((!B[1])) # (\A[18]~DUPLICATE_q ))) # (B[0] & (((A[17] & B[1])))) ) ) ) # ( !A[20] & ( !\A[19]~DUPLICATE_q  & ( (B[1] & ((!B[0] & (\A[18]~DUPLICATE_q )) # (B[0] & ((A[17]))))) ) ) )

	.dataa(!B[0]),
	.datab(!\A[18]~DUPLICATE_q ),
	.datac(!A[17]),
	.datad(!B[1]),
	.datae(!A[20]),
	.dataf(!\A[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_Duplicate_86 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59_Duplicate .extended_lut = "off";
defparam \ShiftLeft0~59_Duplicate .lut_mask = 64'h0027AA275527FF27;
defparam \ShiftLeft0~59_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N30
cyclonev_lcell_comb \ShiftLeft0~80 (
// Equation(s):
// \ShiftLeft0~80_combout  = ( \ShiftLeft0~73_combout  & ( \ShiftLeft0~59_Duplicate_86  & ( (!B[3]) # ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~49_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout ))) ) ) ) # ( !\ShiftLeft0~73_combout  & ( 
// \ShiftLeft0~59_Duplicate_86  & ( (!B[3] & (((\B[2]~DUPLICATE_q )))) # (B[3] & ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~49_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout )))) ) ) ) # ( \ShiftLeft0~73_combout  & ( !\ShiftLeft0~59_Duplicate_86  & ( 
// (!B[3] & (((!\B[2]~DUPLICATE_q )))) # (B[3] & ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~49_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout )))) ) ) ) # ( !\ShiftLeft0~73_combout  & ( !\ShiftLeft0~59_Duplicate_86  & ( (B[3] & ((!\B[2]~DUPLICATE_q  
// & ((\ShiftLeft0~49_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~38_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~38_combout ),
	.datac(!\ShiftLeft0~49_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~73_combout ),
	.dataf(!\ShiftLeft0~59_Duplicate_86 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~80 .extended_lut = "off";
defparam \ShiftLeft0~80 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ShiftLeft0~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N51
cyclonev_lcell_comb \ShiftLeft0~81 (
// Equation(s):
// \ShiftLeft0~81_combout  = ( !\ShiftRight0~6_combout  & ( (!B[4] & (\ShiftLeft0~80_combout )) # (B[4] & ((\ShiftLeft0~29_combout ))) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(!\ShiftLeft0~80_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~81 .extended_lut = "off";
defparam \ShiftLeft0~81 .lut_mask = 64'h0A5F0A5F00000000;
defparam \ShiftLeft0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N12
cyclonev_lcell_comb \ALUout~16 (
// Equation(s):
// \ALUout~16_combout  = ( B[24] & ( \A[24]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!B[24]),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~16 .extended_lut = "off";
defparam \ALUout~16 .lut_mask = 64'h000000000000FFFF;
defparam \ALUout~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \Selector7~6 (
// Equation(s):
// \Selector7~6_combout  = ( !B[2] & ( (!B[3] & ((!B[4] & ((!\ShiftRight0~6_combout  & (\ShiftRight0~41_combout )) # (\ShiftRight0~6_combout  & ((\A[31]~DUPLICATE_q ))))) # (B[4] & (((\A[31]~DUPLICATE_q )))))) # (B[3] & ((((\A[31]~DUPLICATE_q ))))) ) ) # ( 
// B[2] & ( (!B[3] & ((!B[4] & ((!\ShiftRight0~6_combout  & (\ShiftRight0~42_combout )) # (\ShiftRight0~6_combout  & ((\A[31]~DUPLICATE_q ))))) # (B[4] & (((\A[31]~DUPLICATE_q )))))) # (B[3] & ((((\A[31]~DUPLICATE_q ))))) ) )

	.dataa(!B[3]),
	.datab(!B[4]),
	.datac(!\ShiftRight0~42_combout ),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!\ShiftRight0~41_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~6 .extended_lut = "on";
defparam \Selector7~6 .lut_mask = 64'h087F087F00FF00FF;
defparam \Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N12
cyclonev_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = ( !ALUfunc[0] & ( (!ALUfunc[2] & ((((ALUfunc[3]))))) # (ALUfunc[2] & (((!ALUfunc[3] & (\Add1~125_sumout )) # (ALUfunc[3] & ((\Selector7~6_combout )))))) ) ) # ( ALUfunc[0] & ( (!ALUfunc[2] & (((!\ALUout~16_combout  & 
// (ALUfunc[3]))))) # (ALUfunc[2] & ((!ALUfunc[3] & (((\ALUout~16_combout )))) # (ALUfunc[3] & (\ShiftLeft0~81_combout )))) ) )

	.dataa(!ALUfunc[2]),
	.datab(!\ShiftLeft0~81_combout ),
	.datac(!\ALUout~16_combout ),
	.datad(!ALUfunc[3]),
	.datae(!ALUfunc[0]),
	.dataf(!\Selector7~6_combout ),
	.datag(!\Add1~125_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~2 .extended_lut = "on";
defparam \Selector7~2 .lut_mask = 64'h05AA05B105FF05B1;
defparam \Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N48
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \Add2~125_sumout  & ( \Selector7~2_combout  & ( (!ALUfunc[1]) # (\Selector7~1_combout ) ) ) ) # ( !\Add2~125_sumout  & ( \Selector7~2_combout  & ( (!ALUfunc[1] & (((ALUfunc[0]) # (ALUfunc[2])))) # (ALUfunc[1] & 
// (\Selector7~1_combout )) ) ) ) # ( \Add2~125_sumout  & ( !\Selector7~2_combout  & ( (\Selector7~1_combout  & ALUfunc[1]) ) ) ) # ( !\Add2~125_sumout  & ( !\Selector7~2_combout  & ( (\Selector7~1_combout  & ALUfunc[1]) ) ) )

	.dataa(!\Selector7~1_combout ),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[2]),
	.datad(!ALUfunc[0]),
	.datae(!\Add2~125_sumout ),
	.dataf(!\Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h111111111DDDDDDD;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N33
cyclonev_lcell_comb \memin[24]~118 (
// Equation(s):
// \memin[24]~118_combout  = ( \regs~687_combout  & ( ((!\memin[24]~117_combout ) # ((\Selector75~0_combout  & \Selector7~0_combout ))) # (\memin[0]~0_combout ) ) ) # ( !\regs~687_combout  & ( (!\memin[24]~117_combout ) # ((\Selector75~0_combout  & 
// \Selector7~0_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector7~0_combout ),
	.datad(!\memin[24]~117_combout ),
	.datae(gnd),
	.dataf(!\regs~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~118 .extended_lut = "off";
defparam \memin[24]~118 .lut_mask = 64'hFF05FF05FF37FF37;
defparam \memin[24]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N56
dffeas \A[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[24]~DUPLICATE .is_wysiwyg = "true";
defparam \A[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N15
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( !\A[25]~DUPLICATE_q  $ (B[25]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~102  = CARRY(( !\A[25]~DUPLICATE_q  $ (B[25]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~103  = SHARE((\A[25]~DUPLICATE_q  & !B[25]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\A[25]~DUPLICATE_q ),
	.datad(!B[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(\Add2~127 ),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout(\Add2~103 ));
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \ShiftLeft0~1_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~20_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~8_combout )))) # (B[3] & (!\B[2]~DUPLICATE_q )) ) ) # ( !\ShiftLeft0~1_combout  & ( (!B[3] & 
// ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~20_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~8_combout )))) ) )

	.dataa(!B[3]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftLeft0~8_combout ),
	.datad(!\ShiftLeft0~20_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h028A028A46CE46CE;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N3
cyclonev_lcell_comb \ShiftLeft0~52 (
// Equation(s):
// \ShiftLeft0~52_combout  = ( \A[20]~_Duplicate_11  & ( \A[21]~_Duplicate_10  & ( ((!\B[0]~DUPLICATE_q  & ((\A[23]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[22]~_Duplicate_9 ))) # (B[1]) ) ) ) # ( !\A[20]~_Duplicate_11  & ( \A[21]~_Duplicate_10  & ( 
// (!B[1] & ((!\B[0]~DUPLICATE_q  & ((\A[23]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[22]~_Duplicate_9 )))) # (B[1] & (!\B[0]~DUPLICATE_q )) ) ) ) # ( \A[20]~_Duplicate_11  & ( !\A[21]~_Duplicate_10  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & 
// ((\A[23]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[22]~_Duplicate_9 )))) # (B[1] & (\B[0]~DUPLICATE_q )) ) ) ) # ( !\A[20]~_Duplicate_11  & ( !\A[21]~_Duplicate_10  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & ((\A[23]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & 
// (\A[22]~_Duplicate_9 )))) ) ) )

	.dataa(!B[1]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[22]~_Duplicate_9 ),
	.datad(!\A[23]~DUPLICATE_q ),
	.datae(!\A[20]~_Duplicate_11 ),
	.dataf(!\A[21]~_Duplicate_10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~52 .extended_lut = "off";
defparam \ShiftLeft0~52 .lut_mask = 64'h028A139B46CE57DF;
defparam \ShiftLeft0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N9
cyclonev_lcell_comb \ShiftLeft0~62 (
// Equation(s):
// \ShiftLeft0~62_combout  = ( A[24] & ( B[0] & ( (A[26]) # (B[1]) ) ) ) # ( !A[24] & ( B[0] & ( (!B[1] & A[26]) ) ) ) # ( A[24] & ( !B[0] & ( (!B[1] & ((\A[27]~DUPLICATE_q ))) # (B[1] & (A[25])) ) ) ) # ( !A[24] & ( !B[0] & ( (!B[1] & ((\A[27]~DUPLICATE_q 
// ))) # (B[1] & (A[25])) ) ) )

	.dataa(!A[25]),
	.datab(!B[1]),
	.datac(!\A[27]~DUPLICATE_q ),
	.datad(!A[26]),
	.datae(!A[24]),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~62 .extended_lut = "off";
defparam \ShiftLeft0~62 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \ShiftLeft0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N42
cyclonev_lcell_comb \ShiftLeft0~70 (
// Equation(s):
// \ShiftLeft0~70_combout  = ( \ShiftLeft0~40_combout  & ( \ShiftLeft0~31_combout  & ( ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~62_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~52_combout ))) # (B[3]) ) ) ) # ( !\ShiftLeft0~40_combout  & ( 
// \ShiftLeft0~31_combout  & ( (!\B[2]~DUPLICATE_q  & (((\ShiftLeft0~62_combout  & !B[3])))) # (\B[2]~DUPLICATE_q  & (((B[3])) # (\ShiftLeft0~52_combout ))) ) ) ) # ( \ShiftLeft0~40_combout  & ( !\ShiftLeft0~31_combout  & ( (!\B[2]~DUPLICATE_q  & (((B[3]) # 
// (\ShiftLeft0~62_combout )))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~52_combout  & ((!B[3])))) ) ) ) # ( !\ShiftLeft0~40_combout  & ( !\ShiftLeft0~31_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~62_combout ))) # (\B[2]~DUPLICATE_q  & 
// (\ShiftLeft0~52_combout )))) ) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!\ShiftLeft0~52_combout ),
	.datac(!\ShiftLeft0~62_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~40_combout ),
	.dataf(!\ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~70 .extended_lut = "off";
defparam \ShiftLeft0~70 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ShiftLeft0~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N3
cyclonev_lcell_comb \ShiftLeft0~71 (
// Equation(s):
// \ShiftLeft0~71_combout  = (!\ShiftRight0~6_combout  & ((!B[4] & ((\ShiftLeft0~70_combout ))) # (B[4] & (\ShiftLeft0~21_combout ))))

	.dataa(!B[4]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftLeft0~21_combout ),
	.datad(!\ShiftLeft0~70_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~71 .extended_lut = "off";
defparam \ShiftLeft0~71 .lut_mask = 64'h048C048C048C048C;
defparam \ShiftLeft0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( A[31] & ( (((!\ShiftLeft0~0_combout ) # (\ShiftRight0~9_combout )) # (\ShiftRight0~6_combout )) # (B[4]) ) ) # ( !A[31] & ( (!B[4] & (!\ShiftRight0~6_combout  & (\ShiftRight0~9_combout  & \ShiftLeft0~0_combout ))) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h00080008FF7FFF7F;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N6
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( \Selector4~1_combout  & ( \Add1~109_sumout  & ( (!ALUfunc[0]) # ((!ALUfunc[3] & ((\ALUout~12_combout ))) # (ALUfunc[3] & (\ShiftLeft0~71_combout ))) ) ) ) # ( !\Selector4~1_combout  & ( \Add1~109_sumout  & ( (!ALUfunc[0] & 
// (!ALUfunc[3])) # (ALUfunc[0] & ((!ALUfunc[3] & ((\ALUout~12_combout ))) # (ALUfunc[3] & (\ShiftLeft0~71_combout )))) ) ) ) # ( \Selector4~1_combout  & ( !\Add1~109_sumout  & ( (!ALUfunc[0] & (ALUfunc[3])) # (ALUfunc[0] & ((!ALUfunc[3] & 
// ((\ALUout~12_combout ))) # (ALUfunc[3] & (\ShiftLeft0~71_combout )))) ) ) ) # ( !\Selector4~1_combout  & ( !\Add1~109_sumout  & ( (ALUfunc[0] & ((!ALUfunc[3] & ((\ALUout~12_combout ))) # (ALUfunc[3] & (\ShiftLeft0~71_combout )))) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[3]),
	.datac(!\ShiftLeft0~71_combout ),
	.datad(!\ALUout~12_combout ),
	.datae(!\Selector4~1_combout ),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h0145236789CDABEF;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N12
cyclonev_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = ( !ALUfunc[1] & ( (!ALUfunc[2] & (ALUfunc[3])) # (ALUfunc[2] & (((\Selector4~2_combout )))) ) ) # ( ALUfunc[1] & ( (!ALUfunc[3] & (ALUfunc[2] & ((!\A[27]~DUPLICATE_q  & ((B[27]))) # (\A[27]~DUPLICATE_q  & ((!ALUfunc[0]) # 
// (!B[27])))))) # (ALUfunc[3] & (!ALUfunc[2] & ((!\A[27]~DUPLICATE_q  & ((!B[27]))) # (\A[27]~DUPLICATE_q  & (ALUfunc[0] & B[27]))))) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[2]),
	.datac(!ALUfunc[0]),
	.datad(!\A[27]~DUPLICATE_q ),
	.datae(!ALUfunc[1]),
	.dataf(!B[27]),
	.datag(!\Selector4~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~3 .extended_lut = "on";
defparam \Selector4~3 .lut_mask = 64'h4747442247472224;
defparam \Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N42
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \Add2~109_sumout  & ( \Selector4~3_combout  & ( ((!ALUfunc[0]) # ((!\ALUout~12_combout ) # (ALUfunc[1]))) # (ALUfunc[2]) ) ) ) # ( !\Add2~109_sumout  & ( \Selector4~3_combout  & ( (((ALUfunc[0] & !\ALUout~12_combout )) # 
// (ALUfunc[1])) # (ALUfunc[2]) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[0]),
	.datac(!\ALUout~12_combout ),
	.datad(!ALUfunc[1]),
	.datae(!\Add2~109_sumout ),
	.dataf(!\Selector4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0000000075FFFDFF;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N57
cyclonev_lcell_comb \memin[27]~106_Duplicate_411 (
// Equation(s):
// \memin[27]~106_Duplicate_412  = ( \regs~667_combout  & ( \Selector4~0_combout  & ( ((!\memin[27]~105_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~667_combout  & ( \Selector4~0_combout  & ( (!\memin[27]~105_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~667_combout  & ( !\Selector4~0_combout  & ( (!\memin[27]~105_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( !\Selector4~0_combout  & ( !\memin[27]~105_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[27]~105_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~667_combout ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_Duplicate_412 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106_Duplicate_411 .extended_lut = "off";
defparam \memin[27]~106_Duplicate_411 .lut_mask = 64'hF0F0F0FFF3F3F3FF;
defparam \memin[27]~106_Duplicate_411 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N58
dffeas \regs~283 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[27]~106_Duplicate_412 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~283 .is_wysiwyg = "true";
defparam \regs~283 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N15
cyclonev_lcell_comb \memin[27]~106_Duplicate_166 (
// Equation(s):
// \memin[27]~106_Duplicate_167  = ( \regs~667_combout  & ( \Selector4~0_combout  & ( ((!\memin[27]~105_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~667_combout  & ( \Selector4~0_combout  & ( (!\memin[27]~105_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~667_combout  & ( !\Selector4~0_combout  & ( (!\memin[27]~105_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( !\Selector4~0_combout  & ( !\memin[27]~105_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[27]~105_combout ),
	.datae(!\regs~667_combout ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_Duplicate_167 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106_Duplicate_166 .extended_lut = "off";
defparam \memin[27]~106_Duplicate_166 .lut_mask = 64'hFF00FF0FFF33FF3F;
defparam \memin[27]~106_Duplicate_166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N55
dffeas \regs~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_Duplicate_167 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~27 .is_wysiwyg = "true";
defparam \regs~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N34
dffeas \regs~155 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_Duplicate_167 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~155 .is_wysiwyg = "true";
defparam \regs~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N2
dffeas \regs~411 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~411 .is_wysiwyg = "true";
defparam \regs~411 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N0
cyclonev_lcell_comb \regs~663 (
// Equation(s):
// \regs~663_combout  = ( \regs~411_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~155_q ) ) ) ) # ( !\regs~411_q  & ( \Selector79~1_combout  & ( (\regs~155_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~411_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~27_q ))) # (\Selector78~1_combout  & (\regs~283_q )) ) ) ) # ( !\regs~411_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~27_q ))) # (\Selector78~1_combout  & (\regs~283_q )) ) ) )

	.dataa(!\regs~283_q ),
	.datab(!\regs~27_q ),
	.datac(!\regs~155_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~411_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~663 .extended_lut = "off";
defparam \regs~663 .lut_mask = 64'h335533550F000FFF;
defparam \regs~663 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N29
dffeas \regs~379 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~379 .is_wysiwyg = "true";
defparam \regs~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N56
dffeas \regs~251 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~251 .is_wysiwyg = "true";
defparam \regs~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N7
dffeas \regs~123 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~123 .is_wysiwyg = "true";
defparam \regs~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N32
dffeas \regs~507 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~507 .is_wysiwyg = "true";
defparam \regs~507 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N30
cyclonev_lcell_comb \regs~666 (
// Equation(s):
// \regs~666_combout  = ( \regs~507_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~251_q ) ) ) ) # ( !\regs~507_q  & ( \Selector79~1_combout  & ( (\regs~251_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~507_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~123_q ))) # (\Selector78~1_combout  & (\regs~379_q )) ) ) ) # ( !\regs~507_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~123_q ))) # (\Selector78~1_combout  & (\regs~379_q )) ) ) )

	.dataa(!\regs~379_q ),
	.datab(!\regs~251_q ),
	.datac(!\regs~123_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~507_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~666 .extended_lut = "off";
defparam \regs~666 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~666 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N57
cyclonev_lcell_comb \memin[27]~106_Duplicate_176 (
// Equation(s):
// \memin[27]~106_Duplicate_177  = ( \regs~667_combout  & ( \Selector4~0_combout  & ( ((!\memin[27]~105_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~667_combout  & ( \Selector4~0_combout  & ( (!\memin[27]~105_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~667_combout  & ( !\Selector4~0_combout  & ( (!\memin[27]~105_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( !\Selector4~0_combout  & ( !\memin[27]~105_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[27]~105_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~667_combout ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_Duplicate_177 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106_Duplicate_176 .extended_lut = "off";
defparam \memin[27]~106_Duplicate_176 .lut_mask = 64'hF0F0F0FFF5F5F5FF;
defparam \memin[27]~106_Duplicate_176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N58
dffeas \regs~315 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[27]~106_Duplicate_177 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~315 .is_wysiwyg = "true";
defparam \regs~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \regs~443 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~443 .is_wysiwyg = "true";
defparam \regs~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N26
dffeas \regs~59 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_Duplicate_177 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~59 .is_wysiwyg = "true";
defparam \regs~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N8
dffeas \regs~187 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_Duplicate_177 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~187 .is_wysiwyg = "true";
defparam \regs~187 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N6
cyclonev_lcell_comb \regs~664 (
// Equation(s):
// \regs~664_combout  = ( \regs~187_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~443_q ) ) ) ) # ( !\regs~187_q  & ( \Selector79~1_combout  & ( (\regs~443_q  & \Selector78~1_combout ) ) ) ) # ( \regs~187_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~59_q ))) # (\Selector78~1_combout  & (\regs~315_q )) ) ) ) # ( !\regs~187_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~59_q ))) # (\Selector78~1_combout  & (\regs~315_q )) ) ) )

	.dataa(!\regs~315_q ),
	.datab(!\regs~443_q ),
	.datac(!\regs~59_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~187_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~664 .extended_lut = "off";
defparam \regs~664 .lut_mask = 64'h0F550F550033FF33;
defparam \regs~664 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \memin[27]~106_Duplicate_286 (
// Equation(s):
// \memin[27]~106_Duplicate_287  = ( \regs~667_combout  & ( \Selector4~0_combout  & ( ((!\memin[27]~105_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( \Selector4~0_combout  & ( (!\memin[27]~105_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~667_combout  & ( !\Selector4~0_combout  & ( (!\memin[27]~105_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( !\Selector4~0_combout  & ( !\memin[27]~105_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[27]~105_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~667_combout ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_Duplicate_287 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106_Duplicate_286 .extended_lut = "off";
defparam \memin[27]~106_Duplicate_286 .lut_mask = 64'hF0F0F3F3F0FFF3FF;
defparam \memin[27]~106_Duplicate_286 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N49
dffeas \regs~347 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[27]~106_Duplicate_287 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~347 .is_wysiwyg = "true";
defparam \regs~347 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N36
cyclonev_lcell_comb \memin[27]~106_Duplicate_431 (
// Equation(s):
// \memin[27]~106_Duplicate_432  = ( \regs~667_combout  & ( \Selector4~0_combout  & ( ((!\memin[27]~105_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( \Selector4~0_combout  & ( (!\memin[27]~105_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~667_combout  & ( !\Selector4~0_combout  & ( (!\memin[27]~105_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( !\Selector4~0_combout  & ( !\memin[27]~105_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[27]~105_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~667_combout ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_Duplicate_432 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106_Duplicate_431 .extended_lut = "off";
defparam \memin[27]~106_Duplicate_431 .lut_mask = 64'hF0F0F3F3F0FFF3FF;
defparam \memin[27]~106_Duplicate_431 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N37
dffeas \regs~91 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[27]~106_Duplicate_432 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~91 .is_wysiwyg = "true";
defparam \regs~91 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N6
cyclonev_lcell_comb \memin[27]~106_Duplicate_692 (
// Equation(s):
// \memin[27]~106_Duplicate_693  = ( \regs~667_combout  & ( \Selector4~0_combout  & ( ((!\memin[27]~105_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( \Selector4~0_combout  & ( (!\memin[27]~105_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~667_combout  & ( !\Selector4~0_combout  & ( (!\memin[27]~105_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~667_combout  & ( !\Selector4~0_combout  & ( !\memin[27]~105_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[27]~105_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~667_combout ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_Duplicate_693 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106_Duplicate_692 .extended_lut = "off";
defparam \memin[27]~106_Duplicate_692 .lut_mask = 64'hF0F0F3F3F0FFF3FF;
defparam \memin[27]~106_Duplicate_692 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \regs~219 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[27]~106_Duplicate_693 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~219 .is_wysiwyg = "true";
defparam \regs~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N50
dffeas \regs~475 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~475 .is_wysiwyg = "true";
defparam \regs~475 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \regs~665 (
// Equation(s):
// \regs~665_combout  = ( \regs~475_q  & ( \Selector79~1_combout  & ( (\regs~219_q ) # (\Selector78~1_combout ) ) ) ) # ( !\regs~475_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & \regs~219_q ) ) ) ) # ( \regs~475_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~91_q ))) # (\Selector78~1_combout  & (\regs~347_q )) ) ) ) # ( !\regs~475_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~91_q ))) # (\Selector78~1_combout  & (\regs~347_q )) ) ) )

	.dataa(!\regs~347_q ),
	.datab(!\Selector78~1_combout ),
	.datac(!\regs~91_q ),
	.datad(!\regs~219_q ),
	.datae(!\regs~475_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~665 .extended_lut = "off";
defparam \regs~665 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \regs~665 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N6
cyclonev_lcell_comb \regs~667 (
// Equation(s):
// \regs~667_combout  = ( \regs~664_combout  & ( \regs~665_combout  & ( (!\Selector81~1_combout  & (((\Selector80~1_combout )) # (\regs~663_combout ))) # (\Selector81~1_combout  & (((!\Selector80~1_combout ) # (\regs~666_combout )))) ) ) ) # ( 
// !\regs~664_combout  & ( \regs~665_combout  & ( (!\Selector81~1_combout  & (((\Selector80~1_combout )) # (\regs~663_combout ))) # (\Selector81~1_combout  & (((\Selector80~1_combout  & \regs~666_combout )))) ) ) ) # ( \regs~664_combout  & ( 
// !\regs~665_combout  & ( (!\Selector81~1_combout  & (\regs~663_combout  & (!\Selector80~1_combout ))) # (\Selector81~1_combout  & (((!\Selector80~1_combout ) # (\regs~666_combout )))) ) ) ) # ( !\regs~664_combout  & ( !\regs~665_combout  & ( 
// (!\Selector81~1_combout  & (\regs~663_combout  & (!\Selector80~1_combout ))) # (\Selector81~1_combout  & (((\Selector80~1_combout  & \regs~666_combout )))) ) ) )

	.dataa(!\regs~663_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~666_combout ),
	.datae(!\regs~664_combout ),
	.dataf(!\regs~665_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~667 .extended_lut = "off";
defparam \regs~667 .lut_mask = 64'h404370734C4F7C7F;
defparam \regs~667 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \memin[27]~106 (
// Equation(s):
// \memin[27]~106_combout  = ( \Selector4~0_combout  & ( ((!\memin[27]~105_combout ) # ((\memin[0]~0_combout  & \regs~667_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector4~0_combout  & ( (!\memin[27]~105_combout ) # ((\memin[0]~0_combout  & 
// \regs~667_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~667_combout ),
	.datad(!\memin[27]~105_combout ),
	.datae(gnd),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106 .extended_lut = "off";
defparam \memin[27]~106 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \memin[27]~106 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[27]~106_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y18_N56
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[27]~106_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E023925448A92C415C2149160000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N54
cyclonev_lcell_comb \dmem~64 (
// Equation(s):
// \dmem~64_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~28_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~64 .extended_lut = "off";
defparam \dmem~64 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \dmem~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N47
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N26
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \dmem~65 (
// Equation(s):
// \dmem~65_combout  = ( dmem_rtl_0_bypass[83] & ( dmem_rtl_0_bypass[84] & ( (\dmem~64_combout ) # (\dmem~39_combout ) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( dmem_rtl_0_bypass[84] & ( (!\dmem~39_combout  & \dmem~64_combout ) ) ) ) # ( dmem_rtl_0_bypass[83] & ( 
// !dmem_rtl_0_bypass[84] ) )

	.dataa(!\dmem~39_combout ),
	.datab(gnd),
	.datac(!\dmem~64_combout ),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[83]),
	.dataf(!dmem_rtl_0_bypass[84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~65 .extended_lut = "off";
defparam \dmem~65 .lut_mask = 64'h0000FFFF0A0A5F5F;
defparam \dmem~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N48
cyclonev_lcell_comb \memin[27]~104 (
// Equation(s):
// \memin[27]~104_combout  = ( PC[27] & ( !\memin[15]~59_combout  & ( !\DrPC~0_combout  ) ) ) # ( !PC[27] & ( !\memin[15]~59_combout  ) )

	.dataa(gnd),
	.datab(!\DrPC~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!PC[27]),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~104 .extended_lut = "off";
defparam \memin[27]~104 .lut_mask = 64'hFFFFCCCC00000000;
defparam \memin[27]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N57
cyclonev_lcell_comb \memin[27]~105 (
// Equation(s):
// \memin[27]~105_combout  = ( \memin[27]~104_combout  & ( (!\dmem~65_combout ) # (!\memin[10]~13_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem~65_combout ),
	.datad(!\memin[10]~13_combout ),
	.datae(gnd),
	.dataf(!\memin[27]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~105 .extended_lut = "off";
defparam \memin[27]~105 .lut_mask = 64'h00000000FFF0FFF0;
defparam \memin[27]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N27
cyclonev_lcell_comb \memin[27]~106_Duplicate_270 (
// Equation(s):
// \memin[27]~106_Duplicate_271  = ( \Selector4~0_combout  & ( ((!\memin[27]~105_combout ) # ((\memin[0]~0_combout  & \regs~667_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector4~0_combout  & ( (!\memin[27]~105_combout ) # ((\memin[0]~0_combout  & 
// \regs~667_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[27]~105_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~667_combout ),
	.datae(gnd),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~106_Duplicate_271 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~106_Duplicate_270 .extended_lut = "off";
defparam \memin[27]~106_Duplicate_270 .lut_mask = 64'hCCCFCCCFDDDFDDDF;
defparam \memin[27]~106_Duplicate_270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_Duplicate_271 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( B[1] & ( A[25] & ( (!B[0] & (\A[27]~DUPLICATE_q )) # (B[0] & ((A[28]))) ) ) ) # ( !B[1] & ( A[25] & ( (!B[0]) # (A[26]) ) ) ) # ( B[1] & ( !A[25] & ( (!B[0] & (\A[27]~DUPLICATE_q )) # (B[0] & ((A[28]))) ) ) ) # ( !B[1] & ( 
// !A[25] & ( (A[26] & B[0]) ) ) )

	.dataa(!\A[27]~DUPLICATE_q ),
	.datab(!A[28]),
	.datac(!A[26]),
	.datad(!B[0]),
	.datae(!B[1]),
	.dataf(!A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h000F5533FF0F5533;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \A[24]~DUPLICATE_q  & ( B[1] & ( (B[0]) # (\A[23]~DUPLICATE_q ) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( B[1] & ( (\A[23]~DUPLICATE_q  & !B[0]) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !B[1] & ( (!B[0] & (\A[21]~_Duplicate_10 )) # (B[0] & 
// ((\A[22]~_Duplicate_9 ))) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !B[1] & ( (!B[0] & (\A[21]~_Duplicate_10 )) # (B[0] & ((\A[22]~_Duplicate_9 ))) ) ) )

	.dataa(!\A[23]~DUPLICATE_q ),
	.datab(!\A[21]~_Duplicate_10 ),
	.datac(!B[0]),
	.datad(!\A[22]~_Duplicate_9 ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h303F303F50505F5F;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \ShiftRight0~28_combout  & ( \ShiftRight0~29_combout  & ( (!B[3]) # ((!B[2] & ((\ShiftRight0~30_combout ))) # (B[2] & (\ShiftRight0~31_combout ))) ) ) ) # ( !\ShiftRight0~28_combout  & ( \ShiftRight0~29_combout  & ( (!B[3] & 
// (((B[2])))) # (B[3] & ((!B[2] & ((\ShiftRight0~30_combout ))) # (B[2] & (\ShiftRight0~31_combout )))) ) ) ) # ( \ShiftRight0~28_combout  & ( !\ShiftRight0~29_combout  & ( (!B[3] & (((!B[2])))) # (B[3] & ((!B[2] & ((\ShiftRight0~30_combout ))) # (B[2] & 
// (\ShiftRight0~31_combout )))) ) ) ) # ( !\ShiftRight0~28_combout  & ( !\ShiftRight0~29_combout  & ( (B[3] & ((!B[2] & ((\ShiftRight0~30_combout ))) # (B[2] & (\ShiftRight0~31_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!B[2]),
	.datad(!\ShiftRight0~30_combout ),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N57
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( A[12] & ( B[1] & ( (!\B[0]~DUPLICATE_q  & (A[11])) # (\B[0]~DUPLICATE_q  & ((\A[10]~DUPLICATE_q ))) ) ) ) # ( !A[12] & ( B[1] & ( (!\B[0]~DUPLICATE_q  & (A[11])) # (\B[0]~DUPLICATE_q  & ((\A[10]~DUPLICATE_q ))) ) ) ) # ( A[12] 
// & ( !B[1] & ( (\B[0]~DUPLICATE_q ) # (\A[13]~DUPLICATE_q ) ) ) ) # ( !A[12] & ( !B[1] & ( (\A[13]~DUPLICATE_q  & !\B[0]~DUPLICATE_q ) ) ) )

	.dataa(!\A[13]~DUPLICATE_q ),
	.datab(!A[11]),
	.datac(!\A[10]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!A[12]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h550055FF330F330F;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N36
cyclonev_lcell_comb \ShiftLeft0~46 (
// Equation(s):
// \ShiftLeft0~46_combout  = ( A[15] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & ((A[16]))) # (B[1] & (A[14])) ) ) ) # ( !A[15] & ( \B[0]~DUPLICATE_q  & ( (!B[1] & ((A[16]))) # (B[1] & (A[14])) ) ) ) # ( A[15] & ( !\B[0]~DUPLICATE_q  & ( (B[1]) # (A[17]) ) ) ) # ( 
// !A[15] & ( !\B[0]~DUPLICATE_q  & ( (A[17] & !B[1]) ) ) )

	.dataa(!A[17]),
	.datab(!B[1]),
	.datac(!A[14]),
	.datad(!A[16]),
	.datae(!A[15]),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~46 .extended_lut = "off";
defparam \ShiftLeft0~46 .lut_mask = 64'h4444777703CF03CF;
defparam \ShiftLeft0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N6
cyclonev_lcell_comb \ShiftLeft0~47 (
// Equation(s):
// \ShiftLeft0~47_combout  = ( \ShiftLeft0~46_combout  & ( \ShiftLeft0~25_combout  & ( (!B[2]) # ((!B[3] & (\ShiftLeft0~36_combout )) # (B[3] & ((\ShiftLeft0~14_combout )))) ) ) ) # ( !\ShiftLeft0~46_combout  & ( \ShiftLeft0~25_combout  & ( (!B[2] & 
// (((B[3])))) # (B[2] & ((!B[3] & (\ShiftLeft0~36_combout )) # (B[3] & ((\ShiftLeft0~14_combout ))))) ) ) ) # ( \ShiftLeft0~46_combout  & ( !\ShiftLeft0~25_combout  & ( (!B[2] & (((!B[3])))) # (B[2] & ((!B[3] & (\ShiftLeft0~36_combout )) # (B[3] & 
// ((\ShiftLeft0~14_combout ))))) ) ) ) # ( !\ShiftLeft0~46_combout  & ( !\ShiftLeft0~25_combout  & ( (B[2] & ((!B[3] & (\ShiftLeft0~36_combout )) # (B[3] & ((\ShiftLeft0~14_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~36_combout ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~46_combout ),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~47 .extended_lut = "off";
defparam \ShiftLeft0~47 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \ShiftLeft0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N12
cyclonev_lcell_comb \ShiftLeft0~48 (
// Equation(s):
// \ShiftLeft0~48_combout  = ( !\ShiftRight0~6_combout  & ( (!B[4] & (((\ShiftLeft0~47_combout )))) # (B[4] & (\ShiftLeft0~0_combout  & (\ShiftLeft0~5_combout ))) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\ShiftLeft0~5_combout ),
	.datac(!\ShiftLeft0~47_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~48 .extended_lut = "off";
defparam \ShiftLeft0~48 .lut_mask = 64'h0F110F1100000000;
defparam \ShiftLeft0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N18
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \ShiftRight0~32_combout  & ( \ShiftLeft0~48_combout  & ( (((!B[4] & !\ShiftRight0~6_Duplicate_87 )) # (A[31])) # (ALUfunc[0]) ) ) ) # ( !\ShiftRight0~32_combout  & ( \ShiftLeft0~48_combout  & ( ((A[31] & 
// ((\ShiftRight0~6_Duplicate_87 ) # (B[4])))) # (ALUfunc[0]) ) ) ) # ( \ShiftRight0~32_combout  & ( !\ShiftLeft0~48_combout  & ( (!ALUfunc[0] & (((!B[4] & !\ShiftRight0~6_Duplicate_87 )) # (A[31]))) ) ) ) # ( !\ShiftRight0~32_combout  & ( 
// !\ShiftLeft0~48_combout  & ( (!ALUfunc[0] & (A[31] & ((\ShiftRight0~6_Duplicate_87 ) # (B[4])))) ) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~6_Duplicate_87 ),
	.datac(!ALUfunc[0]),
	.datad(!A[31]),
	.datae(!\ShiftRight0~32_combout ),
	.dataf(!\ShiftLeft0~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h007080F00F7F8FFF;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N12
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \B[17]~DUPLICATE_q  & ( \Add1~73_sumout  & ( (!ALUfunc[0]) # (!\A[17]~DUPLICATE_q  $ (!ALUfunc[1])) ) ) ) # ( !\B[17]~DUPLICATE_q  & ( \Add1~73_sumout  & ( (!ALUfunc[1] & (!ALUfunc[0])) # (ALUfunc[1] & ((\A[17]~DUPLICATE_q ))) ) 
// ) ) # ( \B[17]~DUPLICATE_q  & ( !\Add1~73_sumout  & ( !ALUfunc[1] $ (((!ALUfunc[0]) # (!\A[17]~DUPLICATE_q ))) ) ) ) # ( !\B[17]~DUPLICATE_q  & ( !\Add1~73_sumout  & ( (\A[17]~DUPLICATE_q  & ALUfunc[1]) ) ) )

	.dataa(gnd),
	.datab(!ALUfunc[0]),
	.datac(!\A[17]~DUPLICATE_q ),
	.datad(!ALUfunc[1]),
	.datae(!\B[17]~DUPLICATE_q ),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h000F03FCCC0FCFFC;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N0
cyclonev_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[1] & ((!ALUfunc[0] & (\Add2~73_sumout )) # (ALUfunc[0] & ((!\Selector14~0_combout ))))) # (ALUfunc[1] & (((!\Selector14~0_combout )))))) ) ) # ( ALUfunc[2] & ( (!ALUfunc[3] & 
// ((((\Selector14~0_combout ))))) # (ALUfunc[3] & (!ALUfunc[1] & (\Selector14~1_combout ))) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[1]),
	.datac(!\Selector14~1_combout ),
	.datad(!ALUfunc[0]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector14~0_combout ),
	.datag(!\Add2~73_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~2 .extended_lut = "on";
defparam \Selector14~2 .lut_mask = 64'h155504040400AEAE;
defparam \Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N54
cyclonev_lcell_comb \memin[17]~79 (
// Equation(s):
// \memin[17]~79_combout  = ( \Selector75~0_combout  & ( \regs~606_combout  & ( ((!\memin[17]~78_combout ) # ((\Selector14~2_combout ) # (\memin[17]~77_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector75~0_combout  & ( \regs~606_combout  & ( 
// ((!\memin[17]~78_combout ) # (\memin[17]~77_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \Selector75~0_combout  & ( !\regs~606_combout  & ( (!\memin[17]~78_combout ) # ((\Selector14~2_combout ) # (\memin[17]~77_combout )) ) ) ) # ( !\Selector75~0_combout 
//  & ( !\regs~606_combout  & ( (!\memin[17]~78_combout ) # (\memin[17]~77_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[17]~78_combout ),
	.datac(!\memin[17]~77_combout ),
	.datad(!\Selector14~2_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\regs~606_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~79 .extended_lut = "off";
defparam \memin[17]~79 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[17]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N42
cyclonev_lcell_comb \memin[17]~79_Duplicate_613 (
// Equation(s):
// \memin[17]~79_Duplicate_614  = ( \Selector75~0_combout  & ( \Selector14~2_combout  ) ) # ( !\Selector75~0_combout  & ( \Selector14~2_combout  & ( (!\memin[17]~78_combout ) # (((\memin[0]~0_combout  & \regs~606_combout )) # (\memin[17]~77_combout )) ) ) ) 
// # ( \Selector75~0_combout  & ( !\Selector14~2_combout  & ( (!\memin[17]~78_combout ) # (((\memin[0]~0_combout  & \regs~606_combout )) # (\memin[17]~77_combout )) ) ) ) # ( !\Selector75~0_combout  & ( !\Selector14~2_combout  & ( (!\memin[17]~78_combout ) # 
// (((\memin[0]~0_combout  & \regs~606_combout )) # (\memin[17]~77_combout )) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[17]~78_combout ),
	.datac(!\regs~606_combout ),
	.datad(!\memin[17]~77_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\Selector14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~79_Duplicate_614 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~79_Duplicate_613 .extended_lut = "off";
defparam \memin[17]~79_Duplicate_613 .lut_mask = 64'hCDFFCDFFCDFFFFFF;
defparam \memin[17]~79_Duplicate_613 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \memin[5]~36_Duplicate_672 (
// Equation(s):
// \memin[5]~36_Duplicate_673  = ( \regs~546_combout  & ( \Selector26~3_combout  & ( ((\Selector75~0_combout ) # (\memin[5]~35_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( \Selector26~3_combout  & ( (\Selector75~0_combout ) # 
// (\memin[5]~35_combout ) ) ) ) # ( \regs~546_combout  & ( !\Selector26~3_combout  & ( (\memin[5]~35_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\Selector26~3_combout  & ( \memin[5]~35_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[5]~35_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(gnd),
	.datae(!\regs~546_combout ),
	.dataf(!\Selector26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_673 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_672 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_672 .lut_mask = 64'h333377773F3F7F7F;
defparam \memin[5]~36_Duplicate_672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N45
cyclonev_lcell_comb \memin[7]~26_Duplicate_306 (
// Equation(s):
// \memin[7]~26_Duplicate_307  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector24~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_307 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_306 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_306 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[7]~26_Duplicate_306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_419 (
// Equation(s):
// \memin[9]~52_Duplicate_420  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\Selector75~0_combout ) # (\memin[9]~51_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\Selector75~0_combout ) # (\memin[9]~51_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[9]~51_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(gnd),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_420 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_419 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_419 .lut_mask = 64'h33333F3F77777F7F;
defparam \memin[9]~52_Duplicate_419 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N42
cyclonev_lcell_comb \memin[10]~47_Duplicate_530 (
// Equation(s):
// \memin[10]~47_Duplicate_531  = ( \regs~561_combout  & ( \memin[10]~45_combout  ) ) # ( !\regs~561_combout  & ( \memin[10]~45_combout  ) ) # ( \regs~561_combout  & ( !\memin[10]~45_combout  & ( (!\memin[10]~46_combout ) # (((\Selector21~3_combout  & 
// \Selector75~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~561_combout  & ( !\memin[10]~45_combout  & ( (!\memin[10]~46_combout ) # ((\Selector21~3_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector21~3_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\memin[10]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_531 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_530 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_530 .lut_mask = 64'hAAAFBBBFFFFFFFFF;
defparam \memin[10]~47_Duplicate_530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N39
cyclonev_lcell_comb \memin[14]~64_Duplicate_621 (
// Equation(s):
// \memin[14]~64_Duplicate_622  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[0]~0_combout ) # (\memin[14]~62_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// (!\memin[14]~63_combout ) # ((\memin[0]~0_combout ) # (\memin[14]~62_combout )) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[14]~62_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_622 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_621 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_621 .lut_mask = 64'hCFCFDFDFCFFFDFFF;
defparam \memin[14]~64_Duplicate_621 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[17]~79_Duplicate_614 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_622 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_531 ,\memin[9]~52_Duplicate_420 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_307 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_673 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020248411044922108120000000000000000";
// synopsys translate_on

// Location: FF_X29_Y22_N14
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y20_N42
cyclonev_lcell_comb \memin[5]~36_Duplicate_314 (
// Equation(s):
// \memin[5]~36_Duplicate_315  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector26~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_315 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_314 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_314 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[5]~36_Duplicate_314 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N48
cyclonev_lcell_comb \memin[7]~26_Duplicate_216 (
// Equation(s):
// \memin[7]~26_Duplicate_217  = ( \Selector24~3_combout  & ( \memin[7]~25_combout  ) ) # ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) # ( \Selector24~3_combout  & ( !\memin[7]~25_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( !\memin[7]~25_combout  & ( (\memin[0]~0_combout  & \regs~536_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\regs~536_combout ),
	.datae(!\Selector24~3_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_217 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_216 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_216 .lut_mask = 64'h00330F3FFFFFFFFF;
defparam \memin[7]~26_Duplicate_216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N0
cyclonev_lcell_comb \memin[8]~57_Duplicate_487 (
// Equation(s):
// \memin[8]~57_Duplicate_488  = ( \regs~571_combout  & ( \memin[0]~0_combout  ) ) # ( !\regs~571_combout  & ( \memin[0]~0_combout  & ( ((\Selector23~3_combout  & \Selector75~0_combout )) # (\memin[8]~56_combout ) ) ) ) # ( \regs~571_combout  & ( 
// !\memin[0]~0_combout  & ( ((\Selector23~3_combout  & \Selector75~0_combout )) # (\memin[8]~56_combout ) ) ) ) # ( !\regs~571_combout  & ( !\memin[0]~0_combout  & ( ((\Selector23~3_combout  & \Selector75~0_combout )) # (\memin[8]~56_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector23~3_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[8]~56_combout ),
	.datae(!\regs~571_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_488 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_487 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_487 .lut_mask = 64'h03FF03FF03FFFFFF;
defparam \memin[8]~57_Duplicate_487 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_265 (
// Equation(s):
// \memin[9]~52_Duplicate_266  = ( \Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) # ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) # ( \Selector22~3_Duplicate_5  & ( !\memin[9]~51_combout  & ( ((\memin[0]~0_combout  & \regs~566_combout 
// )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\memin[9]~51_combout  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\memin[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_266 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_265 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_265 .lut_mask = 64'h00330F3FFFFFFFFF;
defparam \memin[9]~52_Duplicate_265 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N6
cyclonev_lcell_comb \memin[10]~47_Duplicate_343 (
// Equation(s):
// \memin[10]~47_Duplicate_344  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_344 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_343 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_343 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[10]~47_Duplicate_343 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N24
cyclonev_lcell_comb \memin[12]~70_Duplicate_637 (
// Equation(s):
// \memin[12]~70_Duplicate_638  = ( \regs~591_combout  & ( \Selector19~0_combout  & ( (((!\memin[12]~69_combout ) # (\memin[12]~68_combout )) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~591_combout  & ( \Selector19~0_combout  & ( 
// ((!\memin[12]~69_combout ) # (\memin[12]~68_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~591_combout  & ( !\Selector19~0_combout  & ( ((!\memin[12]~69_combout ) # (\memin[12]~68_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~591_combout  & 
// ( !\Selector19~0_combout  & ( (!\memin[12]~69_combout ) # (\memin[12]~68_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[12]~69_combout ),
	.datad(!\memin[12]~68_combout ),
	.datae(!\regs~591_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_638 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_637 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_637 .lut_mask = 64'hF0FFF3FFF5FFF7FF;
defparam \memin[12]~70_Duplicate_637 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N30
cyclonev_lcell_comb \memin[14]~64_Duplicate_406 (
// Equation(s):
// \memin[14]~64_Duplicate_407  = ( \memin[0]~0_combout  & ( \regs~581_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[14]~62_combout )) ) ) ) # ( 
// \memin[0]~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[14]~62_combout )) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # 
// (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[14]~62_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[14]~62_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_407 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_406 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_406 .lut_mask = 64'hCFDFCFDFCFDFFFFF;
defparam \memin[14]~64_Duplicate_406 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[17]~79_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_407 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_638 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_344 ,\memin[9]~52_Duplicate_266 ,\memin[8]~57_Duplicate_488 ,\memin[7]~26_Duplicate_217 ,\memin[6]~31_combout ,
\memin[5]~36_Duplicate_315 ,\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N12
cyclonev_lcell_comb \dmem~49 (
// Equation(s):
// \dmem~49_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\dmem~18_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~49 .extended_lut = "off";
defparam \dmem~49 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dmem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N30
cyclonev_lcell_comb \memin[17]~77 (
// Equation(s):
// \memin[17]~77_combout  = ( \dmem~49_combout  & ( (\memin[10]~13_combout  & (((!\dmem~39_combout  & dmem_rtl_0_bypass[64])) # (dmem_rtl_0_bypass[63]))) ) ) # ( !\dmem~49_combout  & ( (\memin[10]~13_combout  & (dmem_rtl_0_bypass[63] & 
// ((!dmem_rtl_0_bypass[64]) # (\dmem~39_combout )))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!\memin[10]~13_combout ),
	.datac(!dmem_rtl_0_bypass[64]),
	.datad(!dmem_rtl_0_bypass[63]),
	.datae(gnd),
	.dataf(!\dmem~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~77 .extended_lut = "off";
defparam \memin[17]~77 .lut_mask = 64'h0031003102330233;
defparam \memin[17]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N24
cyclonev_lcell_comb \memin[17]~79_Duplicate (
// Equation(s):
// \memin[17]~79_Duplicate_511  = ( \Selector75~0_combout  & ( \regs~606_combout  & ( ((!\memin[17]~78_combout ) # ((\Selector14~2_combout ) # (\memin[17]~77_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector75~0_combout  & ( \regs~606_combout  & ( 
// ((!\memin[17]~78_combout ) # (\memin[17]~77_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \Selector75~0_combout  & ( !\regs~606_combout  & ( (!\memin[17]~78_combout ) # ((\Selector14~2_combout ) # (\memin[17]~77_combout )) ) ) ) # ( !\Selector75~0_combout 
//  & ( !\regs~606_combout  & ( (!\memin[17]~78_combout ) # (\memin[17]~77_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[17]~78_combout ),
	.datac(!\memin[17]~77_combout ),
	.datad(!\Selector14~2_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\regs~606_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[17]~79_Duplicate_511 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[17]~79_Duplicate .extended_lut = "off";
defparam \memin[17]~79_Duplicate .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[17]~79_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N10
dffeas \A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_Duplicate_511 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \A[17] .is_wysiwyg = "true";
defparam \A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N3
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( B[0] & ( B[1] & ( \A[20]~DUPLICATE_q  ) ) ) # ( !B[0] & ( B[1] & ( \A[19]~DUPLICATE_q  ) ) ) # ( B[0] & ( !B[1] & ( A[18] ) ) ) # ( !B[0] & ( !B[1] & ( A[17] ) ) )

	.dataa(!A[17]),
	.datab(!\A[20]~DUPLICATE_q ),
	.datac(!A[18]),
	.datad(!\A[19]~DUPLICATE_q ),
	.datae(!B[0]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h55550F0F00FF3333;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N48
cyclonev_lcell_comb \ShiftRight0~66_Duplicate (
// Equation(s):
// \ShiftRight0~66_Duplicate_83  = ( \ShiftRight0~28_combout  & ( \ShiftRight0~29_combout  & ( ((!B[2] & ((\ShiftRight0~35_combout ))) # (B[2] & (\ShiftRight0~36_combout ))) # (B[3]) ) ) ) # ( !\ShiftRight0~28_combout  & ( \ShiftRight0~29_combout  & ( (!B[2] 
// & (((!B[3] & \ShiftRight0~35_combout )))) # (B[2] & (((B[3])) # (\ShiftRight0~36_combout ))) ) ) ) # ( \ShiftRight0~28_combout  & ( !\ShiftRight0~29_combout  & ( (!B[2] & (((\ShiftRight0~35_combout ) # (B[3])))) # (B[2] & (\ShiftRight0~36_combout  & 
// (!B[3]))) ) ) ) # ( !\ShiftRight0~28_combout  & ( !\ShiftRight0~29_combout  & ( (!B[3] & ((!B[2] & ((\ShiftRight0~35_combout ))) # (B[2] & (\ShiftRight0~36_combout )))) ) ) )

	.dataa(!\ShiftRight0~36_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftRight0~35_combout ),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~66_Duplicate_83 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~66_Duplicate .extended_lut = "off";
defparam \ShiftRight0~66_Duplicate .lut_mask = 64'h10D01CDC13D31FDF;
defparam \ShiftRight0~66_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N12
cyclonev_lcell_comb \ShiftRight0~67 (
// Equation(s):
// \ShiftRight0~67_combout  = ( \ShiftRight0~30_combout  & ( \ShiftRight0~31_combout  & ( (!B[3]) # (A[31]) ) ) ) # ( !\ShiftRight0~30_combout  & ( \ShiftRight0~31_combout  & ( (!B[3] & ((B[2]))) # (B[3] & (A[31])) ) ) ) # ( \ShiftRight0~30_combout  & ( 
// !\ShiftRight0~31_combout  & ( (!B[3] & ((!B[2]))) # (B[3] & (A[31])) ) ) ) # ( !\ShiftRight0~30_combout  & ( !\ShiftRight0~31_combout  & ( (A[31] & B[3]) ) ) )

	.dataa(gnd),
	.datab(!A[31]),
	.datac(!B[3]),
	.datad(!B[2]),
	.datae(!\ShiftRight0~30_combout ),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~67 .extended_lut = "off";
defparam \ShiftRight0~67 .lut_mask = 64'h0303F30303F3F3F3;
defparam \ShiftRight0~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \ShiftRight0~68 (
// Equation(s):
// \ShiftRight0~68_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~67_combout  & ( A[31] ) ) ) # ( !\ShiftRight0~6_combout  & ( \ShiftRight0~67_combout  & ( (\ShiftRight0~66_Duplicate_83 ) # (B[4]) ) ) ) # ( \ShiftRight0~6_combout  & ( 
// !\ShiftRight0~67_combout  & ( A[31] ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~67_combout  & ( (!B[4] & \ShiftRight0~66_Duplicate_83 ) ) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(!\ShiftRight0~66_Duplicate_83 ),
	.datad(!A[31]),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~68 .extended_lut = "off";
defparam \ShiftRight0~68 .lut_mask = 64'h0A0A00FF5F5F00FF;
defparam \ShiftRight0~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N24
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \ShiftLeft0~27_combout  & ( \ShiftRight0~68_combout  & ( ((!ALUfunc[0] & (\Add1~41_sumout )) # (ALUfunc[0] & ((\ALUout~8_combout )))) # (ALUfunc[3]) ) ) ) # ( !\ShiftLeft0~27_combout  & ( \ShiftRight0~68_combout  & ( 
// (!ALUfunc[0] & (((\Add1~41_sumout )) # (ALUfunc[3]))) # (ALUfunc[0] & (!ALUfunc[3] & ((\ALUout~8_combout )))) ) ) ) # ( \ShiftLeft0~27_combout  & ( !\ShiftRight0~68_combout  & ( (!ALUfunc[0] & (!ALUfunc[3] & (\Add1~41_sumout ))) # (ALUfunc[0] & 
// (((\ALUout~8_combout )) # (ALUfunc[3]))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !\ShiftRight0~68_combout  & ( (!ALUfunc[3] & ((!ALUfunc[0] & (\Add1~41_sumout )) # (ALUfunc[0] & ((\ALUout~8_combout ))))) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[3]),
	.datac(!\Add1~41_sumout ),
	.datad(!\ALUout~8_combout ),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!\ShiftRight0~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N30
cyclonev_lcell_comb \Selector22~3_Duplicate (
// Equation(s):
// \Selector22~3_Duplicate_5  = ( \Selector22~1_combout  & ( \Selector22~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((!ALUfunc[1]) # (\Selector22~0_combout )))) # (ALUfunc[2] & ((!ALUfunc[1]) # ((!ALUfunc[3] & !\Selector22~0_combout )))) ) ) ) # ( 
// !\Selector22~1_combout  & ( \Selector22~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & (\Selector22~0_combout  & ALUfunc[1]))) # (ALUfunc[2] & ((!ALUfunc[1]) # ((!ALUfunc[3] & !\Selector22~0_combout )))) ) ) ) # ( \Selector22~1_combout  & ( 
// !\Selector22~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((!ALUfunc[1]) # (\Selector22~0_combout )))) # (ALUfunc[2] & (!ALUfunc[3] & (!\Selector22~0_combout  & ALUfunc[1]))) ) ) ) # ( !\Selector22~1_combout  & ( !\Selector22~2_combout  & ( (ALUfunc[1] & 
// ((!ALUfunc[2] & (ALUfunc[3] & \Selector22~0_combout )) # (ALUfunc[2] & (!ALUfunc[3] & !\Selector22~0_combout )))) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[3]),
	.datac(!\Selector22~0_combout ),
	.datad(!ALUfunc[1]),
	.datae(!\Selector22~1_combout ),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_Duplicate_5 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3_Duplicate .extended_lut = "off";
defparam \Selector22~3_Duplicate .lut_mask = 64'h0042224255427742;
defparam \Selector22~3_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N0
cyclonev_lcell_comb \memin[9]~52_Duplicate_357 (
// Equation(s):
// \memin[9]~52_Duplicate_358  = ( \memin[9]~51_combout  & ( \regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( \regs~566_combout  & ( ((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[9]~51_combout  & ( 
// !\regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( !\regs~566_combout  & ( (\Selector75~0_combout  & \Selector22~3_Duplicate_5 ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\Selector22~3_Duplicate_5 ),
	.datac(gnd),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_358 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_357 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_357 .lut_mask = 64'h1111FFFF11FFFFFF;
defparam \memin[9]~52_Duplicate_357 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N42
cyclonev_lcell_comb \memin[10]~47_Duplicate_460 (
// Equation(s):
// \memin[10]~47_Duplicate_461  = ( \Selector21~3_combout  & ( \regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\memin[10]~45_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( !\Selector21~3_combout  & ( \regs~561_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector21~3_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\Selector75~0_combout )) ) ) ) # ( !\Selector21~3_combout 
//  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_461 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_460 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_460 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \memin[10]~47_Duplicate_460 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[7]~26_Duplicate_446 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_461 ,\memin[9]~52_Duplicate_358 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_446 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_626 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40010004001000000012000280FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N21
cyclonev_lcell_comb \memin[7]~26_Duplicate_380 (
// Equation(s):
// \memin[7]~26_Duplicate_381  = ( \Selector24~3_combout  & ( (((\memin[0]~0_combout  & \regs~536_combout )) # (\memin[7]~25_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector24~3_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\memin[7]~25_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~536_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(gnd),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_381 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_380 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_380 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \memin[7]~26_Duplicate_380 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N3
cyclonev_lcell_comb \memin[5]~36_Duplicate_518 (
// Equation(s):
// \memin[5]~36_Duplicate_519  = ( \regs~546_combout  & ( (((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout )) # (\memin[0]~0_combout ) ) ) # ( !\regs~546_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[5]~35_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector26~3_combout ),
	.datad(!\memin[5]~35_combout ),
	.datae(gnd),
	.dataf(!\regs~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_519 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_518 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_518 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \memin[5]~36_Duplicate_518 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N18
cyclonev_lcell_comb \memin[8]~57_Duplicate_720 (
// Equation(s):
// \memin[8]~57_Duplicate_721  = ( \memin[8]~56_combout  ) # ( !\memin[8]~56_combout  & ( (!\Selector75~0_combout  & (\memin[0]~0_combout  & (\regs~571_combout ))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~571_combout )) # 
// (\Selector23~3_combout ))) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~571_combout ),
	.datad(!\Selector23~3_combout ),
	.datae(gnd),
	.dataf(!\memin[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_721 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_720 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_720 .lut_mask = 64'h03570357FFFFFFFF;
defparam \memin[8]~57_Duplicate_720 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N0
cyclonev_lcell_comb \memin[9]~52_Duplicate_429 (
// Equation(s):
// \memin[9]~52_Duplicate_430  = ( \Selector22~3_Duplicate_5  & ( (((\memin[0]~0_combout  & \regs~566_combout )) # (\memin[9]~51_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # 
// (\memin[9]~51_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~566_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(gnd),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_430 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_429 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_429 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \memin[9]~52_Duplicate_429 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N36
cyclonev_lcell_comb \memin[10]~47_Duplicate_550 (
// Equation(s):
// \memin[10]~47_Duplicate_551  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\Selector75~0_combout ))) # (\memin[10]~45_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\Selector75~0_combout )) # (\memin[10]~45_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~45_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_551 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_550 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_550 .lut_mask = 64'hDDDDDDFFDFDFDFFF;
defparam \memin[10]~47_Duplicate_550 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N42
cyclonev_lcell_comb \memin[14]~64_Duplicate_653 (
// Equation(s):
// \memin[14]~64_Duplicate_654  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( ((!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[14]~63_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_654 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_653 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_653 .lut_mask = 64'hF0F5FFFFF3F7FFFF;
defparam \memin[14]~64_Duplicate_653 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[7]~26_Duplicate_381 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_654 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_551 ,\memin[9]~52_Duplicate_430 ,\memin[8]~57_Duplicate_721 ,\memin[7]~26_Duplicate_381 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_519 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N18
cyclonev_lcell_comb \memin[7]~22 (
// Equation(s):
// \memin[7]~22_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~8_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (!\dmem~8_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (!\dmem~8_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & !\dmem~8_q ) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem~8_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~22 .extended_lut = "off";
defparam \memin[7]~22 .lut_mask = 64'hA0A0F5A0A0F5F5F5;
defparam \memin[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N30
cyclonev_lcell_comb \memin[7]~23 (
// Equation(s):
// \memin[7]~23_combout  = ( \memin[7]~22_combout  & ( (!dmem_rtl_0_bypass[43]) # ((!\dmem~39_combout  & dmem_rtl_0_bypass[44])) ) ) # ( !\memin[7]~22_combout  & ( (!dmem_rtl_0_bypass[43] & ((!dmem_rtl_0_bypass[44]) # (\dmem~39_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(gnd),
	.datac(!\dmem~39_combout ),
	.datad(!dmem_rtl_0_bypass[44]),
	.datae(gnd),
	.dataf(!\memin[7]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~23 .extended_lut = "off";
defparam \memin[7]~23 .lut_mask = 64'hAA0AAA0AAAFAAAFA;
defparam \memin[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N21
cyclonev_lcell_comb \memin[7]~25 (
// Equation(s):
// \memin[7]~25_combout  = ( \memin[7]~23_combout  & ( (!\memin[7]~24_combout ) # ((\Decoder9~0_combout  & ((iomem[7]) # (\WideNor0~combout )))) ) ) # ( !\memin[7]~23_combout  & ( (!\memin[7]~24_combout ) # ((!\WideNor0~combout  & (iomem[7] & 
// \Decoder9~0_combout ))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!iomem[7]),
	.datac(!\memin[7]~24_combout ),
	.datad(!\Decoder9~0_combout ),
	.datae(gnd),
	.dataf(!\memin[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~25 .extended_lut = "off";
defparam \memin[7]~25 .lut_mask = 64'hF0F2F0F2F0F7F0F7;
defparam \memin[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N12
cyclonev_lcell_comb \memin[7]~26_Duplicate_374 (
// Equation(s):
// \memin[7]~26_Duplicate_375  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector24~3_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_375 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_374 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_374 .lut_mask = 64'h00330F3FFFFFFFFF;
defparam \memin[7]~26_Duplicate_374 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N30
cyclonev_lcell_comb \memin[9]~52_Duplicate_596 (
// Equation(s):
// \memin[9]~52_Duplicate_597  = ( \memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[9]~51_combout  
// & ( !\Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_597 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_596 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_596 .lut_mask = 64'h000FFFFF333FFFFF;
defparam \memin[9]~52_Duplicate_596 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N3
cyclonev_lcell_comb \memin[10]~47_Duplicate_728 (
// Equation(s):
// \memin[10]~47_Duplicate_729  = ( \Selector21~3_combout  & ( \Selector75~0_combout  ) ) # ( !\Selector21~3_combout  & ( \Selector75~0_combout  & ( (!\memin[10]~46_combout ) # (((\memin[0]~0_combout  & \regs~561_combout )) # (\memin[10]~45_combout )) ) ) ) 
// # ( \Selector21~3_combout  & ( !\Selector75~0_combout  & ( (!\memin[10]~46_combout ) # (((\memin[0]~0_combout  & \regs~561_combout )) # (\memin[10]~45_combout )) ) ) ) # ( !\Selector21~3_combout  & ( !\Selector75~0_combout  & ( (!\memin[10]~46_combout ) # 
// (((\memin[0]~0_combout  & \regs~561_combout )) # (\memin[10]~45_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~561_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\Selector75~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_729 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_728 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_728 .lut_mask = 64'hABFFABFFABFFFFFF;
defparam \memin[10]~47_Duplicate_728 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N48
cyclonev_lcell_comb \memin[14]~64_Duplicate_700 (
// Equation(s):
// \memin[14]~64_Duplicate_701  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector17~0_combout  & \Selector75~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector17~0_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\Selector17~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_701 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_700 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_700 .lut_mask = 64'hCCDDFFFFCFDFFFFF;
defparam \memin[14]~64_Duplicate_700 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[16]~82_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_701 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_729 ,\memin[9]~52_Duplicate_597 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_375 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y23_N26
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N27
cyclonev_lcell_comb \memin[7]~26_Duplicate_485 (
// Equation(s):
// \memin[7]~26_Duplicate_486  = ( \memin[7]~25_combout  ) # ( !\memin[7]~25_combout  & ( (!\Selector75~0_combout  & (\memin[0]~0_combout  & (\regs~536_combout ))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\Selector24~3_combout ))) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~536_combout ),
	.datad(!\Selector24~3_combout ),
	.datae(gnd),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_486 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_485 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_485 .lut_mask = 64'h03570357FFFFFFFF;
defparam \memin[7]~26_Duplicate_485 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N45
cyclonev_lcell_comb \memin[9]~52_Duplicate_629 (
// Equation(s):
// \memin[9]~52_Duplicate_630  = ( \memin[9]~51_combout  ) # ( !\memin[9]~51_combout  & ( (!\Selector22~3_Duplicate_5  & (((\memin[0]~0_combout  & \regs~566_combout )))) # (\Selector22~3_Duplicate_5  & (((\memin[0]~0_combout  & \regs~566_combout )) # 
// (\Selector75~0_combout ))) ) )

	.dataa(!\Selector22~3_Duplicate_5 ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(gnd),
	.dataf(!\memin[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_630 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_629 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_629 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \memin[9]~52_Duplicate_629 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[16]~82_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_Duplicate_630 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_486 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000020208400006120008000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N24
cyclonev_lcell_comb \dmem~50 (
// Equation(s):
// \dmem~50_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\dmem~17_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~50 .extended_lut = "off";
defparam \dmem~50 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N33
cyclonev_lcell_comb \memin[16]~80 (
// Equation(s):
// \memin[16]~80_combout  = ( \dmem~50_combout  & ( (\memin[10]~13_combout  & (((!\dmem~39_combout  & dmem_rtl_0_bypass[62])) # (dmem_rtl_0_bypass[61]))) ) ) # ( !\dmem~50_combout  & ( (dmem_rtl_0_bypass[61] & (\memin[10]~13_combout  & 
// ((!dmem_rtl_0_bypass[62]) # (\dmem~39_combout )))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!dmem_rtl_0_bypass[62]),
	.datac(!dmem_rtl_0_bypass[61]),
	.datad(!\memin[10]~13_combout ),
	.datae(gnd),
	.dataf(!\dmem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~80 .extended_lut = "off";
defparam \memin[16]~80 .lut_mask = 64'h000D000D002F002F;
defparam \memin[16]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N33
cyclonev_lcell_comb \memin[16]~81 (
// Equation(s):
// \memin[16]~81_combout  = ( \DrPC~0_combout  & ( (!PC[16] & !\memin[15]~59_combout ) ) ) # ( !\DrPC~0_combout  & ( !\memin[15]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(!\memin[15]~59_combout ),
	.datae(gnd),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~81 .extended_lut = "off";
defparam \memin[16]~81 .lut_mask = 64'hFF00FF00F000F000;
defparam \memin[16]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N6
cyclonev_lcell_comb \ShiftLeft0~50 (
// Equation(s):
// \ShiftLeft0~50_combout  = ( \ShiftLeft0~49_combout  & ( \ShiftLeft0~17_combout  & ( (!B[3] & (((!\B[2]~DUPLICATE_q ) # (\ShiftLeft0~38_combout )))) # (B[3] & (((\B[2]~DUPLICATE_q )) # (\ShiftLeft0~28_combout ))) ) ) ) # ( !\ShiftLeft0~49_combout  & ( 
// \ShiftLeft0~17_combout  & ( (!B[3] & (((\ShiftLeft0~38_combout  & \B[2]~DUPLICATE_q )))) # (B[3] & (((\B[2]~DUPLICATE_q )) # (\ShiftLeft0~28_combout ))) ) ) ) # ( \ShiftLeft0~49_combout  & ( !\ShiftLeft0~17_combout  & ( (!B[3] & (((!\B[2]~DUPLICATE_q ) # 
// (\ShiftLeft0~38_combout )))) # (B[3] & (\ShiftLeft0~28_combout  & ((!\B[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftLeft0~49_combout  & ( !\ShiftLeft0~17_combout  & ( (!B[3] & (((\ShiftLeft0~38_combout  & \B[2]~DUPLICATE_q )))) # (B[3] & (\ShiftLeft0~28_combout  
// & ((!\B[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!\ShiftLeft0~38_combout ),
	.datac(!B[3]),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~49_combout ),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~50 .extended_lut = "off";
defparam \ShiftLeft0~50 .lut_mask = 64'h0530F530053FF53F;
defparam \ShiftLeft0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N39
cyclonev_lcell_comb \ShiftLeft0~51 (
// Equation(s):
// \ShiftLeft0~51_combout  = ( !\ShiftRight0~6_combout  & ( (!B[4] & (((\ShiftLeft0~50_combout )))) # (B[4] & (\ShiftLeft0~7_combout  & (\ShiftLeft0~0_combout ))) ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!\ShiftLeft0~50_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~51 .extended_lut = "off";
defparam \ShiftLeft0~51 .lut_mask = 64'h0F110F1100000000;
defparam \ShiftLeft0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N51
cyclonev_lcell_comb \ShiftRight0~40_Duplicate (
// Equation(s):
// \ShiftRight0~40_Duplicate_80  = ( B[0] & ( B[1] & ( \A[23]~DUPLICATE_q  ) ) ) # ( !B[0] & ( B[1] & ( \A[22]~_Duplicate_9  ) ) ) # ( B[0] & ( !B[1] & ( \A[21]~_Duplicate_10  ) ) ) # ( !B[0] & ( !B[1] & ( \A[20]~_Duplicate_11  ) ) )

	.dataa(!\A[23]~DUPLICATE_q ),
	.datab(!\A[22]~_Duplicate_9 ),
	.datac(!\A[21]~_Duplicate_10 ),
	.datad(!\A[20]~_Duplicate_11 ),
	.datae(!B[0]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_Duplicate_80 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40_Duplicate .extended_lut = "off";
defparam \ShiftRight0~40_Duplicate .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftRight0~40_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N18
cyclonev_lcell_comb \ShiftRight0~43_Duplicate (
// Equation(s):
// \ShiftRight0~43_Duplicate_81  = ( \ShiftRight0~41_combout  & ( \ShiftRight0~39_combout  & ( (!\B[2]~DUPLICATE_q ) # ((!B[3] & (\ShiftRight0~40_Duplicate_80 )) # (B[3] & ((\ShiftRight0~42_combout )))) ) ) ) # ( !\ShiftRight0~41_combout  & ( 
// \ShiftRight0~39_combout  & ( (!\B[2]~DUPLICATE_q  & (((!B[3])))) # (\B[2]~DUPLICATE_q  & ((!B[3] & (\ShiftRight0~40_Duplicate_80 )) # (B[3] & ((\ShiftRight0~42_combout ))))) ) ) ) # ( \ShiftRight0~41_combout  & ( !\ShiftRight0~39_combout  & ( 
// (!\B[2]~DUPLICATE_q  & (((B[3])))) # (\B[2]~DUPLICATE_q  & ((!B[3] & (\ShiftRight0~40_Duplicate_80 )) # (B[3] & ((\ShiftRight0~42_combout ))))) ) ) ) # ( !\ShiftRight0~41_combout  & ( !\ShiftRight0~39_combout  & ( (\B[2]~DUPLICATE_q  & ((!B[3] & 
// (\ShiftRight0~40_Duplicate_80 )) # (B[3] & ((\ShiftRight0~42_combout ))))) ) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~40_Duplicate_80 ),
	.datac(!\ShiftRight0~42_combout ),
	.datad(!B[3]),
	.datae(!\ShiftRight0~41_combout ),
	.dataf(!\ShiftRight0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_Duplicate_81 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43_Duplicate .extended_lut = "off";
defparam \ShiftRight0~43_Duplicate .lut_mask = 64'h110511AFBB05BBAF;
defparam \ShiftRight0~43_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N48
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \ShiftLeft0~51_combout  & ( \ShiftRight0~43_Duplicate_81  & ( (((!B[4] & !\ShiftRight0~6_combout )) # (ALUfunc[0])) # (A[31]) ) ) ) # ( !\ShiftLeft0~51_combout  & ( \ShiftRight0~43_Duplicate_81  & ( (!ALUfunc[0] & (((!B[4] & 
// !\ShiftRight0~6_combout )) # (A[31]))) ) ) ) # ( \ShiftLeft0~51_combout  & ( !\ShiftRight0~43_Duplicate_81  & ( ((A[31] & ((\ShiftRight0~6_combout ) # (B[4])))) # (ALUfunc[0]) ) ) ) # ( !\ShiftLeft0~51_combout  & ( !\ShiftRight0~43_Duplicate_81  & ( 
// (A[31] & (!ALUfunc[0] & ((\ShiftRight0~6_combout ) # (B[4])))) ) ) )

	.dataa(!B[4]),
	.datab(!A[31]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!ALUfunc[0]),
	.datae(!\ShiftLeft0~51_combout ),
	.dataf(!\ShiftRight0~43_Duplicate_81 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h130013FFB300B3FF;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N6
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \Add1~77_sumout  & ( (!A[16] & ((!ALUfunc[1] & (!ALUfunc[0])) # (ALUfunc[1] & ((B[16]))))) # (A[16] & ((!ALUfunc[0]) # (!B[16] $ (!ALUfunc[1])))) ) ) # ( !\Add1~77_sumout  & ( (!A[16] & (((B[16] & ALUfunc[1])))) # (A[16] & 
// (!ALUfunc[1] $ (((!ALUfunc[0]) # (!B[16]))))) ) )

	.dataa(!A[16]),
	.datab(!ALUfunc[0]),
	.datac(!B[16]),
	.datad(!ALUfunc[1]),
	.datae(gnd),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h015E015ECD5ECD5E;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N12
cyclonev_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[1] & ((!ALUfunc[0] & (\Add2~77_sumout )) # (ALUfunc[0] & ((!\Selector15~0_combout ))))) # (ALUfunc[1] & (((!\Selector15~0_combout )))))) ) ) # ( ALUfunc[2] & ( (!ALUfunc[3] & 
// ((((\Selector15~0_combout ))))) # (ALUfunc[3] & (!ALUfunc[1] & (\Selector15~1_combout ))) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[1]),
	.datac(!\Selector15~1_combout ),
	.datad(!ALUfunc[0]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector15~0_combout ),
	.datag(!\Add2~77_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~2 .extended_lut = "on";
defparam \Selector15~2 .lut_mask = 64'h155504040400AEAE;
defparam \Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N35
dffeas \regs~432 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~432 .is_wysiwyg = "true";
defparam \regs~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N14
dffeas \regs~496 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~496 .is_wysiwyg = "true";
defparam \regs~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N47
dffeas \regs~400 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~400 .is_wysiwyg = "true";
defparam \regs~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N59
dffeas \regs~464 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~464 .is_wysiwyg = "true";
defparam \regs~464 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \regs~610 (
// Equation(s):
// \regs~610_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~496_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~464_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~432_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~400_q  ) ) )

	.dataa(!\regs~432_q ),
	.datab(!\regs~496_q ),
	.datac(!\regs~400_q ),
	.datad(!\regs~464_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~610 .extended_lut = "off";
defparam \regs~610 .lut_mask = 64'h0F0F555500FF3333;
defparam \regs~610 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N28
dffeas \regs~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~16 .is_wysiwyg = "true";
defparam \regs~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N40
dffeas \regs~48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~48 .is_wysiwyg = "true";
defparam \regs~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N20
dffeas \regs~80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~80 .is_wysiwyg = "true";
defparam \regs~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N32
dffeas \regs~112 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~112 .is_wysiwyg = "true";
defparam \regs~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N30
cyclonev_lcell_comb \regs~607 (
// Equation(s):
// \regs~607_combout  = ( \regs~112_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~80_q ) ) ) ) # ( !\regs~112_q  & ( \Selector80~1_combout  & ( (\regs~80_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~112_q  & ( !\Selector80~1_combout  & 
// ( (!\Selector81~1_combout  & (\regs~16_q )) # (\Selector81~1_combout  & ((\regs~48_q ))) ) ) ) # ( !\regs~112_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~16_q )) # (\Selector81~1_combout  & ((\regs~48_q ))) ) ) )

	.dataa(!\regs~16_q ),
	.datab(!\regs~48_q ),
	.datac(!\regs~80_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~112_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~607 .extended_lut = "off";
defparam \regs~607 .lut_mask = 64'h553355330F000FFF;
defparam \regs~607 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y16_N2
dffeas \regs~368 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~368 .is_wysiwyg = "true";
defparam \regs~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N22
dffeas \regs~336 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~336 .is_wysiwyg = "true";
defparam \regs~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N52
dffeas \regs~304 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~304 .is_wysiwyg = "true";
defparam \regs~304 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N18
cyclonev_lcell_comb \regs~272feeder (
// Equation(s):
// \regs~272feeder_combout  = ( \memin[16]~82_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[16]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~272feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~272feeder .extended_lut = "off";
defparam \regs~272feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~272feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N19
dffeas \regs~272 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~272 .is_wysiwyg = "true";
defparam \regs~272 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N57
cyclonev_lcell_comb \regs~609 (
// Equation(s):
// \regs~609_combout  = ( \Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~368_q  ) ) ) # ( !\Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~304_q  ) ) ) # ( \Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~336_q  ) ) ) # ( 
// !\Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~272_q  ) ) )

	.dataa(!\regs~368_q ),
	.datab(!\regs~336_q ),
	.datac(!\regs~304_q ),
	.datad(!\regs~272_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~609 .extended_lut = "off";
defparam \regs~609 .lut_mask = 64'h00FF33330F0F5555;
defparam \regs~609 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \regs~144 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~144 .is_wysiwyg = "true";
defparam \regs~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N58
dffeas \regs~176 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~176 .is_wysiwyg = "true";
defparam \regs~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N49
dffeas \regs~208 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~208 .is_wysiwyg = "true";
defparam \regs~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N50
dffeas \regs~240 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~240 .is_wysiwyg = "true";
defparam \regs~240 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N48
cyclonev_lcell_comb \regs~608 (
// Equation(s):
// \regs~608_combout  = ( \regs~240_q  & ( \Selector81~1_combout  & ( (\Selector80~1_combout ) # (\regs~176_q ) ) ) ) # ( !\regs~240_q  & ( \Selector81~1_combout  & ( (\regs~176_q  & !\Selector80~1_combout ) ) ) ) # ( \regs~240_q  & ( !\Selector81~1_combout  
// & ( (!\Selector80~1_combout  & (\regs~144_q )) # (\Selector80~1_combout  & ((\regs~208_q ))) ) ) ) # ( !\regs~240_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~144_q )) # (\Selector80~1_combout  & ((\regs~208_q ))) ) ) )

	.dataa(!\regs~144_q ),
	.datab(!\regs~176_q ),
	.datac(!\regs~208_q ),
	.datad(!\Selector80~1_combout ),
	.datae(!\regs~240_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~608 .extended_lut = "off";
defparam \regs~608 .lut_mask = 64'h550F550F330033FF;
defparam \regs~608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N39
cyclonev_lcell_comb \regs~611 (
// Equation(s):
// \regs~611_combout  = ( \regs~609_combout  & ( \regs~608_combout  & ( (!\Selector79~1_combout  & (((\Selector78~1_combout ) # (\regs~607_combout )))) # (\Selector79~1_combout  & (((!\Selector78~1_combout )) # (\regs~610_combout ))) ) ) ) # ( 
// !\regs~609_combout  & ( \regs~608_combout  & ( (!\Selector79~1_combout  & (((\regs~607_combout  & !\Selector78~1_combout )))) # (\Selector79~1_combout  & (((!\Selector78~1_combout )) # (\regs~610_combout ))) ) ) ) # ( \regs~609_combout  & ( 
// !\regs~608_combout  & ( (!\Selector79~1_combout  & (((\Selector78~1_combout ) # (\regs~607_combout )))) # (\Selector79~1_combout  & (\regs~610_combout  & ((\Selector78~1_combout )))) ) ) ) # ( !\regs~609_combout  & ( !\regs~608_combout  & ( 
// (!\Selector79~1_combout  & (((\regs~607_combout  & !\Selector78~1_combout )))) # (\Selector79~1_combout  & (\regs~610_combout  & ((\Selector78~1_combout )))) ) ) )

	.dataa(!\regs~610_combout ),
	.datab(!\Selector79~1_combout ),
	.datac(!\regs~607_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~609_combout ),
	.dataf(!\regs~608_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~611 .extended_lut = "off";
defparam \regs~611 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \regs~611 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N57
cyclonev_lcell_comb \memin[16]~82 (
// Equation(s):
// \memin[16]~82_combout  = ( \Selector15~2_combout  & ( \regs~611_combout  & ( ((!\memin[16]~81_combout ) # ((\Selector75~0_combout ) # (\memin[0]~0_combout ))) # (\memin[16]~80_combout ) ) ) ) # ( !\Selector15~2_combout  & ( \regs~611_combout  & ( 
// ((!\memin[16]~81_combout ) # (\memin[0]~0_combout )) # (\memin[16]~80_combout ) ) ) ) # ( \Selector15~2_combout  & ( !\regs~611_combout  & ( ((!\memin[16]~81_combout ) # (\Selector75~0_combout )) # (\memin[16]~80_combout ) ) ) ) # ( !\Selector15~2_combout 
//  & ( !\regs~611_combout  & ( (!\memin[16]~81_combout ) # (\memin[16]~80_combout ) ) ) )

	.dataa(!\memin[16]~80_combout ),
	.datab(!\memin[16]~81_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\Selector15~2_combout ),
	.dataf(!\regs~611_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[16]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[16]~82 .extended_lut = "off";
defparam \memin[16]~82 .lut_mask = 64'hDDDDDDFFDFDFDFFF;
defparam \memin[16]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N53
dffeas \B[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[16]~DUPLICATE .is_wysiwyg = "true";
defparam \B[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N30
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !\B[15]~DUPLICATE_q  & ( !\B[16]~DUPLICATE_q  & ( (!\B[13]~DUPLICATE_q  & (!B[12] & (!B[14] & !B[11]))) ) ) )

	.dataa(!\B[13]~DUPLICATE_q ),
	.datab(!B[12]),
	.datac(!B[14]),
	.datad(!B[11]),
	.datae(!\B[15]~DUPLICATE_q ),
	.dataf(!\B[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N0
cyclonev_lcell_comb \ShiftRight0~6_Duplicate_86 (
// Equation(s):
// \ShiftRight0~6_Duplicate_87  = ( \ShiftRight0~2_combout  & ( \ShiftRight0~4_combout  & ( (!\ShiftRight0~0_combout ) # ((!\ShiftRight0~5_combout ) # ((!\ShiftRight0~1_combout ) # (!\ShiftRight0~3_combout ))) ) ) ) # ( !\ShiftRight0~2_combout  & ( 
// \ShiftRight0~4_combout  ) ) # ( \ShiftRight0~2_combout  & ( !\ShiftRight0~4_combout  ) ) # ( !\ShiftRight0~2_combout  & ( !\ShiftRight0~4_combout  ) )

	.dataa(!\ShiftRight0~0_combout ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~1_combout ),
	.datad(!\ShiftRight0~3_combout ),
	.datae(!\ShiftRight0~2_combout ),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_Duplicate_87 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6_Duplicate_86 .extended_lut = "off";
defparam \ShiftRight0~6_Duplicate_86 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \ShiftRight0~6_Duplicate_86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N12
cyclonev_lcell_comb \ShiftRight0~73 (
// Equation(s):
// \ShiftRight0~73_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~19_combout  & ( ((!B[2] & (\ShiftRight0~25_combout )) # (B[2] & ((\ShiftRight0~17_combout )))) # (B[3]) ) ) ) # ( !\ShiftRight0~18_combout  & ( \ShiftRight0~19_combout  & ( (!B[3] & 
// ((!B[2] & (\ShiftRight0~25_combout )) # (B[2] & ((\ShiftRight0~17_combout ))))) # (B[3] & (((B[2])))) ) ) ) # ( \ShiftRight0~18_combout  & ( !\ShiftRight0~19_combout  & ( (!B[3] & ((!B[2] & (\ShiftRight0~25_combout )) # (B[2] & ((\ShiftRight0~17_combout 
// ))))) # (B[3] & (((!B[2])))) ) ) ) # ( !\ShiftRight0~18_combout  & ( !\ShiftRight0~19_combout  & ( (!B[3] & ((!B[2] & (\ShiftRight0~25_combout )) # (B[2] & ((\ShiftRight0~17_combout ))))) ) ) )

	.dataa(!\ShiftRight0~25_combout ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~73 .extended_lut = "off";
defparam \ShiftRight0~73 .lut_mask = 64'h404C707C434F737F;
defparam \ShiftRight0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N24
cyclonev_lcell_comb \ShiftRight0~74 (
// Equation(s):
// \ShiftRight0~74_combout  = ( \ShiftLeft0~33_combout  & ( \ShiftRight0~73_combout  & ( (!\ShiftRight0~6_Duplicate_87  & ((!B[4]) # ((A[30])))) # (\ShiftRight0~6_Duplicate_87  & (((A[31])))) ) ) ) # ( !\ShiftLeft0~33_combout  & ( \ShiftRight0~73_combout  & 
// ( ((!B[4] & !\ShiftRight0~6_Duplicate_87 )) # (A[31]) ) ) ) # ( \ShiftLeft0~33_combout  & ( !\ShiftRight0~73_combout  & ( (!\ShiftRight0~6_Duplicate_87  & (B[4] & ((A[30])))) # (\ShiftRight0~6_Duplicate_87  & (((A[31])))) ) ) ) # ( !\ShiftLeft0~33_combout 
//  & ( !\ShiftRight0~73_combout  & ( (A[31] & ((\ShiftRight0~6_Duplicate_87 ) # (B[4]))) ) ) )

	.dataa(!B[4]),
	.datab(!A[31]),
	.datac(!A[30]),
	.datad(!\ShiftRight0~6_Duplicate_87 ),
	.datae(!\ShiftLeft0~33_combout ),
	.dataf(!\ShiftRight0~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~74 .extended_lut = "off";
defparam \ShiftRight0~74 .lut_mask = 64'h11330533BB33AF33;
defparam \ShiftRight0~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N42
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \ShiftLeft0~35_combout  & ( \ShiftRight0~74_combout  & ( (!ALUfunc[0]) # ((ALUfunc[2] & (!B[4] & !\ShiftRight0~6_Duplicate_87 ))) ) ) ) # ( !\ShiftLeft0~35_combout  & ( \ShiftRight0~74_combout  & ( !ALUfunc[0] ) ) ) # ( 
// \ShiftLeft0~35_combout  & ( !\ShiftRight0~74_combout  & ( (!ALUfunc[2] & (!ALUfunc[0])) # (ALUfunc[2] & (ALUfunc[0] & (!B[4] & !\ShiftRight0~6_Duplicate_87 ))) ) ) ) # ( !\ShiftLeft0~35_combout  & ( !\ShiftRight0~74_combout  & ( (!ALUfunc[2] & 
// !ALUfunc[0]) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[0]),
	.datac(!B[4]),
	.datad(!\ShiftRight0~6_Duplicate_87 ),
	.datae(!\ShiftLeft0~35_combout ),
	.dataf(!\ShiftRight0~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h88889888CCCCDCCC;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N54
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \Selector17~1_combout  & ( \Selector17~2_combout  & ( (!ALUfunc[3] & (((ALUfunc[2])))) # (ALUfunc[3] & (!ALUfunc[1] & ((\Add2~53_sumout ) # (ALUfunc[2])))) ) ) ) # ( !\Selector17~1_combout  & ( \Selector17~2_combout  & ( 
// (ALUfunc[3] & ((!ALUfunc[1] & ((\Add2~53_sumout ) # (ALUfunc[2]))) # (ALUfunc[1] & (!ALUfunc[2])))) ) ) ) # ( \Selector17~1_combout  & ( !\Selector17~2_combout  & ( (!ALUfunc[3] & ALUfunc[2]) ) ) ) # ( !\Selector17~1_combout  & ( !\Selector17~2_combout  & 
// ( (ALUfunc[3] & !ALUfunc[2]) ) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[2]),
	.datad(!\Add2~53_sumout ),
	.datae(!\Selector17~1_combout ),
	.dataf(!\Selector17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h50500A0A14540E4E;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y23_N36
cyclonev_lcell_comb \memin[14]~64_Duplicate (
// Equation(s):
// \memin[14]~64_Duplicate_220  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_220 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate .extended_lut = "off";
defparam \memin[14]~64_Duplicate .lut_mask = 64'hCCDDFFFFCFDFFFFF;
defparam \memin[14]~64_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N12
cyclonev_lcell_comb \memin[5]~36_Duplicate (
// Equation(s):
// \memin[5]~36_Duplicate_269  = ( \memin[0]~0_combout  & ( \Selector26~3_combout  & ( ((\memin[5]~35_combout ) # (\regs~546_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector26~3_combout  & ( (\memin[5]~35_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector26~3_combout  & ( (\memin[5]~35_combout ) # (\regs~546_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector26~3_combout  & ( \memin[5]~35_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\regs~546_combout ),
	.datad(!\memin[5]~35_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_269 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate .extended_lut = "off";
defparam \memin[5]~36_Duplicate .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \memin[5]~36_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N6
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( ALUfunc[0] & ( !A[6] $ (B[6]) ) ) # ( !ALUfunc[0] & ( (!A[6] & !B[6]) ) )

	.dataa(gnd),
	.datab(!A[6]),
	.datac(gnd),
	.datad(!B[6]),
	.datae(gnd),
	.dataf(!ALUfunc[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'hCC00CC00CC33CC33;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N33
cyclonev_lcell_comb \ALUout~4 (
// Equation(s):
// \ALUout~4_combout  = (B[6] & A[6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[6]),
	.datad(!A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~4 .extended_lut = "off";
defparam \ALUout~4 .lut_mask = 64'h000F000F000F000F;
defparam \ALUout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N45
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \Add2~21_sumout  & ( (!\ALUout~4_combout ) # (!ALUfunc[0]) ) ) # ( !\Add2~21_sumout  & ( (!\ALUout~4_combout  & ALUfunc[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ALUout~4_combout ),
	.datad(!ALUfunc[0]),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N3
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( \ShiftLeft0~12_combout  & ( (!B[4] & !\ShiftRight0~6_combout ) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h00000000AA00AA00;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N54
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( B[1] & ( B[0] & ( A[9] ) ) ) # ( !B[1] & ( B[0] & ( A[7] ) ) ) # ( B[1] & ( !B[0] & ( A[8] ) ) ) # ( !B[1] & ( !B[0] & ( A[6] ) ) )

	.dataa(!A[8]),
	.datab(!A[6]),
	.datac(!A[9]),
	.datad(!A[7]),
	.datae(!B[1]),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N30
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \ShiftRight0~17_combout  & ( B[2] & ( (\ShiftRight0~24_combout ) # (B[3]) ) ) ) # ( !\ShiftRight0~17_combout  & ( B[2] & ( (!B[3] & \ShiftRight0~24_combout ) ) ) ) # ( \ShiftRight0~17_combout  & ( !B[2] & ( (!B[3] & 
// (\ShiftRight0~23_combout )) # (B[3] & ((\ShiftRight0~25_combout ))) ) ) ) # ( !\ShiftRight0~17_combout  & ( !B[2] & ( (!B[3] & (\ShiftRight0~23_combout )) # (B[3] & ((\ShiftRight0~25_combout ))) ) ) )

	.dataa(!\ShiftRight0~23_combout ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!\ShiftRight0~24_combout ),
	.datae(!\ShiftRight0~17_combout ),
	.dataf(!B[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h4747474700CC33FF;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N0
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~53_combout  & ( (!\ShiftRight0~6_combout  & ((!B[4]) # ((\ShiftRight0~52_combout )))) # (\ShiftRight0~6_combout  & (((A[31])))) ) ) # ( !\ShiftRight0~53_combout  & ( (!\ShiftRight0~6_combout  & (B[4] & 
// (\ShiftRight0~52_combout ))) # (\ShiftRight0~6_combout  & (((A[31])))) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftRight0~52_combout ),
	.datad(!A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h043704378CBF8CBF;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N18
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \ShiftRight0~54_combout  & ( \Add1~21_sumout  & ( (!ALUfunc[0]) # ((!ALUfunc[3] & ((\ALUout~4_combout ))) # (ALUfunc[3] & (\ShiftLeft0~13_combout ))) ) ) ) # ( !\ShiftRight0~54_combout  & ( \Add1~21_sumout  & ( (!ALUfunc[0] & 
// (!ALUfunc[3])) # (ALUfunc[0] & ((!ALUfunc[3] & ((\ALUout~4_combout ))) # (ALUfunc[3] & (\ShiftLeft0~13_combout )))) ) ) ) # ( \ShiftRight0~54_combout  & ( !\Add1~21_sumout  & ( (!ALUfunc[0] & (ALUfunc[3])) # (ALUfunc[0] & ((!ALUfunc[3] & 
// ((\ALUout~4_combout ))) # (ALUfunc[3] & (\ShiftLeft0~13_combout )))) ) ) ) # ( !\ShiftRight0~54_combout  & ( !\Add1~21_sumout  & ( (ALUfunc[0] & ((!ALUfunc[3] & ((\ALUout~4_combout ))) # (ALUfunc[3] & (\ShiftLeft0~13_combout )))) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[3]),
	.datac(!\ShiftLeft0~13_combout ),
	.datad(!\ALUout~4_combout ),
	.datae(!\ShiftRight0~54_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h0145236789CDABEF;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N24
cyclonev_lcell_comb \Selector25~3 (
// Equation(s):
// \Selector25~3_combout  = ( \Selector25~1_combout  & ( \Selector25~2_combout  & ( (!\Selector25~0_combout  & ((!ALUfunc[3] & (ALUfunc[2])) # (ALUfunc[3] & ((!ALUfunc[1]))))) # (\Selector25~0_combout  & ((!ALUfunc[2] & (ALUfunc[3])) # (ALUfunc[2] & 
// ((!ALUfunc[1]))))) ) ) ) # ( !\Selector25~1_combout  & ( \Selector25~2_combout  & ( (!ALUfunc[2] & (\Selector25~0_combout  & (ALUfunc[3] & ALUfunc[1]))) # (ALUfunc[2] & ((!ALUfunc[1]) # ((!\Selector25~0_combout  & !ALUfunc[3])))) ) ) ) # ( 
// \Selector25~1_combout  & ( !\Selector25~2_combout  & ( (!ALUfunc[3] & (!\Selector25~0_combout  & (ALUfunc[2] & ALUfunc[1]))) # (ALUfunc[3] & (!ALUfunc[2] & ((!ALUfunc[1]) # (\Selector25~0_combout )))) ) ) ) # ( !\Selector25~1_combout  & ( 
// !\Selector25~2_combout  & ( (ALUfunc[1] & ((!\Selector25~0_combout  & (!ALUfunc[3] & ALUfunc[2])) # (\Selector25~0_combout  & (ALUfunc[3] & !ALUfunc[2])))) ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!ALUfunc[3]),
	.datac(!ALUfunc[2]),
	.datad(!ALUfunc[1]),
	.datae(!\Selector25~1_combout ),
	.dataf(!\Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~3 .extended_lut = "off";
defparam \Selector25~3 .lut_mask = 64'h001830180F183F18;
defparam \Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N0
cyclonev_lcell_comb \memin[6]~31_Duplicate_566 (
// Equation(s):
// \memin[6]~31_Duplicate_567  = ( \regs~541_combout  & ( \Selector25~3_combout  & ( ((\memin[6]~30_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~541_combout  & ( \Selector25~3_combout  & ( (\memin[6]~30_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~541_combout  & ( !\Selector25~3_combout  & ( (\memin[6]~30_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~541_combout  & ( !\Selector25~3_combout  & ( \memin[6]~30_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[6]~30_combout ),
	.datae(!\regs~541_combout ),
	.dataf(!\Selector25~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~31_Duplicate_567 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~31_Duplicate_566 .extended_lut = "off";
defparam \memin[6]~31_Duplicate_566 .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \memin[6]~31_Duplicate_566 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y24_N24
cyclonev_lcell_comb \memin[7]~26_Duplicate (
// Equation(s):
// \memin[7]~26_Duplicate_159  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_159 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate .extended_lut = "off";
defparam \memin[7]~26_Duplicate .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \memin[7]~26_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N12
cyclonev_lcell_comb \memin[8]~57_Duplicate (
// Equation(s):
// \memin[8]~57_Duplicate_408  = ( \regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( !\regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( \regs~571_combout  & ( !\memin[8]~56_combout  & ( ((\Selector75~0_combout  & \Selector23~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~571_combout  & ( !\memin[8]~56_combout  & ( (\Selector75~0_combout  & \Selector23~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector23~3_combout ),
	.datae(!\regs~571_combout ),
	.dataf(!\memin[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_408 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate .extended_lut = "off";
defparam \memin[8]~57_Duplicate .lut_mask = 64'h00550F5FFFFFFFFF;
defparam \memin[8]~57_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y24_N30
cyclonev_lcell_comb \memin[9]~52_Duplicate_235 (
// Equation(s):
// \memin[9]~52_Duplicate_236  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_236 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_235 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_235 .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \memin[9]~52_Duplicate_235 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N36
cyclonev_lcell_comb \memin[10]~47_Duplicate_300 (
// Equation(s):
// \memin[10]~47_Duplicate_301  = ( \regs~561_combout  & ( \memin[0]~0_combout  ) ) # ( !\regs~561_combout  & ( \memin[0]~0_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) ) # ( 
// \regs~561_combout  & ( !\memin[0]~0_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) ) # ( !\regs~561_combout  & ( !\memin[0]~0_combout  & ( (!\memin[10]~46_combout ) # 
// (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\Selector21~3_combout ),
	.datac(!\memin[10]~46_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_301 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_300 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_300 .lut_mask = 64'hF1FFF1FFF1FFFFFF;
defparam \memin[10]~47_Duplicate_300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y24_N36
cyclonev_lcell_comb \memin[12]~70_Duplicate_582 (
// Equation(s):
// \memin[12]~70_Duplicate_583  = ( \Selector19~0_combout  & ( \regs~591_combout  & ( ((!\memin[12]~69_combout ) # ((\memin[12]~68_combout ) # (\memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector19~0_combout  & ( \regs~591_combout  & ( 
// (!\memin[12]~69_combout ) # ((\memin[12]~68_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector19~0_combout  & ( !\regs~591_combout  & ( ((!\memin[12]~69_combout ) # (\memin[12]~68_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector19~0_combout 
//  & ( !\regs~591_combout  & ( (!\memin[12]~69_combout ) # (\memin[12]~68_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[12]~69_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[12]~68_combout ),
	.datae(!\Selector19~0_combout ),
	.dataf(!\regs~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_583 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_582 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_582 .lut_mask = 64'hCCFFDDFFCFFFDFFF;
defparam \memin[12]~70_Duplicate_582 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[14]~64_Duplicate_220 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_220 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_583 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_301 ,\memin[9]~52_Duplicate_236 ,\memin[8]~57_Duplicate_408 ,\memin[7]~26_Duplicate_159 ,\memin[6]~31_Duplicate_567 ,
\memin[5]~36_Duplicate_269 ,\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000002020940401433081800FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N54
cyclonev_lcell_comb \memin[14]~64_Duplicate_475 (
// Equation(s):
// \memin[14]~64_Duplicate_476  = ( \Selector17~0_combout  & ( \Selector75~0_combout  ) ) # ( !\Selector17~0_combout  & ( \Selector75~0_combout  & ( (!\memin[14]~63_combout ) # (((\memin[0]~0_combout  & \regs~581_combout )) # (\memin[14]~62_combout )) ) ) ) 
// # ( \Selector17~0_combout  & ( !\Selector75~0_combout  & ( (!\memin[14]~63_combout ) # (((\memin[0]~0_combout  & \regs~581_combout )) # (\memin[14]~62_combout )) ) ) ) # ( !\Selector17~0_combout  & ( !\Selector75~0_combout  & ( (!\memin[14]~63_combout ) # 
// (((\memin[0]~0_combout  & \regs~581_combout )) # (\memin[14]~62_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~581_combout ),
	.datad(!\memin[14]~62_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\Selector75~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_476 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_475 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_475 .lut_mask = 64'hABFFABFFABFFFFFF;
defparam \memin[14]~64_Duplicate_475 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N36
cyclonev_lcell_comb \memin[5]~36_Duplicate_458 (
// Equation(s):
// \memin[5]~36_Duplicate_459  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector26~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_459 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_458 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_458 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[5]~36_Duplicate_458 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_227 (
// Equation(s):
// \memin[7]~26_Duplicate_228  = ( \memin[0]~0_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\regs~536_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\regs~536_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\regs~536_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_228 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_227 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_227 .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \memin[7]~26_Duplicate_227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N12
cyclonev_lcell_comb \memin[8]~57_Duplicate_666 (
// Equation(s):
// \memin[8]~57_Duplicate_667  = ( \memin[8]~56_combout  & ( \regs~571_combout  ) ) # ( !\memin[8]~56_combout  & ( \regs~571_combout  & ( ((\Selector75~0_combout  & \Selector23~3_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[8]~56_combout  & ( 
// !\regs~571_combout  ) ) # ( !\memin[8]~56_combout  & ( !\regs~571_combout  & ( (\Selector75~0_combout  & \Selector23~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector23~3_combout ),
	.datae(!\memin[8]~56_combout ),
	.dataf(!\regs~571_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_667 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_666 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_666 .lut_mask = 64'h0055FFFF0F5FFFFF;
defparam \memin[8]~57_Duplicate_666 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_359 (
// Equation(s):
// \memin[9]~52_Duplicate_360  = ( \memin[9]~51_combout  & ( \regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( \regs~566_combout  & ( ((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[9]~51_combout  & ( 
// !\regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( !\regs~566_combout  & ( (\Selector75~0_combout  & \Selector22~3_Duplicate_5 ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(gnd),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector22~3_Duplicate_5 ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_360 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_359 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_359 .lut_mask = 64'h000FFFFF555FFFFF;
defparam \memin[9]~52_Duplicate_359 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N24
cyclonev_lcell_comb \memin[10]~47_Duplicate_462 (
// Equation(s):
// \memin[10]~47_Duplicate_463  = ( \Selector21~3_combout  & ( \regs~561_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector21~3_combout  & ( \regs~561_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector21~3_combout  & ( !\regs~561_combout  & ( ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector21~3_combout 
//  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_463 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_462 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_462 .lut_mask = 64'hCCFFDDFFCFFFDFFF;
defparam \memin[10]~47_Duplicate_462 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[14]~64_Duplicate_476 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_476 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_463 ,\memin[9]~52_Duplicate_360 ,\memin[8]~57_Duplicate_667 ,\memin[7]~26_Duplicate_228 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_459 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N12
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~0_q  & (!\dmem~15_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & ( (!\dmem~0_q  & (!\dmem~15_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )))) ) )

	.dataa(!\dmem~15_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'hA0ACA0ACA3AFA3AF;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N51
cyclonev_lcell_comb \memin[14]~62 (
// Equation(s):
// \memin[14]~62_combout  = ( \dmem~44_combout  & ( (\memin[10]~13_combout  & ((!dmem_rtl_0_bypass[57]) # ((!\dmem~39_combout  & dmem_rtl_0_bypass[58])))) ) ) # ( !\dmem~44_combout  & ( (!dmem_rtl_0_bypass[57] & (\memin[10]~13_combout  & 
// ((!dmem_rtl_0_bypass[58]) # (\dmem~39_combout )))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!dmem_rtl_0_bypass[58]),
	.datac(!dmem_rtl_0_bypass[57]),
	.datad(!\memin[10]~13_combout ),
	.datae(gnd),
	.dataf(!\dmem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~62 .extended_lut = "off";
defparam \memin[14]~62 .lut_mask = 64'h00D000D000F200F2;
defparam \memin[14]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N54
cyclonev_lcell_comb \memin[14]~64 (
// Equation(s):
// \memin[14]~64_combout  = ( \memin[14]~62_combout  & ( \Selector17~0_combout  ) ) # ( !\memin[14]~62_combout  & ( \Selector17~0_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout ))) # (\Selector75~0_combout ) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\Selector17~0_combout  ) ) # ( !\memin[14]~62_combout  & ( !\Selector17~0_combout  & ( (!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout )) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[14]~63_combout ),
	.datad(!\regs~581_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64 .extended_lut = "off";
defparam \memin[14]~64 .lut_mask = 64'hF0F5FFFFF3F7FFFF;
defparam \memin[14]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N20
dffeas \MAR[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[14] .is_wysiwyg = "true";
defparam \MAR[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N42
cyclonev_lcell_comb \memin[7]~26_Duplicate_255 (
// Equation(s):
// \memin[7]~26_Duplicate_256  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector24~3_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_256 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_255 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_255 .lut_mask = 64'h00550F5FFFFFFFFF;
defparam \memin[7]~26_Duplicate_255 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N48
cyclonev_lcell_comb \memin[9]~52_Duplicate_212 (
// Equation(s):
// \memin[9]~52_Duplicate_213  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_213 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_212 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_212 .lut_mask = 64'h00FF0FFF55FF5FFF;
defparam \memin[9]~52_Duplicate_212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N48
cyclonev_lcell_comb \memin[10]~47_Duplicate_280 (
// Equation(s):
// \memin[10]~47_Duplicate_281  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_281 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_280 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_280 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[10]~47_Duplicate_280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y19_N54
cyclonev_lcell_comb \memin[12]~70_Duplicate_528 (
// Equation(s):
// \memin[12]~70_Duplicate_529  = ( \memin[12]~68_combout  & ( \Selector19~0_combout  ) ) # ( !\memin[12]~68_combout  & ( \Selector19~0_combout  & ( ((!\memin[12]~69_combout ) # ((\memin[0]~0_combout  & \regs~591_combout ))) # (\Selector75~0_combout ) ) ) ) 
// # ( \memin[12]~68_combout  & ( !\Selector19~0_combout  ) ) # ( !\memin[12]~68_combout  & ( !\Selector19~0_combout  & ( (!\memin[12]~69_combout ) # ((\memin[0]~0_combout  & \regs~591_combout )) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[12]~69_combout ),
	.datad(!\regs~591_combout ),
	.datae(!\memin[12]~68_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_529 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_528 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_528 .lut_mask = 64'hF0F5FFFFF3F7FFFF;
defparam \memin[12]~70_Duplicate_528 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y19_N36
cyclonev_lcell_comb \memin[14]~64_Duplicate_388 (
// Equation(s):
// \memin[14]~64_Duplicate_389  = ( \Selector17~0_combout  & ( \memin[14]~62_combout  ) ) # ( !\Selector17~0_combout  & ( \memin[14]~62_combout  ) ) # ( \Selector17~0_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # (((\regs~581_combout  
// & \memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # ((\regs~581_combout  & \memin[0]~0_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~581_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\memin[14]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_389 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_388 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_388 .lut_mask = 64'hAAAFBBBFFFFFFFFF;
defparam \memin[14]~64_Duplicate_388 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[13]~67_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_389 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_529 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_281 ,\memin[9]~52_Duplicate_213 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_256 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N24
cyclonev_lcell_comb \memin[2]~10_Duplicate_336 (
// Equation(s):
// \memin[2]~10_Duplicate_337  = ( \regs~521_combout  & ( (((\Selector29~3_combout  & \Selector75~0_combout )) # (\memin[0]~0_combout )) # (\memin[2]~9_combout ) ) ) # ( !\regs~521_combout  & ( ((\Selector29~3_combout  & \Selector75~0_combout )) # 
// (\memin[2]~9_combout ) ) )

	.dataa(!\memin[2]~9_combout ),
	.datab(!\Selector29~3_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(gnd),
	.dataf(!\regs~521_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_337 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_336 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_336 .lut_mask = 64'h557755775F7F5F7F;
defparam \memin[2]~10_Duplicate_336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N18
cyclonev_lcell_comb \memin[6]~31_Duplicate_602 (
// Equation(s):
// \memin[6]~31_Duplicate_603  = ( \regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( !\regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( \regs~541_combout  & ( !\memin[6]~30_combout  & ( ((\Selector75~0_combout  & \Selector25~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~541_combout  & ( !\memin[6]~30_combout  & ( (\Selector75~0_combout  & \Selector25~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector25~3_combout ),
	.datae(!\regs~541_combout ),
	.dataf(!\memin[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~31_Duplicate_603 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~31_Duplicate_602 .extended_lut = "off";
defparam \memin[6]~31_Duplicate_602 .lut_mask = 64'h00330F3FFFFFFFFF;
defparam \memin[6]~31_Duplicate_602 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_257 (
// Equation(s):
// \memin[7]~26_Duplicate_258  = ( \Selector24~3_combout  & ( \regs~536_combout  & ( ((\memin[7]~25_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( \regs~536_combout  & ( (\memin[7]~25_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector24~3_combout  & ( !\regs~536_combout  & ( (\memin[7]~25_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\Selector24~3_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_258 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_257 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_257 .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \memin[7]~26_Duplicate_257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_282 (
// Equation(s):
// \memin[9]~52_Duplicate_283  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout ) # (\Selector75~0_combout )) # (\memin[9]~51_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\Selector75~0_combout ) # 
// (\memin[9]~51_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout ) # (\memin[9]~51_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\memin[9]~51_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_283 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_282 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_282 .lut_mask = 64'h55555F5F77777F7F;
defparam \memin[9]~52_Duplicate_282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N6
cyclonev_lcell_comb \memin[10]~47_Duplicate_386 (
// Equation(s):
// \memin[10]~47_Duplicate_387  = ( \Selector21~3_combout  & ( \regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\memin[10]~45_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( !\Selector21~3_combout  & ( \regs~561_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector21~3_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\Selector75~0_combout )) ) ) ) # ( !\Selector21~3_combout 
//  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_387 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_386 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_386 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \memin[10]~47_Duplicate_386 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N0
cyclonev_lcell_comb \memin[14]~64_Duplicate_568 (
// Equation(s):
// \memin[14]~64_Duplicate_569  = ( \regs~581_combout  & ( \Selector17~0_combout  & ( (((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~581_combout  & ( \Selector17~0_combout  & ( 
// ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~581_combout  & ( !\Selector17~0_combout  & ( ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~581_combout  & 
// ( !\Selector17~0_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[14]~63_combout ),
	.datad(!\memin[14]~62_combout ),
	.datae(!\regs~581_combout ),
	.dataf(!\Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_569 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_568 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_568 .lut_mask = 64'hF0FFF3FFF5FFF7FF;
defparam \memin[14]~64_Duplicate_568 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[13]~67_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_569 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_387 ,\memin[9]~52_Duplicate_283 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_258 ,\memin[6]~31_Duplicate_603 ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_337 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024249C17055BB2918140000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N18
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem~14_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q  & (\dmem~14_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q  & (\dmem~14_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q  & \dmem~14_q ) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~14_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'h2222272772727777;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \memin[13]~65 (
// Equation(s):
// \memin[13]~65_combout  = ( \dmem~45_combout  & ( (\memin[10]~13_combout  & (((!\dmem~39_combout  & dmem_rtl_0_bypass[56])) # (dmem_rtl_0_bypass[55]))) ) ) # ( !\dmem~45_combout  & ( (dmem_rtl_0_bypass[55] & (\memin[10]~13_combout  & 
// ((!dmem_rtl_0_bypass[56]) # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[55]),
	.datab(!\memin[10]~13_combout ),
	.datac(!\dmem~39_combout ),
	.datad(!dmem_rtl_0_bypass[56]),
	.datae(gnd),
	.dataf(!\dmem~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~65 .extended_lut = "off";
defparam \memin[13]~65 .lut_mask = 64'h1101110111311131;
defparam \memin[13]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N38
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N42
cyclonev_lcell_comb \memin[13]~66 (
// Equation(s):
// \memin[13]~66_combout  = ( \DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[19] & (IR[21] & ((!PC[13]) # (!\DrPC~0_combout )))) ) ) ) # ( !\DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[19] & ((!PC[13]) # (!\DrPC~0_combout ))) ) ) ) # ( 
// \DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (IR[21] & ((!PC[13]) # (!\DrPC~0_combout ))) ) ) ) # ( !\DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (!PC[13]) # (!\DrPC~0_combout ) ) ) )

	.dataa(!PC[13]),
	.datab(!\DrPC~0_combout ),
	.datac(!IR[19]),
	.datad(!IR[21]),
	.datae(!\DrOff~0_combout ),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~66 .extended_lut = "off";
defparam \memin[13]~66 .lut_mask = 64'hEEEE00EE0E0E000E;
defparam \memin[13]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \ShiftRight0~76 (
// Equation(s):
// \ShiftRight0~76_combout  = ( A[31] & ( \ShiftLeft0~0_combout  & ( ((!\B[0]~DUPLICATE_q  & (A[29])) # (\B[0]~DUPLICATE_q  & ((A[30])))) # (B[1]) ) ) ) # ( !A[31] & ( \ShiftLeft0~0_combout  & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (A[29])) # (\B[0]~DUPLICATE_q  
// & ((A[30]))))) ) ) ) # ( A[31] & ( !\ShiftLeft0~0_combout  ) )

	.dataa(!B[1]),
	.datab(!A[29]),
	.datac(!A[30]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!A[31]),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~76 .extended_lut = "off";
defparam \ShiftRight0~76 .lut_mask = 64'h0000FFFF220A775F;
defparam \ShiftRight0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N57
cyclonev_lcell_comb \ShiftRight0~75 (
// Equation(s):
// \ShiftRight0~75_combout  = ( \ShiftRight0~28_combout  & ( \ShiftRight0~29_combout  & ( (!\B[2]~DUPLICATE_q  & (((\ShiftRight0~36_combout )) # (B[3]))) # (\B[2]~DUPLICATE_q  & ((!B[3]) # ((\ShiftRight0~30_combout )))) ) ) ) # ( !\ShiftRight0~28_combout  & 
// ( \ShiftRight0~29_combout  & ( (!\B[2]~DUPLICATE_q  & (((\ShiftRight0~36_combout )) # (B[3]))) # (\B[2]~DUPLICATE_q  & (B[3] & ((\ShiftRight0~30_combout )))) ) ) ) # ( \ShiftRight0~28_combout  & ( !\ShiftRight0~29_combout  & ( (!\B[2]~DUPLICATE_q  & 
// (!B[3] & (\ShiftRight0~36_combout ))) # (\B[2]~DUPLICATE_q  & ((!B[3]) # ((\ShiftRight0~30_combout )))) ) ) ) # ( !\ShiftRight0~28_combout  & ( !\ShiftRight0~29_combout  & ( (!\B[2]~DUPLICATE_q  & (!B[3] & (\ShiftRight0~36_combout ))) # (\B[2]~DUPLICATE_q 
//  & (B[3] & ((\ShiftRight0~30_combout )))) ) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~36_combout ),
	.datad(!\ShiftRight0~30_combout ),
	.datae(!\ShiftRight0~28_combout ),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~75 .extended_lut = "off";
defparam \ShiftRight0~75 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ShiftRight0~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N30
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( \ShiftLeft0~25_combout  & ( \ShiftLeft0~14_combout  & ( (!B[3] & (((\ShiftLeft0~36_combout ) # (B[2])))) # (B[3] & (((!B[2])) # (\ShiftLeft0~5_combout ))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( \ShiftLeft0~14_combout  & ( 
// (!B[3] & (((!B[2] & \ShiftLeft0~36_combout )))) # (B[3] & (((!B[2])) # (\ShiftLeft0~5_combout ))) ) ) ) # ( \ShiftLeft0~25_combout  & ( !\ShiftLeft0~14_combout  & ( (!B[3] & (((\ShiftLeft0~36_combout ) # (B[2])))) # (B[3] & (\ShiftLeft0~5_combout  & 
// (B[2]))) ) ) ) # ( !\ShiftLeft0~25_combout  & ( !\ShiftLeft0~14_combout  & ( (!B[3] & (((!B[2] & \ShiftLeft0~36_combout )))) # (B[3] & (\ShiftLeft0~5_combout  & (B[2]))) ) ) )

	.dataa(!\ShiftLeft0~5_combout ),
	.datab(!B[3]),
	.datac(!B[2]),
	.datad(!\ShiftLeft0~36_combout ),
	.datae(!\ShiftLeft0~25_combout ),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N48
cyclonev_lcell_comb \Selector18~5 (
// Equation(s):
// \Selector18~5_combout  = ( !B[4] & ( (!\ShiftRight0~6_combout  & ((!ALUfunc[0] & (((\ShiftRight0~75_combout )))) # (ALUfunc[0] & (\ShiftLeft0~37_combout )))) # (\ShiftRight0~6_combout  & (!ALUfunc[0] & (((A[31]))))) ) ) # ( B[4] & ( (!ALUfunc[0] & 
// ((!\ShiftRight0~6_combout  & (\ShiftRight0~76_combout )) # (\ShiftRight0~6_combout  & (((A[31])))))) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(!ALUfunc[0]),
	.datac(!\ShiftRight0~76_combout ),
	.datad(!A[31]),
	.datae(!B[4]),
	.dataf(!\ShiftRight0~75_combout ),
	.datag(!\ShiftLeft0~37_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~5 .extended_lut = "on";
defparam \Selector18~5 .lut_mask = 64'h0246084C8ACE084C;
defparam \Selector18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N15
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \Add1~57_sumout  & ( (!A[13] & ((!ALUfunc[1] & (!ALUfunc[0])) # (ALUfunc[1] & ((\B[13]~DUPLICATE_q ))))) # (A[13] & ((!ALUfunc[0]) # (!ALUfunc[1] $ (!\B[13]~DUPLICATE_q )))) ) ) # ( !\Add1~57_sumout  & ( (!A[13] & (((ALUfunc[1] 
// & \B[13]~DUPLICATE_q )))) # (A[13] & (!ALUfunc[1] $ (((!ALUfunc[0]) # (!\B[13]~DUPLICATE_q ))))) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[1]),
	.datac(!A[13]),
	.datad(!\B[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h033603368BBE8BBE;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N18
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[0] & ((!ALUfunc[1] & (\Add2~57_sumout )) # (ALUfunc[1] & ((!\Selector18~0_combout ))))) # (ALUfunc[0] & (((!\Selector18~0_combout )))))) ) ) # ( ALUfunc[2] & ( (!ALUfunc[3] & 
// ((((\Selector18~0_combout ))))) # (ALUfunc[3] & (((\Selector18~5_combout  & (!ALUfunc[1]))))) ) )

	.dataa(!ALUfunc[3]),
	.datab(!\Add2~57_sumout ),
	.datac(!\Selector18~5_combout ),
	.datad(!ALUfunc[1]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector18~0_combout ),
	.datag(!ALUfunc[0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "on";
defparam \Selector18~1 .lut_mask = 64'h155505001000AFAA;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \regs~141 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~141 .is_wysiwyg = "true";
defparam \regs~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N36
cyclonev_lcell_comb \regs~269feeder (
// Equation(s):
// \regs~269feeder_combout  = ( \memin[13]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~269feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~269feeder .extended_lut = "off";
defparam \regs~269feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~269feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N37
dffeas \regs~269 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~269feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~269 .is_wysiwyg = "true";
defparam \regs~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N4
dffeas \regs~397 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~397 .is_wysiwyg = "true";
defparam \regs~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N14
dffeas \regs~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~13 .is_wysiwyg = "true";
defparam \regs~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \regs~582 (
// Equation(s):
// \regs~582_combout  = ( \Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~397_q  ) ) ) # ( !\Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~269_q  ) ) ) # ( \Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~141_q  ) ) ) # ( 
// !\Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~13_q  ) ) )

	.dataa(!\regs~141_q ),
	.datab(!\regs~269_q ),
	.datac(!\regs~397_q ),
	.datad(!\regs~13_q ),
	.datae(!\Selector79~1_combout ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~582 .extended_lut = "off";
defparam \regs~582 .lut_mask = 64'h00FF555533330F0F;
defparam \regs~582 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N4
dffeas \regs~461 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~461 .is_wysiwyg = "true";
defparam \regs~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N47
dffeas \regs~205 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~205 .is_wysiwyg = "true";
defparam \regs~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N58
dffeas \regs~77 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~77 .is_wysiwyg = "true";
defparam \regs~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N40
dffeas \regs~333 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~333 .is_wysiwyg = "true";
defparam \regs~333 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \regs~584 (
// Equation(s):
// \regs~584_combout  = ( \Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~461_q  ) ) ) # ( !\Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~333_q  ) ) ) # ( \Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~205_q  ) ) ) # ( 
// !\Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~77_q  ) ) )

	.dataa(!\regs~461_q ),
	.datab(!\regs~205_q ),
	.datac(!\regs~77_q ),
	.datad(!\regs~333_q ),
	.datae(!\Selector79~1_combout ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~584 .extended_lut = "off";
defparam \regs~584 .lut_mask = 64'h0F0F333300FF5555;
defparam \regs~584 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N38
dffeas \regs~301 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~301 .is_wysiwyg = "true";
defparam \regs~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N47
dffeas \regs~45 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~45 .is_wysiwyg = "true";
defparam \regs~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N14
dffeas \regs~429 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~429 .is_wysiwyg = "true";
defparam \regs~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N50
dffeas \regs~173 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~173 .is_wysiwyg = "true";
defparam \regs~173 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N48
cyclonev_lcell_comb \regs~583 (
// Equation(s):
// \regs~583_combout  = ( \regs~173_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~429_q ) ) ) ) # ( !\regs~173_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout  & \regs~429_q ) ) ) ) # ( \regs~173_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~45_q ))) # (\Selector78~1_combout  & (\regs~301_q )) ) ) ) # ( !\regs~173_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~45_q ))) # (\Selector78~1_combout  & (\regs~301_q )) ) ) )

	.dataa(!\regs~301_q ),
	.datab(!\regs~45_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~429_q ),
	.datae(!\regs~173_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~583 .extended_lut = "off";
defparam \regs~583 .lut_mask = 64'h35353535000FF0FF;
defparam \regs~583 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N35
dffeas \regs~237 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~237 .is_wysiwyg = "true";
defparam \regs~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \regs~365 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~365 .is_wysiwyg = "true";
defparam \regs~365 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N42
cyclonev_lcell_comb \regs~109feeder (
// Equation(s):
// \regs~109feeder_combout  = ( \memin[13]~67_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[13]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~109feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~109feeder .extended_lut = "off";
defparam \regs~109feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~109feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N44
dffeas \regs~109 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~109 .is_wysiwyg = "true";
defparam \regs~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N26
dffeas \regs~493 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~493 .is_wysiwyg = "true";
defparam \regs~493 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \regs~585 (
// Equation(s):
// \regs~585_combout  = ( \regs~493_q  & ( \Selector78~1_combout  & ( (\regs~365_q ) # (\Selector79~1_combout ) ) ) ) # ( !\regs~493_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & \regs~365_q ) ) ) ) # ( \regs~493_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & ((\regs~109_q ))) # (\Selector79~1_combout  & (\regs~237_q )) ) ) ) # ( !\regs~493_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & ((\regs~109_q ))) # (\Selector79~1_combout  & (\regs~237_q )) ) ) )

	.dataa(!\regs~237_q ),
	.datab(!\Selector79~1_combout ),
	.datac(!\regs~365_q ),
	.datad(!\regs~109_q ),
	.datae(!\regs~493_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~585 .extended_lut = "off";
defparam \regs~585 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \regs~585 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \regs~586 (
// Equation(s):
// \regs~586_combout  = ( \regs~583_combout  & ( \regs~585_combout  & ( ((!\Selector80~1_combout  & (\regs~582_combout )) # (\Selector80~1_combout  & ((\regs~584_combout )))) # (\Selector81~1_combout ) ) ) ) # ( !\regs~583_combout  & ( \regs~585_combout  & ( 
// (!\Selector80~1_combout  & (!\Selector81~1_combout  & (\regs~582_combout ))) # (\Selector80~1_combout  & (((\regs~584_combout )) # (\Selector81~1_combout ))) ) ) ) # ( \regs~583_combout  & ( !\regs~585_combout  & ( (!\Selector80~1_combout  & 
// (((\regs~582_combout )) # (\Selector81~1_combout ))) # (\Selector80~1_combout  & (!\Selector81~1_combout  & ((\regs~584_combout )))) ) ) ) # ( !\regs~583_combout  & ( !\regs~585_combout  & ( (!\Selector81~1_combout  & ((!\Selector80~1_combout  & 
// (\regs~582_combout )) # (\Selector80~1_combout  & ((\regs~584_combout ))))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~582_combout ),
	.datad(!\regs~584_combout ),
	.datae(!\regs~583_combout ),
	.dataf(!\regs~585_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~586 .extended_lut = "off";
defparam \regs~586 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regs~586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N21
cyclonev_lcell_comb \memin[13]~67 (
// Equation(s):
// \memin[13]~67_combout  = ( \Selector18~1_combout  & ( \regs~586_combout  & ( ((!\memin[13]~66_combout ) # ((\Selector75~0_combout ) # (\memin[0]~0_combout ))) # (\memin[13]~65_combout ) ) ) ) # ( !\Selector18~1_combout  & ( \regs~586_combout  & ( 
// ((!\memin[13]~66_combout ) # (\memin[0]~0_combout )) # (\memin[13]~65_combout ) ) ) ) # ( \Selector18~1_combout  & ( !\regs~586_combout  & ( ((!\memin[13]~66_combout ) # (\Selector75~0_combout )) # (\memin[13]~65_combout ) ) ) ) # ( !\Selector18~1_combout 
//  & ( !\regs~586_combout  & ( (!\memin[13]~66_combout ) # (\memin[13]~65_combout ) ) ) )

	.dataa(!\memin[13]~65_combout ),
	.datab(!\memin[13]~66_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\Selector18~1_combout ),
	.dataf(!\regs~586_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[13]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[13]~67 .extended_lut = "off";
defparam \memin[13]~67 .lut_mask = 64'hDDDDDDFFDFDFDFFF;
defparam \memin[13]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N32
dffeas \MAR[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[13] .is_wysiwyg = "true";
defparam \MAR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N18
cyclonev_lcell_comb \memin[5]~36_Duplicate_572 (
// Equation(s):
// \memin[5]~36_Duplicate_573  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector26~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_573 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_572 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_572 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[5]~36_Duplicate_572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N42
cyclonev_lcell_comb \memin[6]~31_Duplicate_604 (
// Equation(s):
// \memin[6]~31_Duplicate_605  = ( \regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( !\regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( \regs~541_combout  & ( !\memin[6]~30_combout  & ( ((\Selector75~0_combout  & \Selector25~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~541_combout  & ( !\memin[6]~30_combout  & ( (\Selector75~0_combout  & \Selector25~3_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(gnd),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector25~3_combout ),
	.datae(!\regs~541_combout ),
	.dataf(!\memin[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~31_Duplicate_605 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~31_Duplicate_604 .extended_lut = "off";
defparam \memin[6]~31_Duplicate_604 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[6]~31_Duplicate_604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y20_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_259 (
// Equation(s):
// \memin[7]~26_Duplicate_260  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\Selector75~0_combout ) # (\memin[7]~25_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\Selector75~0_combout ) # 
// (\memin[7]~25_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[7]~25_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_260 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_259 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_259 .lut_mask = 64'h0F0F3F3F0FFF3FFF;
defparam \memin[7]~26_Duplicate_259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_714 (
// Equation(s):
// \memin[10]~47_Duplicate_715  = ( \memin[10]~45_combout  & ( \memin[0]~0_combout  ) ) # ( !\memin[10]~45_combout  & ( \memin[0]~0_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & \Selector21~3_combout )) # (\regs~561_combout )) ) ) ) # 
// ( \memin[10]~45_combout  & ( !\memin[0]~0_combout  ) ) # ( !\memin[10]~45_combout  & ( !\memin[0]~0_combout  & ( (!\memin[10]~46_combout ) # ((\Selector75~0_combout  & \Selector21~3_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\regs~561_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector21~3_combout ),
	.datae(!\memin[10]~45_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_715 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_714 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_714 .lut_mask = 64'hAAAFFFFFBBBFFFFF;
defparam \memin[10]~47_Duplicate_714 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N57
cyclonev_lcell_comb \memin[14]~64_Duplicate_570 (
// Equation(s):
// \memin[14]~64_Duplicate_571  = ( \Selector17~0_combout  & ( \Selector75~0_combout  ) ) # ( !\Selector17~0_combout  & ( \Selector75~0_combout  & ( (!\memin[14]~63_combout ) # (((\memin[0]~0_combout  & \regs~581_combout )) # (\memin[14]~62_combout )) ) ) ) 
// # ( \Selector17~0_combout  & ( !\Selector75~0_combout  & ( (!\memin[14]~63_combout ) # (((\memin[0]~0_combout  & \regs~581_combout )) # (\memin[14]~62_combout )) ) ) ) # ( !\Selector17~0_combout  & ( !\Selector75~0_combout  & ( (!\memin[14]~63_combout ) # 
// (((\memin[0]~0_combout  & \regs~581_combout )) # (\memin[14]~62_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[14]~62_combout ),
	.datad(!\regs~581_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\Selector75~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_571 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_570 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_570 .lut_mask = 64'hAFBFAFBFAFBFFFFF;
defparam \memin[14]~64_Duplicate_570 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[12]~70_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_571 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_715 ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_260 ,\memin[6]~31_Duplicate_605 ,\memin[5]~36_Duplicate_573 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N12
cyclonev_lcell_comb \memin[5]~36_Duplicate_708 (
// Equation(s):
// \memin[5]~36_Duplicate_709  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector26~3_combout ),
	.datad(gnd),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_709 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_708 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_708 .lut_mask = 64'h03035757FFFFFFFF;
defparam \memin[5]~36_Duplicate_708 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N36
cyclonev_lcell_comb \memin[7]~26_Duplicate_349 (
// Equation(s):
// \memin[7]~26_Duplicate_350  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_350 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_349 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_349 .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \memin[7]~26_Duplicate_349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N30
cyclonev_lcell_comb \memin[9]~52_Duplicate_716 (
// Equation(s):
// \memin[9]~52_Duplicate_717  = ( \Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) # ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) # ( \Selector22~3_Duplicate_5  & ( !\memin[9]~51_combout  & ( ((\memin[0]~0_combout  & \regs~566_combout 
// )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\memin[9]~51_combout  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\memin[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_717 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_716 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_716 .lut_mask = 64'h000F333FFFFFFFFF;
defparam \memin[9]~52_Duplicate_716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y28_N12
cyclonev_lcell_comb \memin[14]~64_Duplicate_657 (
// Equation(s):
// \memin[14]~64_Duplicate_658  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\memin[14]~62_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// (!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[14]~62_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_658 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_657 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_657 .lut_mask = 64'hAAFFBBFFAFFFBFFF;
defparam \memin[14]~64_Duplicate_657 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y28_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[12]~70_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_658 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_Duplicate_717 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_350 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_709 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE280000022209000004120C0802FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N30
cyclonev_lcell_comb \dmem~46 (
// Equation(s):
// \dmem~46_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~13_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q  & (!\dmem~13_q )) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q  & (!\dmem~13_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q  & !\dmem~13_q ) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~13_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~46 .extended_lut = "off";
defparam \dmem~46 .lut_mask = 64'h88888D8DD8D8DDDD;
defparam \dmem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N54
cyclonev_lcell_comb \memin[12]~68 (
// Equation(s):
// \memin[12]~68_combout  = ( \memin[10]~13_combout  & ( \dmem~46_combout  & ( (!dmem_rtl_0_bypass[53]) # ((dmem_rtl_0_bypass[54] & !\dmem~39_combout )) ) ) ) # ( \memin[10]~13_combout  & ( !\dmem~46_combout  & ( (!dmem_rtl_0_bypass[53] & 
// ((!dmem_rtl_0_bypass[54]) # (\dmem~39_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[54]),
	.datab(!dmem_rtl_0_bypass[53]),
	.datac(gnd),
	.datad(!\dmem~39_combout ),
	.datae(!\memin[10]~13_combout ),
	.dataf(!\dmem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~68 .extended_lut = "off";
defparam \memin[12]~68 .lut_mask = 64'h000088CC0000DDCC;
defparam \memin[12]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N39
cyclonev_lcell_comb \memin[12]~70 (
// Equation(s):
// \memin[12]~70_combout  = ( \regs~591_combout  & ( \Selector19~0_combout  & ( (((!\memin[12]~69_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout )) # (\memin[12]~68_combout ) ) ) ) # ( !\regs~591_combout  & ( \Selector19~0_combout  & ( 
// ((!\memin[12]~69_combout ) # (\Selector75~0_combout )) # (\memin[12]~68_combout ) ) ) ) # ( \regs~591_combout  & ( !\Selector19~0_combout  & ( ((!\memin[12]~69_combout ) # (\memin[0]~0_combout )) # (\memin[12]~68_combout ) ) ) ) # ( !\regs~591_combout  & 
// ( !\Selector19~0_combout  & ( (!\memin[12]~69_combout ) # (\memin[12]~68_combout ) ) ) )

	.dataa(!\memin[12]~68_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[12]~69_combout ),
	.datae(!\regs~591_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70 .extended_lut = "off";
defparam \memin[12]~70 .lut_mask = 64'hFF55FF77FF5FFF7F;
defparam \memin[12]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N32
dffeas \MAR[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[12] .is_wysiwyg = "true";
defparam \MAR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N48
cyclonev_lcell_comb \memin[7]~26_Duplicate_710 (
// Equation(s):
// \memin[7]~26_Duplicate_711  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector24~3_combout  & \Selector75~0_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector24~3_combout  & \Selector75~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector24~3_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_711 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_710 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_710 .lut_mask = 64'h000F333FFFFFFFFF;
defparam \memin[7]~26_Duplicate_710 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[9]~52_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_711 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N24
cyclonev_lcell_comb \memin[7]~26_Duplicate_676 (
// Equation(s):
// \memin[7]~26_Duplicate_677  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector24~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_677 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_676 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_676 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[7]~26_Duplicate_676 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[9]~52_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_677 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20949143200A025394B3C212A0FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \memin[9]~48 (
// Equation(s):
// \memin[9]~48_combout  = ( \dmem~0_q  & ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ) ) ) ) # ( !\dmem~0_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\dmem~10_q  ) ) ) # ( \dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ) ) ) ) # ( !\dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\dmem~10_q  ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~10_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datae(!\dmem~0_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~48 .extended_lut = "off";
defparam \memin[9]~48 .lut_mask = 64'hF0F00055F0F0AAFF;
defparam \memin[9]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N9
cyclonev_lcell_comb \memin[9]~49 (
// Equation(s):
// \memin[9]~49_combout  = ( \memin[9]~48_combout  & ( (!dmem_rtl_0_bypass[47]) # ((dmem_rtl_0_bypass[48] & !\dmem~39_combout )) ) ) # ( !\memin[9]~48_combout  & ( (!dmem_rtl_0_bypass[47] & ((!dmem_rtl_0_bypass[48]) # (\dmem~39_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[48]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[47]),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\memin[9]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~49 .extended_lut = "off";
defparam \memin[9]~49 .lut_mask = 64'hA0F0A0F0F5F0F5F0;
defparam \memin[9]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N24
cyclonev_lcell_comb \memin[9]~51 (
// Equation(s):
// \memin[9]~51_combout  = ( \memin[9]~49_combout  & ( (!\memin[9]~50_combout ) # ((\Decoder9~0_combout  & ((iomem[9]) # (\WideNor0~combout )))) ) ) # ( !\memin[9]~49_combout  & ( (!\memin[9]~50_combout ) # ((!\WideNor0~combout  & (iomem[9] & 
// \Decoder9~0_combout ))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!iomem[9]),
	.datac(!\memin[9]~50_combout ),
	.datad(!\Decoder9~0_combout ),
	.datae(gnd),
	.dataf(!\memin[9]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~51 .extended_lut = "off";
defparam \memin[9]~51 .lut_mask = 64'hF0F2F0F2F0F7F0F7;
defparam \memin[9]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N12
cyclonev_lcell_comb \memin[9]~52 (
// Equation(s):
// \memin[9]~52_combout  = ( \memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  & ( ((\regs~566_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[9]~51_combout  & ( 
// !\Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( !\Selector22~3_Duplicate_5  & ( (\regs~566_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~566_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52 .extended_lut = "off";
defparam \memin[9]~52 .lut_mask = 64'h000FFFFF333FFFFF;
defparam \memin[9]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \MAR[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[9]~52_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[9] .is_wysiwyg = "true";
defparam \MAR[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N27
cyclonev_lcell_comb \memin[2]~10_Duplicate_495 (
// Equation(s):
// \memin[2]~10_Duplicate_496  = ( \memin[2]~9_combout  & ( \Selector29~3_combout  ) ) # ( !\memin[2]~9_combout  & ( \Selector29~3_combout  & ( ((\regs~521_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[2]~9_combout  & ( 
// !\Selector29~3_combout  ) ) # ( !\memin[2]~9_combout  & ( !\Selector29~3_combout  & ( (\regs~521_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\regs~521_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\memin[2]~9_combout ),
	.dataf(!\Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_496 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_495 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_495 .lut_mask = 64'h0303FFFF5757FFFF;
defparam \memin[2]~10_Duplicate_495 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N6
cyclonev_lcell_comb \memin[7]~26_Duplicate_394 (
// Equation(s):
// \memin[7]~26_Duplicate_395  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[0]~0_combout ) # (\Selector75~0_combout )) # (\memin[7]~25_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\Selector75~0_combout ) # 
// (\memin[7]~25_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[0]~0_combout ) # (\memin[7]~25_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\memin[7]~25_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_395 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_394 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_394 .lut_mask = 64'h55555F5F77777F7F;
defparam \memin[7]~26_Duplicate_394 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_552 (
// Equation(s):
// \memin[9]~52_Duplicate_553  = ( \memin[9]~51_combout  & ( \regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( \regs~566_combout  & ( ((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[9]~51_combout  & ( 
// !\regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( !\regs~566_combout  & ( (\Selector75~0_combout  & \Selector22~3_Duplicate_5 ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector22~3_Duplicate_5 ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_553 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_552 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_552 .lut_mask = 64'h000FFFFF333FFFFF;
defparam \memin[9]~52_Duplicate_552 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N54
cyclonev_lcell_comb \memin[10]~47_Duplicate_694 (
// Equation(s):
// \memin[10]~47_Duplicate_695  = ( \memin[10]~45_combout  & ( \Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\regs~561_combout  & \memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) ) 
// # ( \memin[10]~45_combout  & ( !\Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\regs~561_combout  & \memin[0]~0_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\regs~561_combout ),
	.datac(!\memin[10]~46_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[10]~45_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_695 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_694 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_694 .lut_mask = 64'hF0F3FFFFF5F7FFFF;
defparam \memin[10]~47_Duplicate_694 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N18
cyclonev_lcell_comb \memin[14]~64_Duplicate_680 (
// Equation(s):
// \memin[14]~64_Duplicate_681  = ( \regs~581_combout  & ( \Selector17~0_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[0]~0_combout ) # (\memin[14]~62_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~581_combout  & ( \Selector17~0_combout  & ( 
// ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~581_combout  & ( !\Selector17~0_combout  & ( (!\memin[14]~63_combout ) # ((\memin[0]~0_combout ) # (\memin[14]~62_combout )) ) ) ) # ( !\regs~581_combout  & 
// ( !\Selector17~0_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[14]~62_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~581_combout ),
	.dataf(!\Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_681 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_680 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_680 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[14]~64_Duplicate_680 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[25]~100_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_681 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_695 ,\memin[9]~52_Duplicate_553 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_395 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_496 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X37_Y21_N32
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y20_N30
cyclonev_lcell_comb \memin[5]~36_Duplicate_574 (
// Equation(s):
// \memin[5]~36_Duplicate_575  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector26~3_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_575 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_574 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_574 .lut_mask = 64'h00330F3FFFFFFFFF;
defparam \memin[5]~36_Duplicate_574 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X52_Y20_N36
cyclonev_lcell_comb \memin[7]~26_Duplicate_261 (
// Equation(s):
// \memin[7]~26_Duplicate_262  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector24~3_combout  & \Selector75~0_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector24~3_combout  & \Selector75~0_combout ) ) ) )

	.dataa(!\Selector24~3_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_262 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_261 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_261 .lut_mask = 64'h11111F1FFFFFFFFF;
defparam \memin[7]~26_Duplicate_261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N18
cyclonev_lcell_comb \memin[9]~52_Duplicate_402 (
// Equation(s):
// \memin[9]~52_Duplicate_403  = ( \memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  & ( ((\regs~566_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[9]~51_combout  
// & ( !\Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( !\Selector22~3_Duplicate_5  & ( (\regs~566_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regs~566_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_403 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_402 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_402 .lut_mask = 64'h0303FFFF03FFFFFF;
defparam \memin[9]~52_Duplicate_402 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_509 (
// Equation(s):
// \memin[10]~47_Duplicate_510  = ( \Selector21~3_combout  & ( \regs~561_combout  & ( (((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector21~3_combout  & ( \regs~561_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \Selector21~3_combout  & ( !\regs~561_combout  & ( ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector21~3_combout 
//  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[10]~46_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_510 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_509 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_509 .lut_mask = 64'hF0FFF3FFF5FFF7FF;
defparam \memin[10]~47_Duplicate_509 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N24
cyclonev_lcell_comb \memin[14]~64_Duplicate_392 (
// Equation(s):
// \memin[14]~64_Duplicate_393  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_393 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_392 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_392 .lut_mask = 64'hAABBFFFFAFBFFFFF;
defparam \memin[14]~64_Duplicate_392 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[25]~100_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_393 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_510 ,\memin[9]~52_Duplicate_403 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_262 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_575 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N30
cyclonev_lcell_comb \dmem~60 (
// Equation(s):
// \dmem~60_combout  = ( \dmem~26_q  & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( !\dmem~26_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) ) ) # ( \dmem~26_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~26_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & (\dmem~0_q  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~26_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~60 .extended_lut = "off";
defparam \dmem~60 .lut_mask = 64'h1100DDCC1133DDFF;
defparam \dmem~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N48
cyclonev_lcell_comb \dmem~61 (
// Equation(s):
// \dmem~61_combout  = ( \dmem~60_combout  & ( ((!\dmem~39_combout  & dmem_rtl_0_bypass[80])) # (dmem_rtl_0_bypass[79]) ) ) # ( !\dmem~60_combout  & ( (dmem_rtl_0_bypass[79] & ((!dmem_rtl_0_bypass[80]) # (\dmem~39_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[79]),
	.datac(!\dmem~39_combout ),
	.datad(!dmem_rtl_0_bypass[80]),
	.datae(gnd),
	.dataf(!\dmem~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~61 .extended_lut = "off";
defparam \dmem~61 .lut_mask = 64'h3303330333F333F3;
defparam \dmem~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N18
cyclonev_lcell_comb \memin[25]~123 (
// Equation(s):
// \memin[25]~123_combout  = ( \dmem~61_combout  & ( (!\memin[10]~13_combout  & (\memin[25]~98_combout  & ((!\regs~657_combout ) # (!\memin[0]~0_combout )))) ) ) # ( !\dmem~61_combout  & ( (\memin[25]~98_combout  & ((!\regs~657_combout ) # 
// (!\memin[0]~0_combout ))) ) )

	.dataa(!\memin[10]~13_combout ),
	.datab(!\memin[25]~98_combout ),
	.datac(!\regs~657_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(gnd),
	.dataf(!\dmem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~123 .extended_lut = "off";
defparam \memin[25]~123 .lut_mask = 64'h3330333022202220;
defparam \memin[25]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~118  ))
// \Add0~94  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N36
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \Add0~93_sumout  & ( (!\memin[25]~123_combout ) # ((!\LdPC~1_combout ) # ((\Selector6~0_combout  & \Selector75~0_combout ))) ) ) # ( !\Add0~93_sumout  & ( (\LdPC~1_combout  & ((!\memin[25]~123_combout ) # ((\Selector6~0_combout  & 
// \Selector75~0_combout )))) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[25]~123_combout ),
	.datad(!\LdPC~1_combout ),
	.datae(gnd),
	.dataf(!\Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h00F100F1FFF1FFF1;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N37
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N39
cyclonev_lcell_comb \memin[25]~98 (
// Equation(s):
// \memin[25]~98_combout  = ( \DrPC~0_combout  & ( (!\memin[15]~59_combout  & !PC[25]) ) ) # ( !\DrPC~0_combout  & ( !\memin[15]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[15]~59_combout ),
	.datad(!PC[25]),
	.datae(gnd),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~98 .extended_lut = "off";
defparam \memin[25]~98 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \memin[25]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N21
cyclonev_lcell_comb \memin[25]~99 (
// Equation(s):
// \memin[25]~99_combout  = ( \dmem~61_combout  & ( (\memin[25]~98_combout  & !\memin[10]~13_combout ) ) ) # ( !\dmem~61_combout  & ( \memin[25]~98_combout  ) )

	.dataa(gnd),
	.datab(!\memin[25]~98_combout ),
	.datac(!\memin[10]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~99 .extended_lut = "off";
defparam \memin[25]~99 .lut_mask = 64'h3333333330303030;
defparam \memin[25]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N9
cyclonev_lcell_comb \memin[25]~100 (
// Equation(s):
// \memin[25]~100_combout  = ( \Selector6~0_combout  & ( ((!\memin[25]~99_combout ) # ((\regs~657_combout  & \memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector6~0_combout  & ( (!\memin[25]~99_combout ) # ((\regs~657_combout  & 
// \memin[0]~0_combout )) ) )

	.dataa(!\regs~657_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[25]~99_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~100 .extended_lut = "off";
defparam \memin[25]~100 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \memin[25]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \regs~89 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~89 .is_wysiwyg = "true";
defparam \regs~89 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N42
cyclonev_lcell_comb \regs~345feeder (
// Equation(s):
// \regs~345feeder_combout  = ( \memin[25]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~345feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~345feeder .extended_lut = "off";
defparam \regs~345feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~345feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y18_N43
dffeas \regs~345 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~345 .is_wysiwyg = "true";
defparam \regs~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N47
dffeas \regs~217 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~217 .is_wysiwyg = "true";
defparam \regs~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N14
dffeas \regs~473 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~473 .is_wysiwyg = "true";
defparam \regs~473 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N12
cyclonev_lcell_comb \regs~655 (
// Equation(s):
// \regs~655_combout  = ( \regs~473_q  & ( \Selector78~1_combout  & ( (\regs~345_q ) # (\Selector79~1_combout ) ) ) ) # ( !\regs~473_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & \regs~345_q ) ) ) ) # ( \regs~473_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & (\regs~89_q )) # (\Selector79~1_combout  & ((\regs~217_q ))) ) ) ) # ( !\regs~473_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~89_q )) # (\Selector79~1_combout  & ((\regs~217_q ))) ) ) )

	.dataa(!\Selector79~1_combout ),
	.datab(!\regs~89_q ),
	.datac(!\regs~345_q ),
	.datad(!\regs~217_q ),
	.datae(!\regs~473_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~655 .extended_lut = "off";
defparam \regs~655 .lut_mask = 64'h227722770A0A5F5F;
defparam \regs~655 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N41
dffeas \regs~377 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~377 .is_wysiwyg = "true";
defparam \regs~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y17_N10
dffeas \regs~249 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~249 .is_wysiwyg = "true";
defparam \regs~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N58
dffeas \regs~121 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~121 .is_wysiwyg = "true";
defparam \regs~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N23
dffeas \regs~505 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~505 .is_wysiwyg = "true";
defparam \regs~505 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N21
cyclonev_lcell_comb \regs~656 (
// Equation(s):
// \regs~656_combout  = ( \regs~505_q  & ( \Selector78~1_combout  & ( (\Selector79~1_combout ) # (\regs~377_q ) ) ) ) # ( !\regs~505_q  & ( \Selector78~1_combout  & ( (\regs~377_q  & !\Selector79~1_combout ) ) ) ) # ( \regs~505_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & ((\regs~121_q ))) # (\Selector79~1_combout  & (\regs~249_q )) ) ) ) # ( !\regs~505_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & ((\regs~121_q ))) # (\Selector79~1_combout  & (\regs~249_q )) ) ) )

	.dataa(!\regs~377_q ),
	.datab(!\regs~249_q ),
	.datac(!\regs~121_q ),
	.datad(!\Selector79~1_combout ),
	.datae(!\regs~505_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~656 .extended_lut = "off";
defparam \regs~656 .lut_mask = 64'h0F330F33550055FF;
defparam \regs~656 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N24
cyclonev_lcell_comb \regs~57feeder (
// Equation(s):
// \regs~57feeder_combout  = ( \memin[25]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~57feeder .extended_lut = "off";
defparam \regs~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y18_N25
dffeas \regs~57 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~57 .is_wysiwyg = "true";
defparam \regs~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N6
cyclonev_lcell_comb \regs~441feeder (
// Equation(s):
// \regs~441feeder_combout  = ( \memin[25]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~441feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~441feeder .extended_lut = "off";
defparam \regs~441feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~441feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y18_N8
dffeas \regs~441 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~441 .is_wysiwyg = "true";
defparam \regs~441 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N48
cyclonev_lcell_comb \regs~313feeder (
// Equation(s):
// \regs~313feeder_combout  = ( \memin[25]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~313feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~313feeder .extended_lut = "off";
defparam \regs~313feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~313feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N50
dffeas \regs~313 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~313 .is_wysiwyg = "true";
defparam \regs~313 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N12
cyclonev_lcell_comb \regs~185feeder (
// Equation(s):
// \regs~185feeder_combout  = ( \memin[25]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~185feeder .extended_lut = "off";
defparam \regs~185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y18_N14
dffeas \regs~185 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~185 .is_wysiwyg = "true";
defparam \regs~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y18_N36
cyclonev_lcell_comb \regs~654 (
// Equation(s):
// \regs~654_combout  = ( \Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~441_q  ) ) ) # ( !\Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~185_q  ) ) ) # ( \Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~313_q  ) ) ) # ( 
// !\Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~57_q  ) ) )

	.dataa(!\regs~57_q ),
	.datab(!\regs~441_q ),
	.datac(!\regs~313_q ),
	.datad(!\regs~185_q ),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~654 .extended_lut = "off";
defparam \regs~654 .lut_mask = 64'h55550F0F00FF3333;
defparam \regs~654 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N46
dffeas \regs~409 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~409 .is_wysiwyg = "true";
defparam \regs~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N28
dffeas \regs~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~25 .is_wysiwyg = "true";
defparam \regs~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N1
dffeas \regs~281 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~281 .is_wysiwyg = "true";
defparam \regs~281 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N12
cyclonev_lcell_comb \regs~153feeder (
// Equation(s):
// \regs~153feeder_combout  = ( \memin[25]~100_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[25]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~153feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~153feeder .extended_lut = "off";
defparam \regs~153feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~153feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y16_N14
dffeas \regs~153 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~153feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~153 .is_wysiwyg = "true";
defparam \regs~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N24
cyclonev_lcell_comb \regs~653 (
// Equation(s):
// \regs~653_combout  = ( \Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~409_q  ) ) ) # ( !\Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~281_q  ) ) ) # ( \Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~153_q  ) ) ) # ( 
// !\Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~25_q  ) ) )

	.dataa(!\regs~409_q ),
	.datab(!\regs~25_q ),
	.datac(!\regs~281_q ),
	.datad(!\regs~153_q ),
	.datae(!\Selector79~1_combout ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~653 .extended_lut = "off";
defparam \regs~653 .lut_mask = 64'h333300FF0F0F5555;
defparam \regs~653 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N42
cyclonev_lcell_comb \regs~657 (
// Equation(s):
// \regs~657_combout  = ( \regs~654_combout  & ( \regs~653_combout  & ( (!\Selector80~1_combout ) # ((!\Selector81~1_combout  & (\regs~655_combout )) # (\Selector81~1_combout  & ((\regs~656_combout )))) ) ) ) # ( !\regs~654_combout  & ( \regs~653_combout  & 
// ( (!\Selector80~1_combout  & (((!\Selector81~1_combout )))) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & (\regs~655_combout )) # (\Selector81~1_combout  & ((\regs~656_combout ))))) ) ) ) # ( \regs~654_combout  & ( !\regs~653_combout  & ( 
// (!\Selector80~1_combout  & (((\Selector81~1_combout )))) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & (\regs~655_combout )) # (\Selector81~1_combout  & ((\regs~656_combout ))))) ) ) ) # ( !\regs~654_combout  & ( !\regs~653_combout  & ( 
// (\Selector80~1_combout  & ((!\Selector81~1_combout  & (\regs~655_combout )) # (\Selector81~1_combout  & ((\regs~656_combout ))))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\regs~655_combout ),
	.datac(!\regs~656_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~654_combout ),
	.dataf(!\regs~653_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~657 .extended_lut = "off";
defparam \regs~657 .lut_mask = 64'h110511AFBB05BBAF;
defparam \regs~657 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \memin[25]~100_Duplicate_497 (
// Equation(s):
// \memin[25]~100_Duplicate_498  = ( \Selector6~0_combout  & ( ((!\memin[25]~99_combout ) # ((\regs~657_combout  & \memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector6~0_combout  & ( (!\memin[25]~99_combout ) # ((\regs~657_combout  & 
// \memin[0]~0_combout )) ) )

	.dataa(!\regs~657_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[25]~99_combout ),
	.datae(!\Selector6~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[25]~100_Duplicate_498 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[25]~100_Duplicate_497 .extended_lut = "off";
defparam \memin[25]~100_Duplicate_497 .lut_mask = 64'hFF05FF37FF05FF37;
defparam \memin[25]~100_Duplicate_497 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \A[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_Duplicate_498 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[25]~DUPLICATE .is_wysiwyg = "true";
defparam \A[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N24
cyclonev_lcell_comb \ShiftLeft0~68 (
// Equation(s):
// \ShiftLeft0~68_combout  = ( B[2] & ( \ShiftLeft0~55_combout  & ( (!B[3]) # (\ShiftLeft0~34_combout ) ) ) ) # ( !B[2] & ( \ShiftLeft0~55_combout  & ( (!B[3] & (\ShiftLeft0~67_combout )) # (B[3] & ((\ShiftLeft0~43_combout ))) ) ) ) # ( B[2] & ( 
// !\ShiftLeft0~55_combout  & ( (\ShiftLeft0~34_combout  & B[3]) ) ) ) # ( !B[2] & ( !\ShiftLeft0~55_combout  & ( (!B[3] & (\ShiftLeft0~67_combout )) # (B[3] & ((\ShiftLeft0~43_combout ))) ) ) )

	.dataa(!\ShiftLeft0~34_combout ),
	.datab(!B[3]),
	.datac(!\ShiftLeft0~67_combout ),
	.datad(!\ShiftLeft0~43_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftLeft0~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~68 .extended_lut = "off";
defparam \ShiftLeft0~68 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \ShiftLeft0~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N45
cyclonev_lcell_comb \ShiftLeft0~69 (
// Equation(s):
// \ShiftLeft0~69_combout  = ( \ShiftLeft0~68_combout  & ( (!\ShiftRight0~6_combout  & ((!B[4]) # (\ShiftLeft0~23_combout ))) ) ) # ( !\ShiftLeft0~68_combout  & ( (B[4] & (!\ShiftRight0~6_combout  & \ShiftLeft0~23_combout )) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~69 .extended_lut = "off";
defparam \ShiftLeft0~69 .lut_mask = 64'h00500050A0F0A0F0;
defparam \ShiftLeft0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = ( !\B[2]~DUPLICATE_q  & ( (!B[3] & ((!B[4] & ((!\ShiftRight0~6_combout  & ((\ShiftRight0~19_combout ))) # (\ShiftRight0~6_combout  & (A[31])))) # (B[4] & (A[31])))) # (B[3] & (A[31])) ) ) # ( \B[2]~DUPLICATE_q  & ( (!B[3] & ((!B[4] 
// & ((!\ShiftRight0~6_combout  & ((\ShiftRight0~20_combout ))) # (\ShiftRight0~6_combout  & (A[31])))) # (B[4] & (A[31])))) # (B[3] & (A[31])) ) )

	.dataa(!B[3]),
	.datab(!A[31]),
	.datac(!\ShiftRight0~20_combout ),
	.datad(!B[4]),
	.datae(!\B[2]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!\ShiftRight0~19_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~6 .extended_lut = "on";
defparam \Selector5~6 .lut_mask = 64'h1B331B3333333333;
defparam \Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N54
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Selector5~6_combout  & ( \Add1~105_sumout  & ( (!ALUfunc[0]) # ((!ALUfunc[3] & (\ALUout~11_combout )) # (ALUfunc[3] & ((\ShiftLeft0~69_combout )))) ) ) ) # ( !\Selector5~6_combout  & ( \Add1~105_sumout  & ( (!ALUfunc[0] & 
// (((!ALUfunc[3])))) # (ALUfunc[0] & ((!ALUfunc[3] & (\ALUout~11_combout )) # (ALUfunc[3] & ((\ShiftLeft0~69_combout ))))) ) ) ) # ( \Selector5~6_combout  & ( !\Add1~105_sumout  & ( (!ALUfunc[0] & (((ALUfunc[3])))) # (ALUfunc[0] & ((!ALUfunc[3] & 
// (\ALUout~11_combout )) # (ALUfunc[3] & ((\ShiftLeft0~69_combout ))))) ) ) ) # ( !\Selector5~6_combout  & ( !\Add1~105_sumout  & ( (ALUfunc[0] & ((!ALUfunc[3] & (\ALUout~11_combout )) # (ALUfunc[3] & ((\ShiftLeft0~69_combout ))))) ) ) )

	.dataa(!\ALUout~11_combout ),
	.datab(!\ShiftLeft0~69_combout ),
	.datac(!ALUfunc[0]),
	.datad(!ALUfunc[3]),
	.datae(!\Selector5~6_combout ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = ( !ALUfunc[1] & ( ((!ALUfunc[2] & (ALUfunc[3])) # (ALUfunc[2] & (((\Selector5~1_combout ))))) ) ) # ( ALUfunc[1] & ( (!ALUfunc[3] & (ALUfunc[2] & ((!B[26] & ((\A[26]~DUPLICATE_q ))) # (B[26] & ((!ALUfunc[0]) # (!\A[26]~DUPLICATE_q 
// )))))) # (ALUfunc[3] & (!ALUfunc[2] & ((!B[26] & ((!\A[26]~DUPLICATE_q ))) # (B[26] & (ALUfunc[0] & \A[26]~DUPLICATE_q ))))) ) )

	.dataa(!ALUfunc[3]),
	.datab(!B[26]),
	.datac(!ALUfunc[0]),
	.datad(!ALUfunc[2]),
	.datae(!ALUfunc[1]),
	.dataf(!\A[26]~DUPLICATE_q ),
	.datag(!\Selector5~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~2 .extended_lut = "on";
defparam \Selector5~2 .lut_mask = 64'h550F4422550F01A8;
defparam \Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \Add2~105_sumout  & ( \Selector5~2_combout  & ( ((!ALUfunc[0]) # ((!\ALUout~11_combout ) # (ALUfunc[1]))) # (ALUfunc[2]) ) ) ) # ( !\Add2~105_sumout  & ( \Selector5~2_combout  & ( (((ALUfunc[0] & !\ALUout~11_combout )) # 
// (ALUfunc[1])) # (ALUfunc[2]) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[0]),
	.datac(!\ALUout~11_combout ),
	.datad(!ALUfunc[1]),
	.datae(!\Add2~105_sumout ),
	.dataf(!\Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0000000075FFFDFF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N48
cyclonev_lcell_comb \memin[26]~103 (
// Equation(s):
// \memin[26]~103_combout  = ( \regs~662_combout  & ( \Selector5~0_combout  & ( (!\memin[26]~102_combout ) # ((\Selector75~0_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~662_combout  & ( \Selector5~0_combout  & ( (!\memin[26]~102_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~662_combout  & ( !\Selector5~0_combout  & ( (!\memin[26]~102_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~662_combout  & ( !\Selector5~0_combout  & ( !\memin[26]~102_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[26]~102_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~662_combout ),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~103 .extended_lut = "off";
defparam \memin[26]~103 .lut_mask = 64'hCCCCCFCFCCFFCFFF;
defparam \memin[26]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N59
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N49
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N30
cyclonev_lcell_comb \memin[9]~52_Duplicate_598 (
// Equation(s):
// \memin[9]~52_Duplicate_599  = ( \memin[0]~0_combout  & ( \Selector22~3_Duplicate_5  & ( ((\regs~566_combout ) # (\memin[9]~51_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) 
// # (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector22~3_Duplicate_5  & ( (\regs~566_combout ) # (\memin[9]~51_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[9]~51_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_599 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_598 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_598 .lut_mask = 64'h0F0F0FFF5F5F5FFF;
defparam \memin[9]~52_Duplicate_598 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N24
cyclonev_lcell_comb \memin[10]~47_Duplicate_730 (
// Equation(s):
// \memin[10]~47_Duplicate_731  = ( \memin[0]~0_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[10]~45_combout ) # (\Selector75~0_combout )) # (\regs~561_combout )) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector21~3_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\Selector75~0_combout )) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\regs~561_combout )) ) ) ) # ( !\memin[0]~0_combout  
// & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\regs~561_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_731 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_730 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_730 .lut_mask = 64'hAAFFBBFFAFFFBFFF;
defparam \memin[10]~47_Duplicate_730 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[26]~103_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_731 ,\memin[9]~52_Duplicate_599 ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020008000000100008000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N54
cyclonev_lcell_comb \memin[2]~10_Duplicate_674 (
// Equation(s):
// \memin[2]~10_Duplicate_675  = ( \Selector75~0_combout  & ( \memin[2]~9_combout  ) ) # ( !\Selector75~0_combout  & ( \memin[2]~9_combout  ) ) # ( \Selector75~0_combout  & ( !\memin[2]~9_combout  & ( ((\regs~521_combout  & \memin[0]~0_combout )) # 
// (\Selector29~3_combout ) ) ) ) # ( !\Selector75~0_combout  & ( !\memin[2]~9_combout  & ( (\regs~521_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(!\regs~521_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector29~3_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_675 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_674 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_674 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[2]~10_Duplicate_674 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N30
cyclonev_lcell_comb \memin[7]~26_Duplicate_536 (
// Equation(s):
// \memin[7]~26_Duplicate_537  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[0]~0_combout ) # (\memin[7]~25_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[0]~0_combout ) # (\memin[7]~25_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[7]~25_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_537 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_536 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_536 .lut_mask = 64'h0F0F0FFF5F5F5FFF;
defparam \memin[7]~26_Duplicate_536 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N0
cyclonev_lcell_comb \memin[9]~52_Duplicate_554 (
// Equation(s):
// \memin[9]~52_Duplicate_555  = ( \Selector22~3_Duplicate_5  & ( (((\memin[0]~0_combout  & \regs~566_combout )) # (\memin[9]~51_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # 
// (\memin[9]~51_combout ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[9]~51_combout ),
	.datad(!\regs~566_combout ),
	.datae(gnd),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_555 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_554 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_554 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \memin[9]~52_Duplicate_554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N9
cyclonev_lcell_comb \memin[10]~47_Duplicate_696 (
// Equation(s):
// \memin[10]~47_Duplicate_697  = ( \Selector21~3_combout  & ( \regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\memin[0]~0_combout ) # (\Selector75~0_combout )) # (\memin[10]~45_combout )) ) ) ) # ( !\Selector21~3_combout  & ( \regs~561_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( \Selector21~3_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # ((\Selector75~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( !\Selector21~3_combout 
//  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[10]~45_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_697 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_696 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_696 .lut_mask = 64'hBBBBBFBFBBFFBFFF;
defparam \memin[10]~47_Duplicate_696 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[26]~103_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_697 ,\memin[9]~52_Duplicate_555 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_537 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_Duplicate_675 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N9
cyclonev_lcell_comb \dmem~62 (
// Equation(s):
// \dmem~62_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~27_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~62 .extended_lut = "off";
defparam \dmem~62 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \dmem~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N24
cyclonev_lcell_comb \dmem~63 (
// Equation(s):
// \dmem~63_combout  = ( \dmem~62_combout  & ( ((dmem_rtl_0_bypass[82] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[81]) ) ) # ( !\dmem~62_combout  & ( (dmem_rtl_0_bypass[81] & ((!dmem_rtl_0_bypass[82]) # (\dmem~39_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[82]),
	.datab(!dmem_rtl_0_bypass[81]),
	.datac(gnd),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\dmem~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~63 .extended_lut = "off";
defparam \dmem~63 .lut_mask = 64'h2233223377337733;
defparam \dmem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N36
cyclonev_lcell_comb \memin[26]~102 (
// Equation(s):
// \memin[26]~102_combout  = ( \memin[10]~13_combout  & ( (!\dmem~63_combout  & \memin[26]~101_combout ) ) ) # ( !\memin[10]~13_combout  & ( \memin[26]~101_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem~63_combout ),
	.datad(!\memin[26]~101_combout ),
	.datae(gnd),
	.dataf(!\memin[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~102 .extended_lut = "off";
defparam \memin[26]~102 .lut_mask = 64'h00FF00FF00F000F0;
defparam \memin[26]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N27
cyclonev_lcell_comb \memin[26]~103_Duplicate_339 (
// Equation(s):
// \memin[26]~103_Duplicate_340  = ( \Selector5~0_combout  & ( ((!\memin[26]~102_combout ) # ((\memin[0]~0_combout  & \regs~662_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector5~0_combout  & ( (!\memin[26]~102_combout ) # ((\memin[0]~0_combout  & 
// \regs~662_combout )) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[26]~102_combout ),
	.datad(!\regs~662_combout ),
	.datae(!\Selector5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~103_Duplicate_340 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~103_Duplicate_339 .extended_lut = "off";
defparam \memin[26]~103_Duplicate_339 .lut_mask = 64'hF0F5F3F7F0F5F3F7;
defparam \memin[26]~103_Duplicate_339 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N41
dffeas \regs~58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_Duplicate_340 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~58 .is_wysiwyg = "true";
defparam \regs~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N46
dffeas \regs~90 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_Duplicate_340 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~90 .is_wysiwyg = "true";
defparam \regs~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N50
dffeas \regs~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~26 .is_wysiwyg = "true";
defparam \regs~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \regs~122 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~103_Duplicate_340 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~122 .is_wysiwyg = "true";
defparam \regs~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y16_N9
cyclonev_lcell_comb \regs~658 (
// Equation(s):
// \regs~658_combout  = ( \regs~122_q  & ( \Selector81~1_combout  & ( (\Selector80~1_combout ) # (\regs~58_q ) ) ) ) # ( !\regs~122_q  & ( \Selector81~1_combout  & ( (\regs~58_q  & !\Selector80~1_combout ) ) ) ) # ( \regs~122_q  & ( !\Selector81~1_combout  & 
// ( (!\Selector80~1_combout  & ((\regs~26_q ))) # (\Selector80~1_combout  & (\regs~90_q )) ) ) ) # ( !\regs~122_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & ((\regs~26_q ))) # (\Selector80~1_combout  & (\regs~90_q )) ) ) )

	.dataa(!\regs~58_q ),
	.datab(!\regs~90_q ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~26_q ),
	.datae(!\regs~122_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~658 .extended_lut = "off";
defparam \regs~658 .lut_mask = 64'h03F303F350505F5F;
defparam \regs~658 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \memin[26]~103_Duplicate_290 (
// Equation(s):
// \memin[26]~103_Duplicate_291  = ( \Selector5~0_combout  & ( \regs~662_combout  & ( ((!\memin[26]~102_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector5~0_combout  & ( \regs~662_combout  & ( (!\memin[26]~102_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector5~0_combout  & ( !\regs~662_combout  & ( (!\memin[26]~102_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector5~0_combout  & ( !\regs~662_combout  & ( !\memin[26]~102_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[26]~102_combout ),
	.datad(gnd),
	.datae(!\Selector5~0_combout ),
	.dataf(!\regs~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~103_Duplicate_291 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~103_Duplicate_290 .extended_lut = "off";
defparam \memin[26]~103_Duplicate_290 .lut_mask = 64'hF0F0F3F3F5F5F7F7;
defparam \memin[26]~103_Duplicate_290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N20
dffeas \regs~154 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~103_Duplicate_291 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~154 .is_wysiwyg = "true";
defparam \regs~154 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N24
cyclonev_lcell_comb \memin[26]~103_Duplicate_174 (
// Equation(s):
// \memin[26]~103_Duplicate_175  = ( \regs~662_combout  & ( ((!\memin[26]~102_combout ) # ((\Selector75~0_combout  & \Selector5~0_combout ))) # (\memin[0]~0_combout ) ) ) # ( !\regs~662_combout  & ( (!\memin[26]~102_combout ) # ((\Selector75~0_combout  & 
// \Selector5~0_combout )) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector5~0_combout ),
	.datad(!\memin[26]~102_combout ),
	.datae(gnd),
	.dataf(!\regs~662_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~103_Duplicate_175 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~103_Duplicate_174 .extended_lut = "off";
defparam \memin[26]~103_Duplicate_174 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \memin[26]~103_Duplicate_174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \regs~250 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~103_Duplicate_175 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~250 .is_wysiwyg = "true";
defparam \regs~250 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N51
cyclonev_lcell_comb \regs~186feeder (
// Equation(s):
// \regs~186feeder_combout  = ( \memin[26]~103_Duplicate_175  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~103_Duplicate_175 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~186feeder .extended_lut = "off";
defparam \regs~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N53
dffeas \regs~186 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~186 .is_wysiwyg = "true";
defparam \regs~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N59
dffeas \regs~218 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_Duplicate_175 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~218 .is_wysiwyg = "true";
defparam \regs~218 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N57
cyclonev_lcell_comb \regs~659 (
// Equation(s):
// \regs~659_combout  = ( \regs~218_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout ) # (\regs~250_q ) ) ) ) # ( !\regs~218_q  & ( \Selector80~1_combout  & ( (\regs~250_q  & \Selector81~1_combout ) ) ) ) # ( \regs~218_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~154_q )) # (\Selector81~1_combout  & ((\regs~186_q ))) ) ) ) # ( !\regs~218_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~154_q )) # (\Selector81~1_combout  & ((\regs~186_q ))) ) ) )

	.dataa(!\regs~154_q ),
	.datab(!\regs~250_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~186_q ),
	.datae(!\regs~218_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~659 .extended_lut = "off";
defparam \regs~659 .lut_mask = 64'h505F505F0303F3F3;
defparam \regs~659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N3
cyclonev_lcell_comb \regs~282feeder (
// Equation(s):
// \regs~282feeder_combout  = ( \memin[26]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~282feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~282feeder .extended_lut = "off";
defparam \regs~282feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~282feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \regs~282 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~282 .is_wysiwyg = "true";
defparam \regs~282 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N6
cyclonev_lcell_comb \regs~346feeder (
// Equation(s):
// \regs~346feeder_combout  = ( \memin[26]~103_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[26]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~346feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~346feeder .extended_lut = "off";
defparam \regs~346feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~346feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N8
dffeas \regs~346 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~346 .is_wysiwyg = "true";
defparam \regs~346 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N48
cyclonev_lcell_comb \memin[26]~103_Duplicate_639 (
// Equation(s):
// \memin[26]~103_Duplicate_640  = ( \regs~662_combout  & ( \Selector5~0_combout  & ( ((!\memin[26]~102_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~662_combout  & ( \Selector5~0_combout  & ( (!\memin[26]~102_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~662_combout  & ( !\Selector5~0_combout  & ( (!\memin[26]~102_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~662_combout  & ( !\Selector5~0_combout  & ( !\memin[26]~102_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[26]~102_combout ),
	.datad(gnd),
	.datae(!\regs~662_combout ),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~103_Duplicate_640 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~103_Duplicate_639 .extended_lut = "off";
defparam \memin[26]~103_Duplicate_639 .lut_mask = 64'hF0F0F5F5F3F3F7F7;
defparam \memin[26]~103_Duplicate_639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y16_N49
dffeas \regs~314 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~103_Duplicate_640 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~314 .is_wysiwyg = "true";
defparam \regs~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N44
dffeas \regs~378 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~378 .is_wysiwyg = "true";
defparam \regs~378 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N42
cyclonev_lcell_comb \regs~660 (
// Equation(s):
// \regs~660_combout  = ( \regs~378_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~346_q ) ) ) ) # ( !\regs~378_q  & ( \Selector80~1_combout  & ( (\regs~346_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~378_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~282_q )) # (\Selector81~1_combout  & ((\regs~314_q ))) ) ) ) # ( !\regs~378_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~282_q )) # (\Selector81~1_combout  & ((\regs~314_q ))) ) ) )

	.dataa(!\regs~282_q ),
	.datab(!\regs~346_q ),
	.datac(!\regs~314_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~378_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~660 .extended_lut = "off";
defparam \regs~660 .lut_mask = 64'h550F550F330033FF;
defparam \regs~660 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \regs~410 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~410 .is_wysiwyg = "true";
defparam \regs~410 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N9
cyclonev_lcell_comb \memin[26]~103_Duplicate_641 (
// Equation(s):
// \memin[26]~103_Duplicate_642  = ( \memin[26]~102_combout  & ( (!\Selector75~0_combout  & (\memin[0]~0_combout  & ((\regs~662_combout )))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~662_combout )) # (\Selector5~0_combout ))) ) ) # ( 
// !\memin[26]~102_combout  )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector5~0_combout ),
	.datad(!\regs~662_combout ),
	.datae(gnd),
	.dataf(!\memin[26]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~103_Duplicate_642 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~103_Duplicate_641 .extended_lut = "off";
defparam \memin[26]~103_Duplicate_641 .lut_mask = 64'hFFFFFFFF05370537;
defparam \memin[26]~103_Duplicate_641 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \regs~474 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[26]~103_Duplicate_642 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~474 .is_wysiwyg = "true";
defparam \regs~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N37
dffeas \regs~442 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~442 .is_wysiwyg = "true";
defparam \regs~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N26
dffeas \regs~506 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~506 .is_wysiwyg = "true";
defparam \regs~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N24
cyclonev_lcell_comb \regs~661 (
// Equation(s):
// \regs~661_combout  = ( \regs~506_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~474_q ) ) ) ) # ( !\regs~506_q  & ( \Selector80~1_combout  & ( (\regs~474_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~506_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~410_q )) # (\Selector81~1_combout  & ((\regs~442_q ))) ) ) ) # ( !\regs~506_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~410_q )) # (\Selector81~1_combout  & ((\regs~442_q ))) ) ) )

	.dataa(!\regs~410_q ),
	.datab(!\regs~474_q ),
	.datac(!\regs~442_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~506_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~661 .extended_lut = "off";
defparam \regs~661 .lut_mask = 64'h550F550F330033FF;
defparam \regs~661 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N18
cyclonev_lcell_comb \regs~662 (
// Equation(s):
// \regs~662_combout  = ( \regs~660_combout  & ( \regs~661_combout  & ( ((!\Selector79~1_combout  & (\regs~658_combout )) # (\Selector79~1_combout  & ((\regs~659_combout )))) # (\Selector78~1_combout ) ) ) ) # ( !\regs~660_combout  & ( \regs~661_combout  & ( 
// (!\Selector78~1_combout  & ((!\Selector79~1_combout  & (\regs~658_combout )) # (\Selector79~1_combout  & ((\regs~659_combout ))))) # (\Selector78~1_combout  & (((\Selector79~1_combout )))) ) ) ) # ( \regs~660_combout  & ( !\regs~661_combout  & ( 
// (!\Selector78~1_combout  & ((!\Selector79~1_combout  & (\regs~658_combout )) # (\Selector79~1_combout  & ((\regs~659_combout ))))) # (\Selector78~1_combout  & (((!\Selector79~1_combout )))) ) ) ) # ( !\regs~660_combout  & ( !\regs~661_combout  & ( 
// (!\Selector78~1_combout  & ((!\Selector79~1_combout  & (\regs~658_combout )) # (\Selector79~1_combout  & ((\regs~659_combout ))))) ) ) )

	.dataa(!\regs~658_combout ),
	.datab(!\Selector78~1_combout ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~659_combout ),
	.datae(!\regs~660_combout ),
	.dataf(!\regs~661_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~662 .extended_lut = "off";
defparam \regs~662 .lut_mask = 64'h404C707C434F737F;
defparam \regs~662 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N12
cyclonev_lcell_comb \memin[26]~124 (
// Equation(s):
// \memin[26]~124_combout  = ( \regs~662_combout  & ( \dmem~63_combout  & ( (\memin[26]~101_combout  & (!\memin[10]~13_combout  & !\memin[0]~0_combout )) ) ) ) # ( !\regs~662_combout  & ( \dmem~63_combout  & ( (\memin[26]~101_combout  & 
// !\memin[10]~13_combout ) ) ) ) # ( \regs~662_combout  & ( !\dmem~63_combout  & ( (\memin[26]~101_combout  & !\memin[0]~0_combout ) ) ) ) # ( !\regs~662_combout  & ( !\dmem~63_combout  & ( \memin[26]~101_combout  ) ) )

	.dataa(!\memin[26]~101_combout ),
	.datab(!\memin[10]~13_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~662_combout ),
	.dataf(!\dmem~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[26]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[26]~124 .extended_lut = "off";
defparam \memin[26]~124 .lut_mask = 64'h5555505044444040;
defparam \memin[26]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N39
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \Selector5~0_combout  & ( (!\LdPC~1_combout  & (((\Add0~97_sumout )))) # (\LdPC~1_combout  & ((!\memin[26]~124_combout ) # ((\Selector75~0_combout )))) ) ) # ( !\Selector5~0_combout  & ( (!\LdPC~1_combout  & ((\Add0~97_sumout ))) # 
// (\LdPC~1_combout  & (!\memin[26]~124_combout )) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(!\memin[26]~124_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h44EE44EE45EF45EF;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N40
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N45
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N21
cyclonev_lcell_comb \memin[27]~125 (
// Equation(s):
// \memin[27]~125_combout  = ( \memin[27]~104_combout  & ( \regs~667_combout  & ( (!\memin[0]~0_combout  & ((!\memin[10]~13_combout ) # (!\dmem~65_combout ))) ) ) ) # ( \memin[27]~104_combout  & ( !\regs~667_combout  & ( (!\memin[10]~13_combout ) # 
// (!\dmem~65_combout ) ) ) )

	.dataa(!\memin[10]~13_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\dmem~65_combout ),
	.datad(gnd),
	.datae(!\memin[27]~104_combout ),
	.dataf(!\regs~667_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[27]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[27]~125 .extended_lut = "off";
defparam \memin[27]~125 .lut_mask = 64'h0000FAFA0000C8C8;
defparam \memin[27]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N9
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \memin[27]~125_combout  & ( (!\LdPC~1_combout  & (((\Add0~101_sumout )))) # (\LdPC~1_combout  & (\Selector75~0_combout  & ((\Selector4~0_combout )))) ) ) # ( !\memin[27]~125_combout  & ( (\Add0~101_sumout ) # (\LdPC~1_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~101_sumout ),
	.datad(!\Selector4~0_combout ),
	.datae(gnd),
	.dataf(!\memin[27]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h3F3F3F3F0C1D0C1D;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N10
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \PC[28]~DUPLICATE_q  ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( \PC[28]~DUPLICATE_q  ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(!\PC[28]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N45
cyclonev_lcell_comb \ALUout~13 (
// Equation(s):
// \ALUout~13_combout  = ( B[28] & ( \A[28]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~13 .extended_lut = "off";
defparam \ALUout~13 .lut_mask = 64'h0000000000FF00FF;
defparam \ALUout~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N54
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \ShiftRight0~42_combout  & ( ((!B[4] & (!\ShiftRight0~6_combout  & \ShiftLeft0~0_combout ))) # (A[31]) ) ) # ( !\ShiftRight0~42_combout  & ( (A[31] & (((!\ShiftLeft0~0_combout ) # (\ShiftRight0~6_combout )) # (B[4]))) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftLeft0~0_combout ),
	.datad(!A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h00F700F708FF08FF;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N54
cyclonev_lcell_comb \ShiftLeft0~72 (
// Equation(s):
// \ShiftLeft0~72_combout  = ( B[1] & ( \A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[26]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (A[25])) ) ) ) # ( !B[1] & ( \A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q ) # (\A[27]~DUPLICATE_q ) ) ) ) # ( B[1] & ( 
// !\A[28]~DUPLICATE_q  & ( (!\B[0]~DUPLICATE_q  & ((\A[26]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (A[25])) ) ) ) # ( !B[1] & ( !\A[28]~DUPLICATE_q  & ( (\B[0]~DUPLICATE_q  & \A[27]~DUPLICATE_q ) ) ) )

	.dataa(!A[25]),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[27]~DUPLICATE_q ),
	.datad(!\A[26]~DUPLICATE_q ),
	.datae(!B[1]),
	.dataf(!\A[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~72 .extended_lut = "off";
defparam \ShiftLeft0~72 .lut_mask = 64'h030311DDCFCF11DD;
defparam \ShiftLeft0~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N18
cyclonev_lcell_comb \ShiftLeft0~59 (
// Equation(s):
// \ShiftLeft0~59_combout  = ( \A[20]~DUPLICATE_q  & ( B[1] & ( (!B[0] & ((A[18]))) # (B[0] & (\A[17]~DUPLICATE_q )) ) ) ) # ( !\A[20]~DUPLICATE_q  & ( B[1] & ( (!B[0] & ((A[18]))) # (B[0] & (\A[17]~DUPLICATE_q )) ) ) ) # ( \A[20]~DUPLICATE_q  & ( !B[1] & ( 
// (!B[0]) # (\A[19]~DUPLICATE_q ) ) ) ) # ( !\A[20]~DUPLICATE_q  & ( !B[1] & ( (B[0] & \A[19]~DUPLICATE_q ) ) ) )

	.dataa(!B[0]),
	.datab(!\A[17]~DUPLICATE_q ),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!A[18]),
	.datae(!\A[20]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~59 .extended_lut = "off";
defparam \ShiftLeft0~59 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \ShiftLeft0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N0
cyclonev_lcell_comb \ShiftLeft0~74 (
// Equation(s):
// \ShiftLeft0~74_combout  = ( \ShiftLeft0~73_combout  & ( \ShiftLeft0~59_combout  & ( (!\B[2]~DUPLICATE_q  & (((B[3])) # (\ShiftLeft0~72_combout ))) # (\B[2]~DUPLICATE_q  & (((!B[3]) # (\ShiftLeft0~49_combout )))) ) ) ) # ( !\ShiftLeft0~73_combout  & ( 
// \ShiftLeft0~59_combout  & ( (!\B[2]~DUPLICATE_q  & (((B[3])) # (\ShiftLeft0~72_combout ))) # (\B[2]~DUPLICATE_q  & (((B[3] & \ShiftLeft0~49_combout )))) ) ) ) # ( \ShiftLeft0~73_combout  & ( !\ShiftLeft0~59_combout  & ( (!\B[2]~DUPLICATE_q  & 
// (\ShiftLeft0~72_combout  & (!B[3]))) # (\B[2]~DUPLICATE_q  & (((!B[3]) # (\ShiftLeft0~49_combout )))) ) ) ) # ( !\ShiftLeft0~73_combout  & ( !\ShiftLeft0~59_combout  & ( (!\B[2]~DUPLICATE_q  & (\ShiftLeft0~72_combout  & (!B[3]))) # (\B[2]~DUPLICATE_q  & 
// (((B[3] & \ShiftLeft0~49_combout )))) ) ) )

	.dataa(!\ShiftLeft0~72_combout ),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~49_combout ),
	.datae(!\ShiftLeft0~73_combout ),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~74 .extended_lut = "off";
defparam \ShiftLeft0~74 .lut_mask = 64'h404370734C4F7C7F;
defparam \ShiftLeft0~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \ShiftLeft0~75 (
// Equation(s):
// \ShiftLeft0~75_combout  = ( \ShiftLeft0~39_combout  & ( (!\ShiftRight0~6_combout  & ((\ShiftLeft0~74_combout ) # (B[4]))) ) ) # ( !\ShiftLeft0~39_combout  & ( (!B[4] & (!\ShiftRight0~6_combout  & \ShiftLeft0~74_combout )) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftLeft0~74_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~75 .extended_lut = "off";
defparam \ShiftLeft0~75 .lut_mask = 64'h00A000A050F050F0;
defparam \ShiftLeft0~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \ShiftLeft0~75_combout  & ( \Add1~113_sumout  & ( (!ALUfunc[0] & ((!ALUfunc[3]) # ((\Selector3~1_combout )))) # (ALUfunc[0] & (((\ALUout~13_combout )) # (ALUfunc[3]))) ) ) ) # ( !\ShiftLeft0~75_combout  & ( \Add1~113_sumout  & ( 
// (!ALUfunc[0] & ((!ALUfunc[3]) # ((\Selector3~1_combout )))) # (ALUfunc[0] & (!ALUfunc[3] & ((\ALUout~13_combout )))) ) ) ) # ( \ShiftLeft0~75_combout  & ( !\Add1~113_sumout  & ( (!ALUfunc[0] & (ALUfunc[3] & (\Selector3~1_combout ))) # (ALUfunc[0] & 
// (((\ALUout~13_combout )) # (ALUfunc[3]))) ) ) ) # ( !\ShiftLeft0~75_combout  & ( !\Add1~113_sumout  & ( (!ALUfunc[0] & (ALUfunc[3] & (\Selector3~1_combout ))) # (ALUfunc[0] & (!ALUfunc[3] & ((\ALUout~13_combout )))) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[3]),
	.datac(!\Selector3~1_combout ),
	.datad(!\ALUout~13_combout ),
	.datae(!\ShiftLeft0~75_combout ),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h024613578ACE9BDF;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = ( !ALUfunc[1] & ( ((!ALUfunc[2] & (ALUfunc[3])) # (ALUfunc[2] & (((\Selector3~2_combout ))))) ) ) # ( ALUfunc[1] & ( (!ALUfunc[3] & (ALUfunc[2] & ((!\A[28]~DUPLICATE_q  & ((B[28]))) # (\A[28]~DUPLICATE_q  & ((!ALUfunc[0]) # 
// (!B[28])))))) # (ALUfunc[3] & (!ALUfunc[2] & ((!\A[28]~DUPLICATE_q  & ((!B[28]))) # (\A[28]~DUPLICATE_q  & (ALUfunc[0] & B[28]))))) ) )

	.dataa(!\A[28]~DUPLICATE_q ),
	.datab(!ALUfunc[3]),
	.datac(!ALUfunc[0]),
	.datad(!ALUfunc[2]),
	.datae(!ALUfunc[1]),
	.dataf(!B[28]),
	.datag(!\Selector3~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~3 .extended_lut = "on";
defparam \Selector3~3 .lut_mask = 64'h330F2244330F01C8;
defparam \Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \Add2~113_sumout  & ( \Selector3~3_combout  & ( (!ALUfunc[0]) # (((!\ALUout~13_combout ) # (ALUfunc[2])) # (ALUfunc[1])) ) ) ) # ( !\Add2~113_sumout  & ( \Selector3~3_combout  & ( (((ALUfunc[0] & !\ALUout~13_combout )) # 
// (ALUfunc[2])) # (ALUfunc[1]) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[1]),
	.datac(!\ALUout~13_combout ),
	.datad(!ALUfunc[2]),
	.datae(!\Add2~113_sumout ),
	.dataf(!\Selector3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0000000073FFFBFF;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \regs~412feeder (
// Equation(s):
// \regs~412feeder_combout  = ( \memin[28]~109_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~412feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~412feeder .extended_lut = "off";
defparam \regs~412feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~412feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N43
dffeas \regs~412 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~412 .is_wysiwyg = "true";
defparam \regs~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N16
dffeas \regs~476 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~476 .is_wysiwyg = "true";
defparam \regs~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N34
dffeas \regs~508 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~508 .is_wysiwyg = "true";
defparam \regs~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N28
dffeas \regs~444 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~444 .is_wysiwyg = "true";
defparam \regs~444 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N18
cyclonev_lcell_comb \regs~671 (
// Equation(s):
// \regs~671_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~508_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~476_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~444_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~412_q  ) ) )

	.dataa(!\regs~412_q ),
	.datab(!\regs~476_q ),
	.datac(!\regs~508_q ),
	.datad(!\regs~444_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~671 .extended_lut = "off";
defparam \regs~671 .lut_mask = 64'h555500FF33330F0F;
defparam \regs~671 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N49
dffeas \regs~92 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~92 .is_wysiwyg = "true";
defparam \regs~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \regs~60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~60 .is_wysiwyg = "true";
defparam \regs~60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N15
cyclonev_lcell_comb \regs~28feeder (
// Equation(s):
// \regs~28feeder_combout  = ( \memin[28]~109_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~28feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~28feeder .extended_lut = "off";
defparam \regs~28feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~28feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \regs~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~28feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~28 .is_wysiwyg = "true";
defparam \regs~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \regs~124 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~124 .is_wysiwyg = "true";
defparam \regs~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N9
cyclonev_lcell_comb \regs~668 (
// Equation(s):
// \regs~668_combout  = ( \regs~124_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~92_q ) ) ) ) # ( !\regs~124_q  & ( \Selector80~1_combout  & ( (\regs~92_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~124_q  & ( !\Selector80~1_combout  & 
// ( (!\Selector81~1_combout  & ((\regs~28_q ))) # (\Selector81~1_combout  & (\regs~60_q )) ) ) ) # ( !\regs~124_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~28_q ))) # (\Selector81~1_combout  & (\regs~60_q )) ) ) )

	.dataa(!\regs~92_q ),
	.datab(!\regs~60_q ),
	.datac(!\regs~28_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~124_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~668 .extended_lut = "off";
defparam \regs~668 .lut_mask = 64'h0F330F33550055FF;
defparam \regs~668 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N5
dffeas \regs~156 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~156 .is_wysiwyg = "true";
defparam \regs~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N35
dffeas \regs~220 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~220 .is_wysiwyg = "true";
defparam \regs~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N8
dffeas \regs~188 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~188 .is_wysiwyg = "true";
defparam \regs~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N26
dffeas \regs~252 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~252 .is_wysiwyg = "true";
defparam \regs~252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \regs~669 (
// Equation(s):
// \regs~669_combout  = ( \regs~252_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~220_q ) ) ) ) # ( !\regs~252_q  & ( \Selector80~1_combout  & ( (\regs~220_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~252_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~156_q )) # (\Selector81~1_combout  & ((\regs~188_q ))) ) ) ) # ( !\regs~252_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~156_q )) # (\Selector81~1_combout  & ((\regs~188_q ))) ) ) )

	.dataa(!\regs~156_q ),
	.datab(!\regs~220_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~188_q ),
	.datae(!\regs~252_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~669 .extended_lut = "off";
defparam \regs~669 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~669 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N22
dffeas \regs~284 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~284 .is_wysiwyg = "true";
defparam \regs~284 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N45
cyclonev_lcell_comb \regs~316feeder (
// Equation(s):
// \regs~316feeder_combout  = ( \memin[28]~109_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[28]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~316feeder .extended_lut = "off";
defparam \regs~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N46
dffeas \regs~316 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~316 .is_wysiwyg = "true";
defparam \regs~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N56
dffeas \regs~348 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~348 .is_wysiwyg = "true";
defparam \regs~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N38
dffeas \regs~380 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~380 .is_wysiwyg = "true";
defparam \regs~380 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N36
cyclonev_lcell_comb \regs~670 (
// Equation(s):
// \regs~670_combout  = ( \regs~380_q  & ( \Selector81~1_combout  & ( (\Selector80~1_combout ) # (\regs~316_q ) ) ) ) # ( !\regs~380_q  & ( \Selector81~1_combout  & ( (\regs~316_q  & !\Selector80~1_combout ) ) ) ) # ( \regs~380_q  & ( !\Selector81~1_combout  
// & ( (!\Selector80~1_combout  & (\regs~284_q )) # (\Selector80~1_combout  & ((\regs~348_q ))) ) ) ) # ( !\regs~380_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~284_q )) # (\Selector80~1_combout  & ((\regs~348_q ))) ) ) )

	.dataa(!\regs~284_q ),
	.datab(!\regs~316_q ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~348_q ),
	.datae(!\regs~380_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~670 .extended_lut = "off";
defparam \regs~670 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \regs~672 (
// Equation(s):
// \regs~672_combout  = ( \regs~670_combout  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~669_combout ))) # (\Selector78~1_combout  & (\regs~671_combout )) ) ) ) # ( !\regs~670_combout  & ( \Selector79~1_combout  & ( 
// (!\Selector78~1_combout  & ((\regs~669_combout ))) # (\Selector78~1_combout  & (\regs~671_combout )) ) ) ) # ( \regs~670_combout  & ( !\Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~668_combout ) ) ) ) # ( !\regs~670_combout  & ( 
// !\Selector79~1_combout  & ( (\regs~668_combout  & !\Selector78~1_combout ) ) ) )

	.dataa(!\regs~671_combout ),
	.datab(!\regs~668_combout ),
	.datac(!\regs~669_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~670_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~672 .extended_lut = "off";
defparam \regs~672 .lut_mask = 64'h330033FF0F550F55;
defparam \regs~672 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N8
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N39
cyclonev_lcell_comb \memin[28]~107 (
// Equation(s):
// \memin[28]~107_combout  = ( !\memin[15]~59_combout  & ( (!PC[28]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~107 .extended_lut = "off";
defparam \memin[28]~107 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[28]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N57
cyclonev_lcell_comb \memin[28]~126 (
// Equation(s):
// \memin[28]~126_combout  = ( \memin[28]~107_combout  & ( (!\memin[0]~0_combout  & ((!\memin[10]~13_combout ) # ((!\dmem~67_combout )))) # (\memin[0]~0_combout  & (!\regs~672_combout  & ((!\memin[10]~13_combout ) # (!\dmem~67_combout )))) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[10]~13_combout ),
	.datac(!\dmem~67_combout ),
	.datad(!\regs~672_combout ),
	.datae(gnd),
	.dataf(!\memin[28]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~126 .extended_lut = "off";
defparam \memin[28]~126 .lut_mask = 64'h00000000FCA8FCA8;
defparam \memin[28]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N6
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \memin[28]~126_combout  & ( (!\LdPC~1_combout  & (((\Add0~105_sumout )))) # (\LdPC~1_combout  & (\Selector75~0_combout  & ((\Selector3~0_combout )))) ) ) # ( !\memin[28]~126_combout  & ( (\Add0~105_sumout ) # (\LdPC~1_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~105_sumout ),
	.datad(!\Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\memin[28]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h3F3F3F3F0C1D0C1D;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \PC[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N51
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( PC[29] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N54
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \PC[30]~DUPLICATE_q  ) + ( GND ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( \PC[30]~DUPLICATE_q  ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N18
cyclonev_lcell_comb \memin[30]~128 (
// Equation(s):
// \memin[30]~128_combout  = ( \memin[10]~13_combout  & ( (\memin[30]~114_combout  & (!\dmem~71_combout  & ((!\memin[0]~0_combout ) # (!\regs~682_combout )))) ) ) # ( !\memin[10]~13_combout  & ( (\memin[30]~114_combout  & ((!\memin[0]~0_combout ) # 
// (!\regs~682_combout ))) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\regs~682_combout ),
	.datac(!\memin[30]~114_combout ),
	.datad(!\dmem~71_combout ),
	.datae(gnd),
	.dataf(!\memin[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~128 .extended_lut = "off";
defparam \memin[30]~128 .lut_mask = 64'h0E0E0E0E0E000E00;
defparam \memin[30]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N48
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \memin[30]~128_combout  & ( (!\LdPC~1_combout  & (\Add0~113_sumout )) # (\LdPC~1_combout  & (((\Selector75~0_combout  & \Selector1~4_combout )))) ) ) # ( !\memin[30]~128_combout  & ( (\LdPC~1_combout ) # (\Add0~113_sumout ) ) )

	.dataa(!\Add0~113_sumout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector1~4_combout ),
	.datad(!\LdPC~1_combout ),
	.datae(gnd),
	.dataf(!\memin[30]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h55FF55FF55035503;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N50
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N51
cyclonev_lcell_comb \memin[30]~114 (
// Equation(s):
// \memin[30]~114_combout  = ( PC[30] & ( (!\memin[15]~59_combout  & !\DrPC~0_combout ) ) ) # ( !PC[30] & ( !\memin[15]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[15]~59_combout ),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!PC[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~114 .extended_lut = "off";
defparam \memin[30]~114 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \memin[30]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N0
cyclonev_lcell_comb \memin[30]~115_Duplicate_168 (
// Equation(s):
// \memin[30]~115_Duplicate_169  = ( \Selector1~4_combout  & ( \memin[30]~113_combout  ) ) # ( !\Selector1~4_combout  & ( \memin[30]~113_combout  ) ) # ( \Selector1~4_combout  & ( !\memin[30]~113_combout  & ( ((!\memin[30]~114_combout ) # ((\dmem~71_combout  
// & \memin[10]~13_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector1~4_combout  & ( !\memin[30]~113_combout  & ( (!\memin[30]~114_combout ) # ((\dmem~71_combout  & \memin[10]~13_combout )) ) ) )

	.dataa(!\dmem~71_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[10]~13_combout ),
	.datad(!\memin[30]~114_combout ),
	.datae(!\Selector1~4_combout ),
	.dataf(!\memin[30]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_Duplicate_169 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115_Duplicate_168 .extended_lut = "off";
defparam \memin[30]~115_Duplicate_168 .lut_mask = 64'hFF05FF37FFFFFFFF;
defparam \memin[30]~115_Duplicate_168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N55
dffeas \regs~222 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_169 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~222 .is_wysiwyg = "true";
defparam \regs~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N49
dffeas \regs~190 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_169 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~190 .is_wysiwyg = "true";
defparam \regs~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N37
dffeas \regs~254 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_169 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~254 .is_wysiwyg = "true";
defparam \regs~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N22
dffeas \regs~158 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_171 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~158 .is_wysiwyg = "true";
defparam \regs~158 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \regs~679 (
// Equation(s):
// \regs~679_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~254_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~222_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~190_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~158_q  ) ) )

	.dataa(!\regs~222_q ),
	.datab(!\regs~190_q ),
	.datac(!\regs~254_q ),
	.datad(!\regs~158_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~679 .extended_lut = "off";
defparam \regs~679 .lut_mask = 64'h00FF333355550F0F;
defparam \regs~679 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \regs~286feeder (
// Equation(s):
// \regs~286feeder_combout  = ( \memin[30]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~286feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~286feeder .extended_lut = "off";
defparam \regs~286feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~286feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \regs~286 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~286 .is_wysiwyg = "true";
defparam \regs~286 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N0
cyclonev_lcell_comb \memin[30]~115_Duplicate_308 (
// Equation(s):
// \memin[30]~115_Duplicate_309  = ( \dmem~71_combout  & ( \memin[30]~113_combout  ) ) # ( !\dmem~71_combout  & ( \memin[30]~113_combout  ) ) # ( \dmem~71_combout  & ( !\memin[30]~113_combout  & ( (!\memin[30]~114_combout ) # (((\Selector75~0_combout  & 
// \Selector1~4_combout )) # (\memin[10]~13_combout )) ) ) ) # ( !\dmem~71_combout  & ( !\memin[30]~113_combout  & ( (!\memin[30]~114_combout ) # ((\Selector75~0_combout  & \Selector1~4_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[30]~114_combout ),
	.datac(!\memin[10]~13_combout ),
	.datad(!\Selector1~4_combout ),
	.datae(!\dmem~71_combout ),
	.dataf(!\memin[30]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_Duplicate_309 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115_Duplicate_308 .extended_lut = "off";
defparam \memin[30]~115_Duplicate_308 .lut_mask = 64'hCCDDCFDFFFFFFFFF;
defparam \memin[30]~115_Duplicate_308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \regs~350 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[30]~115_Duplicate_309 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~350 .is_wysiwyg = "true";
defparam \regs~350 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N48
cyclonev_lcell_comb \regs~318feeder (
// Equation(s):
// \regs~318feeder_combout  = ( \memin[30]~115_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~318feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~318feeder .extended_lut = "off";
defparam \regs~318feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~318feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y15_N49
dffeas \regs~318 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~318 .is_wysiwyg = "true";
defparam \regs~318 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N54
cyclonev_lcell_comb \memin[30]~115_Duplicate_149 (
// Equation(s):
// \memin[30]~115_Duplicate_150  = ( \memin[30]~113_combout  & ( \Selector1~4_combout  ) ) # ( !\memin[30]~113_combout  & ( \Selector1~4_combout  & ( (!\memin[30]~114_combout ) # (((\memin[10]~13_combout  & \dmem~71_combout )) # (\Selector75~0_combout )) ) ) 
// ) # ( \memin[30]~113_combout  & ( !\Selector1~4_combout  ) ) # ( !\memin[30]~113_combout  & ( !\Selector1~4_combout  & ( (!\memin[30]~114_combout ) # ((\memin[10]~13_combout  & \dmem~71_combout )) ) ) )

	.dataa(!\memin[30]~114_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[10]~13_combout ),
	.datad(!\dmem~71_combout ),
	.datae(!\memin[30]~113_combout ),
	.dataf(!\Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_Duplicate_150 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115_Duplicate_149 .extended_lut = "off";
defparam \memin[30]~115_Duplicate_149 .lut_mask = 64'hAAAFFFFFBBBFFFFF;
defparam \memin[30]~115_Duplicate_149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N20
dffeas \regs~382 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_150 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~382 .is_wysiwyg = "true";
defparam \regs~382 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \regs~680 (
// Equation(s):
// \regs~680_combout  = ( \regs~382_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~350_q ) ) ) ) # ( !\regs~382_q  & ( \Selector80~1_combout  & ( (\regs~350_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~382_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~286_q )) # (\Selector81~1_combout  & ((\regs~318_q ))) ) ) ) # ( !\regs~382_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~286_q )) # (\Selector81~1_combout  & ((\regs~318_q ))) ) ) )

	.dataa(!\regs~286_q ),
	.datab(!\regs~350_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~318_q ),
	.datae(!\regs~382_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~680 .extended_lut = "off";
defparam \regs~680 .lut_mask = 64'h505F505F30303F3F;
defparam \regs~680 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \regs~446 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_150 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~446 .is_wysiwyg = "true";
defparam \regs~446 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N39
cyclonev_lcell_comb \memin[30]~115_Duplicate_153 (
// Equation(s):
// \memin[30]~115_Duplicate_154  = ( \memin[10]~13_combout  & ( \memin[30]~113_combout  ) ) # ( !\memin[10]~13_combout  & ( \memin[30]~113_combout  ) ) # ( \memin[10]~13_combout  & ( !\memin[30]~113_combout  & ( (!\memin[30]~114_combout ) # 
// (((\Selector75~0_combout  & \Selector1~4_combout )) # (\dmem~71_combout )) ) ) ) # ( !\memin[10]~13_combout  & ( !\memin[30]~113_combout  & ( (!\memin[30]~114_combout ) # ((\Selector75~0_combout  & \Selector1~4_combout )) ) ) )

	.dataa(!\memin[30]~114_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\dmem~71_combout ),
	.datad(!\Selector1~4_combout ),
	.datae(!\memin[10]~13_combout ),
	.dataf(!\memin[30]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_Duplicate_154 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115_Duplicate_153 .extended_lut = "off";
defparam \memin[30]~115_Duplicate_153 .lut_mask = 64'hAABBAFBFFFFFFFFF;
defparam \memin[30]~115_Duplicate_153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N40
dffeas \regs~414 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[30]~115_Duplicate_154 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~414 .is_wysiwyg = "true";
defparam \regs~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y16_N49
dffeas \regs~478 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_154 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~478 .is_wysiwyg = "true";
defparam \regs~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N56
dffeas \regs~510 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_150 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~510 .is_wysiwyg = "true";
defparam \regs~510 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \regs~681 (
// Equation(s):
// \regs~681_combout  = ( \regs~510_q  & ( \Selector80~1_combout  & ( (\regs~478_q ) # (\Selector81~1_combout ) ) ) ) # ( !\regs~510_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & \regs~478_q ) ) ) ) # ( \regs~510_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~414_q ))) # (\Selector81~1_combout  & (\regs~446_q )) ) ) ) # ( !\regs~510_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~414_q ))) # (\Selector81~1_combout  & (\regs~446_q )) ) ) )

	.dataa(!\regs~446_q ),
	.datab(!\regs~414_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~478_q ),
	.datae(!\regs~510_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~681 .extended_lut = "off";
defparam \regs~681 .lut_mask = 64'h3535353500F00FFF;
defparam \regs~681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N3
cyclonev_lcell_comb \memin[30]~115_Duplicate_151 (
// Equation(s):
// \memin[30]~115_Duplicate_152  = ( \memin[30]~113_combout  & ( \Selector1~4_combout  ) ) # ( !\memin[30]~113_combout  & ( \Selector1~4_combout  & ( ((!\memin[30]~114_combout ) # ((\memin[10]~13_combout  & \dmem~71_combout ))) # (\Selector75~0_combout ) ) ) 
// ) # ( \memin[30]~113_combout  & ( !\Selector1~4_combout  ) ) # ( !\memin[30]~113_combout  & ( !\Selector1~4_combout  & ( (!\memin[30]~114_combout ) # ((\memin[10]~13_combout  & \dmem~71_combout )) ) ) )

	.dataa(!\memin[10]~13_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\dmem~71_combout ),
	.datad(!\memin[30]~114_combout ),
	.datae(!\memin[30]~113_combout ),
	.dataf(!\Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_Duplicate_152 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115_Duplicate_151 .extended_lut = "off";
defparam \memin[30]~115_Duplicate_151 .lut_mask = 64'hFF05FFFFFF37FFFF;
defparam \memin[30]~115_Duplicate_151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \regs~126 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_152 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~126 .is_wysiwyg = "true";
defparam \regs~126 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N42
cyclonev_lcell_comb \regs~94feeder (
// Equation(s):
// \regs~94feeder_combout  = ( \memin[30]~115_Duplicate_152  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[30]~115_Duplicate_152 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~94feeder .extended_lut = "off";
defparam \regs~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N44
dffeas \regs~94 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~94 .is_wysiwyg = "true";
defparam \regs~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N47
dffeas \regs~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_171 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~30 .is_wysiwyg = "true";
defparam \regs~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N8
dffeas \regs~62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_152 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~62 .is_wysiwyg = "true";
defparam \regs~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N6
cyclonev_lcell_comb \regs~678 (
// Equation(s):
// \regs~678_combout  = ( \regs~62_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout ) # (\regs~126_q ) ) ) ) # ( !\regs~62_q  & ( \Selector81~1_combout  & ( (\regs~126_q  & \Selector80~1_combout ) ) ) ) # ( \regs~62_q  & ( !\Selector81~1_combout  & 
// ( (!\Selector80~1_combout  & ((\regs~30_q ))) # (\Selector80~1_combout  & (\regs~94_q )) ) ) ) # ( !\regs~62_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & ((\regs~30_q ))) # (\Selector80~1_combout  & (\regs~94_q )) ) ) )

	.dataa(!\regs~126_q ),
	.datab(!\regs~94_q ),
	.datac(!\regs~30_q ),
	.datad(!\Selector80~1_combout ),
	.datae(!\regs~62_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~678 .extended_lut = "off";
defparam \regs~678 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~678 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \regs~682 (
// Equation(s):
// \regs~682_combout  = ( \regs~681_combout  & ( \regs~678_combout  & ( (!\Selector78~1_combout  & (((!\Selector79~1_combout )) # (\regs~679_combout ))) # (\Selector78~1_combout  & (((\Selector79~1_combout ) # (\regs~680_combout )))) ) ) ) # ( 
// !\regs~681_combout  & ( \regs~678_combout  & ( (!\Selector78~1_combout  & (((!\Selector79~1_combout )) # (\regs~679_combout ))) # (\Selector78~1_combout  & (((\regs~680_combout  & !\Selector79~1_combout )))) ) ) ) # ( \regs~681_combout  & ( 
// !\regs~678_combout  & ( (!\Selector78~1_combout  & (\regs~679_combout  & ((\Selector79~1_combout )))) # (\Selector78~1_combout  & (((\Selector79~1_combout ) # (\regs~680_combout )))) ) ) ) # ( !\regs~681_combout  & ( !\regs~678_combout  & ( 
// (!\Selector78~1_combout  & (\regs~679_combout  & ((\Selector79~1_combout )))) # (\Selector78~1_combout  & (((\regs~680_combout  & !\Selector79~1_combout )))) ) ) )

	.dataa(!\regs~679_combout ),
	.datab(!\Selector78~1_combout ),
	.datac(!\regs~680_combout ),
	.datad(!\Selector79~1_combout ),
	.datae(!\regs~681_combout ),
	.dataf(!\regs~678_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~682 .extended_lut = "off";
defparam \regs~682 .lut_mask = 64'h03440377CF44CF77;
defparam \regs~682 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N21
cyclonev_lcell_comb \memin[30]~113 (
// Equation(s):
// \memin[30]~113_combout  = ( \regs~682_combout  & ( \memin[0]~0_combout  ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~682_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~113 .extended_lut = "off";
defparam \memin[30]~113 .lut_mask = 64'h0000000055555555;
defparam \memin[30]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \memin[30]~115 (
// Equation(s):
// \memin[30]~115_combout  = ( \dmem~71_combout  & ( \memin[10]~13_combout  ) ) # ( !\dmem~71_combout  & ( \memin[10]~13_combout  & ( ((!\memin[30]~114_combout ) # ((\Selector1~4_combout  & \Selector75~0_combout ))) # (\memin[30]~113_combout ) ) ) ) # ( 
// \dmem~71_combout  & ( !\memin[10]~13_combout  & ( ((!\memin[30]~114_combout ) # ((\Selector1~4_combout  & \Selector75~0_combout ))) # (\memin[30]~113_combout ) ) ) ) # ( !\dmem~71_combout  & ( !\memin[10]~13_combout  & ( ((!\memin[30]~114_combout ) # 
// ((\Selector1~4_combout  & \Selector75~0_combout ))) # (\memin[30]~113_combout ) ) ) )

	.dataa(!\memin[30]~113_combout ),
	.datab(!\memin[30]~114_combout ),
	.datac(!\Selector1~4_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\dmem~71_combout ),
	.dataf(!\memin[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115 .extended_lut = "off";
defparam \memin[30]~115 .lut_mask = 64'hDDDFDDDFDDDFFFFF;
defparam \memin[30]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[30]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[30]~115_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036022905440A92C414C2141160000000000000000";
// synopsys translate_on

// Location: FF_X31_Y17_N38
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[30]~115_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \dmem~70 (
// Equation(s):
// \dmem~70_combout  = ( \dmem~31_q  & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~31_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( !\dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\dmem~31_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~70 .extended_lut = "off";
defparam \dmem~70 .lut_mask = 64'h0050AAFA0555AFFF;
defparam \dmem~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N0
cyclonev_lcell_comb \dmem~71 (
// Equation(s):
// \dmem~71_combout  = ( \dmem~39_combout  & ( dmem_rtl_0_bypass[89] ) ) # ( !\dmem~39_combout  & ( (!dmem_rtl_0_bypass[90] & (dmem_rtl_0_bypass[89])) # (dmem_rtl_0_bypass[90] & ((\dmem~70_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[89]),
	.datab(gnd),
	.datac(!\dmem~70_combout ),
	.datad(!dmem_rtl_0_bypass[90]),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~71 .extended_lut = "off";
defparam \dmem~71 .lut_mask = 64'h550F550F55555555;
defparam \dmem~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N33
cyclonev_lcell_comb \memin[30]~115_Duplicate_170 (
// Equation(s):
// \memin[30]~115_Duplicate_171  = ( \Selector1~4_combout  & ( \memin[30]~113_combout  ) ) # ( !\Selector1~4_combout  & ( \memin[30]~113_combout  ) ) # ( \Selector1~4_combout  & ( !\memin[30]~113_combout  & ( ((!\memin[30]~114_combout ) # ((\dmem~71_combout  
// & \memin[10]~13_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector1~4_combout  & ( !\memin[30]~113_combout  & ( (!\memin[30]~114_combout ) # ((\dmem~71_combout  & \memin[10]~13_combout )) ) ) )

	.dataa(!\dmem~71_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[30]~114_combout ),
	.datad(!\memin[10]~13_combout ),
	.datae(!\Selector1~4_combout ),
	.dataf(!\memin[30]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_Duplicate_171 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115_Duplicate_170 .extended_lut = "off";
defparam \memin[30]~115_Duplicate_170 .lut_mask = 64'hF0F5F3F7FFFFFFFF;
defparam \memin[30]~115_Duplicate_170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_171 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N57
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \A[30]~DUPLICATE_q  & ( B[0] & ( (!B[1] & (A[29])) # (B[1] & ((\A[31]~DUPLICATE_q ))) ) ) ) # ( !\A[30]~DUPLICATE_q  & ( B[0] & ( (!B[1] & (A[29])) # (B[1] & ((\A[31]~DUPLICATE_q ))) ) ) ) # ( \A[30]~DUPLICATE_q  & ( !B[0] & ( 
// (A[28]) # (B[1]) ) ) ) # ( !\A[30]~DUPLICATE_q  & ( !B[0] & ( (!B[1] & A[28]) ) ) )

	.dataa(!A[29]),
	.datab(!B[1]),
	.datac(!A[28]),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(!\A[30]~DUPLICATE_q ),
	.dataf(!B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h0C0C3F3F44774477;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N6
cyclonev_lcell_comb \ShiftRight0~70 (
// Equation(s):
// \ShiftRight0~70_combout  = ( \B[2]~DUPLICATE_q  & ( \ShiftRight0~41_combout  & ( (!B[3] & ((\ShiftRight0~42_combout ))) # (B[3] & (A[31])) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( \ShiftRight0~41_combout  & ( (!B[3]) # (A[31]) ) ) ) # ( \B[2]~DUPLICATE_q  & ( 
// !\ShiftRight0~41_combout  & ( (!B[3] & ((\ShiftRight0~42_combout ))) # (B[3] & (A[31])) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( !\ShiftRight0~41_combout  & ( (A[31] & B[3]) ) ) )

	.dataa(!A[31]),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!\ShiftRight0~42_combout ),
	.datae(!\B[2]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~70 .extended_lut = "off";
defparam \ShiftRight0~70 .lut_mask = 64'h050505F5F5F505F5;
defparam \ShiftRight0~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N9
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \B[0]~_Duplicate_20  & ( B[1] & ( A[11] ) ) ) # ( !\B[0]~_Duplicate_20  & ( B[1] & ( A[10] ) ) ) # ( \B[0]~_Duplicate_20  & ( !B[1] & ( A[9] ) ) ) # ( !\B[0]~_Duplicate_20  & ( !B[1] & ( A[8] ) ) )

	.dataa(!A[11]),
	.datab(!A[10]),
	.datac(!A[9]),
	.datad(!A[8]),
	.datae(!\B[0]~_Duplicate_20 ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \ShiftRight0~69 (
// Equation(s):
// \ShiftRight0~69_combout  = ( \ShiftRight0~40_combout  & ( \ShiftRight0~46_combout  & ( (!B[3] & (((!\B[2]~DUPLICATE_q ) # (\ShiftRight0~47_combout )))) # (B[3] & (((\B[2]~DUPLICATE_q )) # (\ShiftRight0~39_combout ))) ) ) ) # ( !\ShiftRight0~40_combout  & 
// ( \ShiftRight0~46_combout  & ( (!B[3] & (((!\B[2]~DUPLICATE_q ) # (\ShiftRight0~47_combout )))) # (B[3] & (\ShiftRight0~39_combout  & ((!\B[2]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~40_combout  & ( !\ShiftRight0~46_combout  & ( (!B[3] & 
// (((\ShiftRight0~47_combout  & \B[2]~DUPLICATE_q )))) # (B[3] & (((\B[2]~DUPLICATE_q )) # (\ShiftRight0~39_combout ))) ) ) ) # ( !\ShiftRight0~40_combout  & ( !\ShiftRight0~46_combout  & ( (!B[3] & (((\ShiftRight0~47_combout  & \B[2]~DUPLICATE_q )))) # 
// (B[3] & (\ShiftRight0~39_combout  & ((!\B[2]~DUPLICATE_q )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~39_combout ),
	.datac(!\ShiftRight0~47_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~40_combout ),
	.dataf(!\ShiftRight0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~69 .extended_lut = "off";
defparam \ShiftRight0~69 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \ShiftRight0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \ShiftRight0~71 (
// Equation(s):
// \ShiftRight0~71_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~69_combout  & ( A[31] ) ) ) # ( !\ShiftRight0~6_combout  & ( \ShiftRight0~69_combout  & ( (!B[4]) # (\ShiftRight0~70_combout ) ) ) ) # ( \ShiftRight0~6_combout  & ( 
// !\ShiftRight0~69_combout  & ( A[31] ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~69_combout  & ( (B[4] & \ShiftRight0~70_combout ) ) ) )

	.dataa(!A[31]),
	.datab(!B[4]),
	.datac(gnd),
	.datad(!\ShiftRight0~70_combout ),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~71 .extended_lut = "off";
defparam \ShiftRight0~71 .lut_mask = 64'h00335555CCFF5555;
defparam \ShiftRight0~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N6
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \Add1~45_sumout  & ( \ShiftRight0~71_combout  & ( (!ALUfunc[0]) # ((!ALUfunc[3] & (\ALUout~9_combout )) # (ALUfunc[3] & ((\ShiftLeft0~30_combout )))) ) ) ) # ( !\Add1~45_sumout  & ( \ShiftRight0~71_combout  & ( (!ALUfunc[3] & 
// (\ALUout~9_combout  & (ALUfunc[0]))) # (ALUfunc[3] & (((!ALUfunc[0]) # (\ShiftLeft0~30_combout )))) ) ) ) # ( \Add1~45_sumout  & ( !\ShiftRight0~71_combout  & ( (!ALUfunc[3] & (((!ALUfunc[0])) # (\ALUout~9_combout ))) # (ALUfunc[3] & (((ALUfunc[0] & 
// \ShiftLeft0~30_combout )))) ) ) ) # ( !\Add1~45_sumout  & ( !\ShiftRight0~71_combout  & ( (ALUfunc[0] & ((!ALUfunc[3] & (\ALUout~9_combout )) # (ALUfunc[3] & ((\ShiftLeft0~30_combout ))))) ) ) )

	.dataa(!ALUfunc[3]),
	.datab(!\ALUout~9_combout ),
	.datac(!ALUfunc[0]),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!\Add1~45_sumout ),
	.dataf(!\ShiftRight0~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N24
cyclonev_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = ( \Selector23~1_combout  & ( \Selector23~2_combout  & ( (!ALUfunc[3] & (ALUfunc[2] & ((!ALUfunc[1]) # (!\Selector23~0_combout )))) # (ALUfunc[3] & ((!ALUfunc[1]) # ((!ALUfunc[2] & \Selector23~0_combout )))) ) ) ) # ( 
// !\Selector23~1_combout  & ( \Selector23~2_combout  & ( (!ALUfunc[1] & (((ALUfunc[2])))) # (ALUfunc[1] & ((!ALUfunc[3] & (ALUfunc[2] & !\Selector23~0_combout )) # (ALUfunc[3] & (!ALUfunc[2] & \Selector23~0_combout )))) ) ) ) # ( \Selector23~1_combout  & ( 
// !\Selector23~2_combout  & ( (!ALUfunc[3] & (ALUfunc[1] & (ALUfunc[2] & !\Selector23~0_combout ))) # (ALUfunc[3] & (!ALUfunc[2] & ((!ALUfunc[1]) # (\Selector23~0_combout )))) ) ) ) # ( !\Selector23~1_combout  & ( !\Selector23~2_combout  & ( (ALUfunc[1] & 
// ((!ALUfunc[3] & (ALUfunc[2] & !\Selector23~0_combout )) # (ALUfunc[3] & (!ALUfunc[2] & \Selector23~0_combout )))) ) ) )

	.dataa(!ALUfunc[1]),
	.datab(!ALUfunc[3]),
	.datac(!ALUfunc[2]),
	.datad(!\Selector23~0_combout ),
	.datae(!\Selector23~1_combout ),
	.dataf(!\Selector23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~3 .extended_lut = "off";
defparam \Selector23~3 .lut_mask = 64'h041024300E1A2E3A;
defparam \Selector23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N3
cyclonev_lcell_comb \memin[8]~57 (
// Equation(s):
// \memin[8]~57_combout  = ( \Selector23~3_combout  & ( (((\memin[0]~0_combout  & \regs~571_combout )) # (\memin[8]~56_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector23~3_combout  & ( ((\memin[0]~0_combout  & \regs~571_combout )) # 
// (\memin[8]~56_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[8]~56_combout ),
	.datad(!\regs~571_combout ),
	.datae(gnd),
	.dataf(!\Selector23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57 .extended_lut = "off";
defparam \memin[8]~57 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \memin[8]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \MAR[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[8] .is_wysiwyg = "true";
defparam \MAR[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[29]~112_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y21_N47
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N24
cyclonev_lcell_comb \memin[29]~112_Duplicate_145 (
// Equation(s):
// \memin[29]~112_Duplicate_146  = ( \memin[0]~0_combout  & ( \Selector2~0_combout  & ( (!\memin[29]~111_combout ) # ((\Selector75~0_combout ) # (\regs~677_combout )) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector2~0_combout  & ( (!\memin[29]~111_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector2~0_combout  & ( (!\memin[29]~111_combout ) # (\regs~677_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector2~0_combout  & ( !\memin[29]~111_combout  ) ) )

	.dataa(!\memin[29]~111_combout ),
	.datab(!\regs~677_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(gnd),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_146 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_145 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_145 .lut_mask = 64'hAAAABBBBAFAFBFBF;
defparam \memin[29]~112_Duplicate_145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N30
cyclonev_lcell_comb \memin[2]~10_Duplicate_202 (
// Equation(s):
// \memin[2]~10_Duplicate_203  = ( \regs~521_combout  & ( (((\Selector29~3_combout  & \Selector75~0_combout )) # (\memin[0]~0_combout )) # (\memin[2]~9_combout ) ) ) # ( !\regs~521_combout  & ( ((\Selector29~3_combout  & \Selector75~0_combout )) # 
// (\memin[2]~9_combout ) ) )

	.dataa(!\memin[2]~9_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector29~3_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~521_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_203 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_202 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_202 .lut_mask = 64'h555F777F555F777F;
defparam \memin[2]~10_Duplicate_202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N18
cyclonev_lcell_comb \memin[5]~36_Duplicate_378 (
// Equation(s):
// \memin[5]~36_Duplicate_379  = ( \memin[0]~0_combout  & ( \regs~546_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~546_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) ) # ( \memin[0]~0_combout  & ( 
// !\regs~546_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~546_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector26~3_combout ),
	.datad(!\memin[5]~35_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_379 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_378 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_378 .lut_mask = 64'h03FF03FF03FFFFFF;
defparam \memin[5]~36_Duplicate_378 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \memin[6]~31_Duplicate_473 (
// Equation(s):
// \memin[6]~31_Duplicate_474  = ( \regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( !\regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( \regs~541_combout  & ( !\memin[6]~30_combout  & ( ((\Selector75~0_combout  & \Selector25~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~541_combout  & ( !\memin[6]~30_combout  & ( (\Selector75~0_combout  & \Selector25~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector25~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~541_combout ),
	.dataf(!\memin[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~31_Duplicate_474 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~31_Duplicate_473 .extended_lut = "off";
defparam \memin[6]~31_Duplicate_473 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[6]~31_Duplicate_473 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N6
cyclonev_lcell_comb \memin[7]~26_Duplicate_172 (
// Equation(s):
// \memin[7]~26_Duplicate_173  = ( \Selector24~3_combout  & ( \regs~536_combout  & ( ((\Selector75~0_combout ) # (\memin[7]~25_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( \regs~536_combout  & ( (\memin[7]~25_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector24~3_combout  & ( !\regs~536_combout  & ( (\Selector75~0_combout ) # (\memin[7]~25_combout ) ) ) ) # ( !\Selector24~3_combout  & ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[7]~25_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(gnd),
	.datae(!\Selector24~3_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_173 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_172 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_172 .lut_mask = 64'h33333F3F77777F7F;
defparam \memin[7]~26_Duplicate_172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N42
cyclonev_lcell_comb \memin[8]~57_Duplicate_538 (
// Equation(s):
// \memin[8]~57_Duplicate_539  = ( \regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( !\regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( \regs~571_combout  & ( !\memin[8]~56_combout  & ( ((\Selector23~3_combout  & \Selector75~0_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~571_combout  & ( !\memin[8]~56_combout  & ( (\Selector23~3_combout  & \Selector75~0_combout ) ) ) )

	.dataa(!\Selector23~3_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~571_combout ),
	.dataf(!\memin[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_539 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_538 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_538 .lut_mask = 64'h11111F1FFFFFFFFF;
defparam \memin[8]~57_Duplicate_538 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N12
cyclonev_lcell_comb \memin[9]~52_Duplicate_243 (
// Equation(s):
// \memin[9]~52_Duplicate_244  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_244 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_243 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_243 .lut_mask = 64'h00FF0FFF33FF3FFF;
defparam \memin[9]~52_Duplicate_243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N6
cyclonev_lcell_comb \memin[10]~47_Duplicate_326 (
// Equation(s):
// \memin[10]~47_Duplicate_327  = ( \memin[0]~0_combout  & ( \regs~561_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) ) # ( 
// \memin[0]~0_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # 
// (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[10]~45_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector21~3_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_327 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_326 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_326 .lut_mask = 64'hBBBFBBBFBBBFFFFF;
defparam \memin[10]~47_Duplicate_326 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N48
cyclonev_lcell_comb \memin[12]~70_Duplicate_615 (
// Equation(s):
// \memin[12]~70_Duplicate_616  = ( \memin[12]~68_combout  & ( \regs~591_combout  ) ) # ( !\memin[12]~68_combout  & ( \regs~591_combout  & ( ((!\memin[12]~69_combout ) # ((\Selector19~0_combout  & \Selector75~0_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( 
// \memin[12]~68_combout  & ( !\regs~591_combout  ) ) # ( !\memin[12]~68_combout  & ( !\regs~591_combout  & ( (!\memin[12]~69_combout ) # ((\Selector19~0_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[12]~69_combout ),
	.datac(!\Selector19~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[12]~68_combout ),
	.dataf(!\regs~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_616 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_615 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_615 .lut_mask = 64'hCCCFFFFFDDDFFFFF;
defparam \memin[12]~70_Duplicate_615 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N33
cyclonev_lcell_comb \memin[14]~64_Duplicate_396 (
// Equation(s):
// \memin[14]~64_Duplicate_397  = ( \Selector17~0_combout  & ( \Selector75~0_combout  ) ) # ( !\Selector17~0_combout  & ( \Selector75~0_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout ))) # (\memin[14]~62_combout ) ) ) ) 
// # ( \Selector17~0_combout  & ( !\Selector75~0_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout ))) # (\memin[14]~62_combout ) ) ) ) # ( !\Selector17~0_combout  & ( !\Selector75~0_combout  & ( ((!\memin[14]~63_combout ) 
// # ((\memin[0]~0_combout  & \regs~581_combout ))) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\memin[14]~62_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[14]~63_combout ),
	.datad(!\regs~581_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\Selector75~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_397 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_396 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_396 .lut_mask = 64'hF5F7F5F7F5F7FFFF;
defparam \memin[14]~64_Duplicate_396 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[29]~112_Duplicate_146 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_397 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_616 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_327 ,\memin[9]~52_Duplicate_244 ,\memin[8]~57_Duplicate_539 ,\memin[7]~26_Duplicate_173 ,\memin[6]~31_Duplicate_474 ,
\memin[5]~36_Duplicate_379 ,\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_203 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B95B34ED819B068195D8C59040000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \dmem~68 (
// Equation(s):
// \dmem~68_combout  = ( \dmem~30_q  & ( \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout )) ) ) ) # ( !\dmem~30_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ))) ) ) ) # ( \dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout )) ) ) ) # ( !\dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\dmem~30_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~68 .extended_lut = "off";
defparam \dmem~68 .lut_mask = 64'h0011CCDD2233EEFF;
defparam \dmem~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[29]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \dmem~69 (
// Equation(s):
// \dmem~69_combout  = ( dmem_rtl_0_bypass[87] & ( ((!dmem_rtl_0_bypass[88]) # (\dmem~68_combout )) # (\dmem~39_combout ) ) ) # ( !dmem_rtl_0_bypass[87] & ( (!\dmem~39_combout  & (dmem_rtl_0_bypass[88] & \dmem~68_combout )) ) )

	.dataa(!\dmem~39_combout ),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[88]),
	.datad(!\dmem~68_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[87]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~69 .extended_lut = "off";
defparam \dmem~69 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \dmem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \memin[29]~127 (
// Equation(s):
// \memin[29]~127_combout  = ( \memin[29]~110_combout  & ( (!\memin[0]~0_combout  & ((!\memin[10]~13_combout ) # ((!\dmem~69_combout )))) # (\memin[0]~0_combout  & (!\regs~677_combout  & ((!\memin[10]~13_combout ) # (!\dmem~69_combout )))) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[10]~13_combout ),
	.datac(!\dmem~69_combout ),
	.datad(!\regs~677_combout ),
	.datae(gnd),
	.dataf(!\memin[29]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~127 .extended_lut = "off";
defparam \memin[29]~127 .lut_mask = 64'h00000000FCA8FCA8;
defparam \memin[29]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N3
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \Selector2~0_combout  & ( (!\LdPC~1_combout  & (((\Add0~109_sumout )))) # (\LdPC~1_combout  & ((!\memin[29]~127_combout ) # ((\Selector75~0_combout )))) ) ) # ( !\Selector2~0_combout  & ( (!\LdPC~1_combout  & ((\Add0~109_sumout ))) # 
// (\LdPC~1_combout  & (!\memin[29]~127_combout )) ) )

	.dataa(!\memin[29]~127_combout ),
	.datab(!\Add0~109_sumout ),
	.datac(!\LdPC~1_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h3A3A3A3A3A3F3A3F;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N4
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N33
cyclonev_lcell_comb \memin[29]~110 (
// Equation(s):
// \memin[29]~110_combout  = ( !\memin[15]~59_combout  & ( (!PC[29]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[29]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~110 .extended_lut = "off";
defparam \memin[29]~110 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[29]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N0
cyclonev_lcell_comb \memin[29]~111 (
// Equation(s):
// \memin[29]~111_combout  = ( \dmem~69_combout  & ( (\memin[29]~110_combout  & !\memin[10]~13_combout ) ) ) # ( !\dmem~69_combout  & ( \memin[29]~110_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[29]~110_combout ),
	.datad(!\memin[10]~13_combout ),
	.datae(gnd),
	.dataf(!\dmem~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~111 .extended_lut = "off";
defparam \memin[29]~111 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \memin[29]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N18
cyclonev_lcell_comb \memin[29]~112_Duplicate_157 (
// Equation(s):
// \memin[29]~112_Duplicate_158  = ( \memin[0]~0_combout  & ( \Selector2~0_combout  & ( ((!\memin[29]~111_combout ) # (\regs~677_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector2~0_combout  & ( (!\memin[29]~111_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector2~0_combout  & ( (!\memin[29]~111_combout ) # (\regs~677_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector2~0_combout  & ( !\memin[29]~111_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[29]~111_combout ),
	.datad(!\regs~677_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_158 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_157 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_157 .lut_mask = 64'hF0F0F0FFF5F5F5FF;
defparam \memin[29]~112_Duplicate_157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \B[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_Duplicate_158 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[29]),
	.prn(vcc));
// synopsys translate_off
defparam \B[29] .is_wysiwyg = "true";
defparam \B[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N33
cyclonev_lcell_comb \ALUout~14 (
// Equation(s):
// \ALUout~14_combout  = ( A[29] & ( B[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~14 .extended_lut = "off";
defparam \ALUout~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUout~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( ALUfunc[3] & ( A[29] & ( (!ALUfunc[1]) # ((!ALUfunc[2] & (ALUfunc[0] & B[29]))) ) ) ) # ( !ALUfunc[3] & ( A[29] & ( (ALUfunc[2] & ((!ALUfunc[0]) # ((!B[29]) # (!ALUfunc[1])))) ) ) ) # ( ALUfunc[3] & ( !A[29] & ( (!ALUfunc[1]) # 
// ((!ALUfunc[2] & !B[29])) ) ) ) # ( !ALUfunc[3] & ( !A[29] & ( (ALUfunc[2] & ((!ALUfunc[1]) # (B[29]))) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[0]),
	.datac(!B[29]),
	.datad(!ALUfunc[1]),
	.datae(!ALUfunc[3]),
	.dataf(!A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h5505FFA05554FF02;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N0
cyclonev_lcell_comb \ShiftLeft0~57 (
// Equation(s):
// \ShiftLeft0~57_combout  = ( A[19] & ( A[20] & ( (!\B[0]~DUPLICATE_q  & (((B[1])) # (A[21]))) # (\B[0]~DUPLICATE_q  & (((!B[1]) # (\A[18]~DUPLICATE_q )))) ) ) ) # ( !A[19] & ( A[20] & ( (!\B[0]~DUPLICATE_q  & (A[21] & ((!B[1])))) # (\B[0]~DUPLICATE_q  & 
// (((!B[1]) # (\A[18]~DUPLICATE_q )))) ) ) ) # ( A[19] & ( !A[20] & ( (!\B[0]~DUPLICATE_q  & (((B[1])) # (A[21]))) # (\B[0]~DUPLICATE_q  & (((\A[18]~DUPLICATE_q  & B[1])))) ) ) ) # ( !A[19] & ( !A[20] & ( (!\B[0]~DUPLICATE_q  & (A[21] & ((!B[1])))) # 
// (\B[0]~DUPLICATE_q  & (((\A[18]~DUPLICATE_q  & B[1])))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!A[21]),
	.datac(!\A[18]~DUPLICATE_q ),
	.datad(!B[1]),
	.datae(!A[19]),
	.dataf(!A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~57 .extended_lut = "off";
defparam \ShiftLeft0~57 .lut_mask = 64'h220522AF770577AF;
defparam \ShiftLeft0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N12
cyclonev_lcell_comb \ShiftLeft0~76 (
// Equation(s):
// \ShiftLeft0~76_combout  = ( \A[27]~DUPLICATE_q  & ( A[29] & ( (!\B[0]~DUPLICATE_q ) # ((!B[1] & (\A[28]~DUPLICATE_q )) # (B[1] & ((A[26])))) ) ) ) # ( !\A[27]~DUPLICATE_q  & ( A[29] & ( (!\B[0]~DUPLICATE_q  & (!B[1])) # (\B[0]~DUPLICATE_q  & ((!B[1] & 
// (\A[28]~DUPLICATE_q )) # (B[1] & ((A[26]))))) ) ) ) # ( \A[27]~DUPLICATE_q  & ( !A[29] & ( (!\B[0]~DUPLICATE_q  & (B[1])) # (\B[0]~DUPLICATE_q  & ((!B[1] & (\A[28]~DUPLICATE_q )) # (B[1] & ((A[26]))))) ) ) ) # ( !\A[27]~DUPLICATE_q  & ( !A[29] & ( 
// (\B[0]~DUPLICATE_q  & ((!B[1] & (\A[28]~DUPLICATE_q )) # (B[1] & ((A[26]))))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\A[28]~DUPLICATE_q ),
	.datad(!A[26]),
	.datae(!\A[27]~DUPLICATE_q ),
	.dataf(!A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~76 .extended_lut = "off";
defparam \ShiftLeft0~76 .lut_mask = 64'h041526378C9DAEBF;
defparam \ShiftLeft0~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \ShiftLeft0~64 (
// Equation(s):
// \ShiftLeft0~64_combout  = ( \A[24]~DUPLICATE_q  & ( B[1] & ( (!\B[0]~DUPLICATE_q  & ((\A[23]~DUPLICATE_q ))) # (\B[0]~DUPLICATE_q  & (\A[22]~_Duplicate_9 )) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( B[1] & ( (!\B[0]~DUPLICATE_q  & ((\A[23]~DUPLICATE_q ))) # 
// (\B[0]~DUPLICATE_q  & (\A[22]~_Duplicate_9 )) ) ) ) # ( \A[24]~DUPLICATE_q  & ( !B[1] & ( (\B[0]~DUPLICATE_q ) # (\A[25]~DUPLICATE_q ) ) ) ) # ( !\A[24]~DUPLICATE_q  & ( !B[1] & ( (\A[25]~DUPLICATE_q  & !\B[0]~DUPLICATE_q ) ) ) )

	.dataa(!\A[25]~DUPLICATE_q ),
	.datab(!\A[22]~_Duplicate_9 ),
	.datac(!\A[23]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!\A[24]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~64 .extended_lut = "off";
defparam \ShiftLeft0~64 .lut_mask = 64'h550055FF0F330F33;
defparam \ShiftLeft0~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N30
cyclonev_lcell_comb \ShiftLeft0~77 (
// Equation(s):
// \ShiftLeft0~77_combout  = ( \ShiftLeft0~46_combout  & ( \ShiftLeft0~64_combout  & ( ((!B[3] & ((\ShiftLeft0~76_combout ))) # (B[3] & (\ShiftLeft0~57_combout ))) # (B[2]) ) ) ) # ( !\ShiftLeft0~46_combout  & ( \ShiftLeft0~64_combout  & ( (!B[2] & ((!B[3] & 
// ((\ShiftLeft0~76_combout ))) # (B[3] & (\ShiftLeft0~57_combout )))) # (B[2] & (!B[3])) ) ) ) # ( \ShiftLeft0~46_combout  & ( !\ShiftLeft0~64_combout  & ( (!B[2] & ((!B[3] & ((\ShiftLeft0~76_combout ))) # (B[3] & (\ShiftLeft0~57_combout )))) # (B[2] & 
// (B[3])) ) ) ) # ( !\ShiftLeft0~46_combout  & ( !\ShiftLeft0~64_combout  & ( (!B[2] & ((!B[3] & ((\ShiftLeft0~76_combout ))) # (B[3] & (\ShiftLeft0~57_combout )))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftLeft0~57_combout ),
	.datad(!\ShiftLeft0~76_combout ),
	.datae(!\ShiftLeft0~46_combout ),
	.dataf(!\ShiftLeft0~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~77 .extended_lut = "off";
defparam \ShiftLeft0~77 .lut_mask = 64'h028A139B46CE57DF;
defparam \ShiftLeft0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N54
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( A[31] & ( \ShiftLeft0~77_combout  & ( (!\ShiftRight0~6_combout  & (((ALUfunc[0]) # (B[4])) # (\ShiftRight0~76_combout ))) # (\ShiftRight0~6_combout  & (((!ALUfunc[0])))) ) ) ) # ( !A[31] & ( \ShiftLeft0~77_combout  & ( 
// (!\ShiftRight0~6_combout  & (((\ShiftRight0~76_combout  & !B[4])) # (ALUfunc[0]))) ) ) ) # ( A[31] & ( !\ShiftLeft0~77_combout  & ( (!\ShiftRight0~6_combout  & (((\ShiftRight0~76_combout  & !ALUfunc[0])) # (B[4]))) # (\ShiftRight0~6_combout  & 
// (((!ALUfunc[0])))) ) ) ) # ( !A[31] & ( !\ShiftLeft0~77_combout  & ( (!\ShiftRight0~6_combout  & ((!B[4] & (\ShiftRight0~76_combout  & !ALUfunc[0])) # (B[4] & ((ALUfunc[0]))))) ) ) )

	.dataa(!\ShiftRight0~76_combout ),
	.datab(!B[4]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!ALUfunc[0]),
	.datae(!A[31]),
	.dataf(!\ShiftLeft0~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h40307F3040F07FF0;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N18
cyclonev_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = ( ALUfunc[0] & ( \Add1~117_sumout  & ( (!ALUfunc[3] & (!\ALUout~14_combout )) # (ALUfunc[3] & (((!\ShiftLeft0~37_combout  & B[4])))) ) ) ) # ( ALUfunc[0] & ( !\Add1~117_sumout  & ( (!ALUfunc[3] & (!\ALUout~14_combout )) # 
// (ALUfunc[3] & (((!\ShiftLeft0~37_combout  & B[4])))) ) ) ) # ( !ALUfunc[0] & ( !\Add1~117_sumout  & ( !ALUfunc[3] ) ) )

	.dataa(!\ALUout~14_combout ),
	.datab(!ALUfunc[3]),
	.datac(!\ShiftLeft0~37_combout ),
	.datad(!B[4]),
	.datae(!ALUfunc[0]),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~3 .extended_lut = "off";
defparam \Selector2~3 .lut_mask = 64'hCCCC88B8000088B8;
defparam \Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \Selector2~4 (
// Equation(s):
// \Selector2~4_combout  = ( \Selector2~2_combout  & ( \Selector2~3_combout  & ( (!ALUfunc[1] & (ALUfunc[3] & ((!ALUfunc[2])))) # (ALUfunc[1] & (((\Selector2~1_combout )))) ) ) ) # ( !\Selector2~2_combout  & ( \Selector2~3_combout  & ( (!ALUfunc[1] & 
// (ALUfunc[3] & ((!ALUfunc[2])))) # (ALUfunc[1] & (((\Selector2~1_combout )))) ) ) ) # ( \Selector2~2_combout  & ( !\Selector2~3_combout  & ( ((ALUfunc[3] & !ALUfunc[1])) # (\Selector2~1_combout ) ) ) ) # ( !\Selector2~2_combout  & ( !\Selector2~3_combout  
// & ( (!ALUfunc[3] & (\Selector2~1_combout )) # (ALUfunc[3] & ((!ALUfunc[1] & ((!ALUfunc[2]))) # (ALUfunc[1] & (\Selector2~1_combout )))) ) ) )

	.dataa(!ALUfunc[3]),
	.datab(!\Selector2~1_combout ),
	.datac(!ALUfunc[2]),
	.datad(!ALUfunc[1]),
	.datae(!\Selector2~2_combout ),
	.dataf(!\Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~4 .extended_lut = "off";
defparam \Selector2~4 .lut_mask = 64'h7233773350335033;
defparam \Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N0
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \Add2~117_sumout  & ( \Selector2~4_combout  & ( ((!ALUfunc[0]) # ((!\ALUout~14_combout ) # (ALUfunc[1]))) # (ALUfunc[2]) ) ) ) # ( !\Add2~117_sumout  & ( \Selector2~4_combout  & ( (((ALUfunc[0] & !\ALUout~14_combout )) # 
// (ALUfunc[1])) # (ALUfunc[2]) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[0]),
	.datac(!\ALUout~14_combout ),
	.datad(!ALUfunc[1]),
	.datae(!\Add2~117_sumout ),
	.dataf(!\Selector2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0000000075FFFDFF;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N24
cyclonev_lcell_comb \memin[29]~112_Duplicate (
// Equation(s):
// \memin[29]~112_Duplicate_139  = ( \regs~677_combout  & ( ((!\memin[29]~111_combout ) # ((\Selector75~0_combout  & \Selector2~0_combout ))) # (\memin[0]~0_combout ) ) ) # ( !\regs~677_combout  & ( (!\memin[29]~111_combout ) # ((\Selector75~0_combout  & 
// \Selector2~0_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector2~0_combout ),
	.datad(!\memin[29]~111_combout ),
	.datae(gnd),
	.dataf(!\regs~677_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_139 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate .extended_lut = "off";
defparam \memin[29]~112_Duplicate .lut_mask = 64'hFF05FF05FF37FF37;
defparam \memin[29]~112_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N38
dffeas \A[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_Duplicate_139 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N30
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \A[27]~DUPLICATE_q  & ( B[1] & ( (!\B[0]~_Duplicate_20  & (\A[29]~DUPLICATE_q )) # (\B[0]~_Duplicate_20  & ((\A[30]~DUPLICATE_q ))) ) ) ) # ( !\A[27]~DUPLICATE_q  & ( B[1] & ( (!\B[0]~_Duplicate_20  & (\A[29]~DUPLICATE_q )) # 
// (\B[0]~_Duplicate_20  & ((\A[30]~DUPLICATE_q ))) ) ) ) # ( \A[27]~DUPLICATE_q  & ( !B[1] & ( (!\B[0]~_Duplicate_20 ) # (\A[28]~DUPLICATE_q ) ) ) ) # ( !\A[27]~DUPLICATE_q  & ( !B[1] & ( (\A[28]~DUPLICATE_q  & \B[0]~_Duplicate_20 ) ) ) )

	.dataa(!\A[29]~DUPLICATE_q ),
	.datab(!\A[28]~DUPLICATE_q ),
	.datac(!\A[30]~DUPLICATE_q ),
	.datad(!\B[0]~_Duplicate_20 ),
	.datae(!\A[27]~DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h0033FF33550F550F;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \Selector8~3 (
// Equation(s):
// \Selector8~3_combout  = ( !B[2] & ( (!B[3] & ((!B[4] & ((!\ShiftRight0~6_Duplicate_87  & (\ShiftRight0~8_combout )) # (\ShiftRight0~6_Duplicate_87  & ((A[31]))))) # (B[4] & (((A[31])))))) # (B[3] & ((((A[31]))))) ) ) # ( B[2] & ( (!B[3] & ((!B[4] & 
// ((!\ShiftRight0~6_Duplicate_87  & (\ShiftRight0~9_combout )) # (\ShiftRight0~6_Duplicate_87  & ((A[31]))))) # (B[4] & (((A[31])))))) # (B[3] & ((((A[31]))))) ) )

	.dataa(!B[3]),
	.datab(!B[4]),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!A[31]),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~6_Duplicate_87 ),
	.datag(!\ShiftRight0~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~3 .extended_lut = "on";
defparam \Selector8~3 .lut_mask = 64'h087F087F00FF00FF;
defparam \Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( \ShiftLeft0~8_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q ) # (\ShiftLeft0~1_combout ))) ) ) # ( !\ShiftLeft0~8_combout  & ( (\B[2]~DUPLICATE_q  & (!B[3] & \ShiftLeft0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h00300030C0F0C0F0;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N54
cyclonev_lcell_comb \ShiftLeft0~53 (
// Equation(s):
// \ShiftLeft0~53_combout  = ( \ShiftLeft0~20_combout  & ( \ShiftLeft0~40_combout  & ( ((!B[3] & (\ShiftLeft0~52_combout )) # (B[3] & ((\ShiftLeft0~31_combout )))) # (B[2]) ) ) ) # ( !\ShiftLeft0~20_combout  & ( \ShiftLeft0~40_combout  & ( (!B[2] & ((!B[3] & 
// (\ShiftLeft0~52_combout )) # (B[3] & ((\ShiftLeft0~31_combout ))))) # (B[2] & (((!B[3])))) ) ) ) # ( \ShiftLeft0~20_combout  & ( !\ShiftLeft0~40_combout  & ( (!B[2] & ((!B[3] & (\ShiftLeft0~52_combout )) # (B[3] & ((\ShiftLeft0~31_combout ))))) # (B[2] & 
// (((B[3])))) ) ) ) # ( !\ShiftLeft0~20_combout  & ( !\ShiftLeft0~40_combout  & ( (!B[2] & ((!B[3] & (\ShiftLeft0~52_combout )) # (B[3] & ((\ShiftLeft0~31_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~52_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~31_combout ),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~53 .extended_lut = "off";
defparam \ShiftLeft0~53 .lut_mask = 64'h404C434F707C737F;
defparam \ShiftLeft0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N39
cyclonev_lcell_comb \ShiftLeft0~54 (
// Equation(s):
// \ShiftLeft0~54_combout  = ( \ShiftLeft0~53_combout  & ( (!\ShiftRight0~6_combout  & ((!B[4]) # (\ShiftLeft0~9_combout ))) ) ) # ( !\ShiftLeft0~53_combout  & ( (!\ShiftRight0~6_combout  & (B[4] & \ShiftLeft0~9_combout )) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(!B[4]),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~54 .extended_lut = "off";
defparam \ShiftLeft0~54 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \ShiftLeft0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N12
cyclonev_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = ( \ShiftLeft0~54_combout  & ( (!ALUfunc[0] & ((!ALUfunc[2]) # (\Selector8~3_combout ))) # (ALUfunc[0] & (ALUfunc[2])) ) ) # ( !\ShiftLeft0~54_combout  & ( (!ALUfunc[0] & ((!ALUfunc[2]) # (\Selector8~3_combout ))) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[2]),
	.datac(!\Selector8~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~2 .extended_lut = "off";
defparam \Selector8~2 .lut_mask = 64'h8A8A8A8A9B9B9B9B;
defparam \Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N37
dffeas \A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \A[23] .is_wysiwyg = "true";
defparam \A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N33
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \Add1~81_sumout  & ( (!B[23] & ((!ALUfunc[1] & (!ALUfunc[0])) # (ALUfunc[1] & ((A[23]))))) # (B[23] & ((!ALUfunc[0]) # (!A[23] $ (!ALUfunc[1])))) ) ) # ( !\Add1~81_sumout  & ( (!B[23] & (((A[23] & ALUfunc[1])))) # (B[23] & 
// (!ALUfunc[1] $ (((!ALUfunc[0]) # (!A[23]))))) ) )

	.dataa(!ALUfunc[0]),
	.datab(!B[23]),
	.datac(!A[23]),
	.datad(!ALUfunc[1]),
	.datae(gnd),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h013E013EAB3EAB3E;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N18
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \Add2~81_sumout  & ( \Selector8~1_combout  & ( (!ALUfunc[3] & (ALUfunc[2])) # (ALUfunc[3] & (((!ALUfunc[1] & \Selector8~2_combout )))) ) ) ) # ( !\Add2~81_sumout  & ( \Selector8~1_combout  & ( (ALUfunc[2] & ((!ALUfunc[3]) # 
// ((!ALUfunc[1] & \Selector8~2_combout )))) ) ) ) # ( \Add2~81_sumout  & ( !\Selector8~1_combout  & ( (ALUfunc[3] & ((!ALUfunc[2]) # ((!ALUfunc[1] & \Selector8~2_combout )))) ) ) ) # ( !\Add2~81_sumout  & ( !\Selector8~1_combout  & ( (ALUfunc[3] & 
// (!ALUfunc[2] $ (((!ALUfunc[1] & \Selector8~2_combout ))))) ) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[2]),
	.datac(!ALUfunc[1]),
	.datad(!\Selector8~2_combout ),
	.datae(!\Add2~81_sumout ),
	.dataf(!\Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h4414445422322272;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N57
cyclonev_lcell_comb \memin[23]~84 (
// Equation(s):
// \memin[23]~84_combout  = ( \dmem~52_combout  & ( (!\memin[10]~13_combout  & \memin[23]~83_combout ) ) ) # ( !\dmem~52_combout  & ( \memin[23]~83_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[10]~13_combout ),
	.datad(!\memin[23]~83_combout ),
	.datae(gnd),
	.dataf(!\dmem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~84 .extended_lut = "off";
defparam \memin[23]~84 .lut_mask = 64'h00FF00FF00F000F0;
defparam \memin[23]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N12
cyclonev_lcell_comb \memin[23]~85 (
// Equation(s):
// \memin[23]~85_combout  = ( \regs~616_combout  & ( ((!\memin[23]~84_combout ) # ((\Selector8~0_combout  & \Selector75~0_combout ))) # (\memin[0]~0_combout ) ) ) # ( !\regs~616_combout  & ( (!\memin[23]~84_combout ) # ((\Selector8~0_combout  & 
// \Selector75~0_combout )) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector8~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[23]~84_combout ),
	.datae(gnd),
	.dataf(!\regs~616_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[23]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[23]~85 .extended_lut = "off";
defparam \memin[23]~85 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \memin[23]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N38
dffeas \MAR[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[23]~85_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[23]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[23] .is_wysiwyg = "true";
defparam \MAR[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \memin[30]~115_Duplicate (
// Equation(s):
// \memin[30]~115_Duplicate_144  = ( \memin[10]~13_combout  & ( \memin[30]~113_combout  ) ) # ( !\memin[10]~13_combout  & ( \memin[30]~113_combout  ) ) # ( \memin[10]~13_combout  & ( !\memin[30]~113_combout  & ( (!\memin[30]~114_combout ) # 
// (((\Selector1~4_combout  & \Selector75~0_combout )) # (\dmem~71_combout )) ) ) ) # ( !\memin[10]~13_combout  & ( !\memin[30]~113_combout  & ( (!\memin[30]~114_combout ) # ((\Selector1~4_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\Selector1~4_combout ),
	.datab(!\memin[30]~114_combout ),
	.datac(!\dmem~71_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[10]~13_combout ),
	.dataf(!\memin[30]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[30]~115_Duplicate_144 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[30]~115_Duplicate .extended_lut = "off";
defparam \memin[30]~115_Duplicate .lut_mask = 64'hCCDDCFDFFFFFFFFF;
defparam \memin[30]~115_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N14
dffeas \MAR[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[30]~115_Duplicate_144 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[30]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[30] .is_wysiwyg = "true";
defparam \MAR[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N35
dffeas \MAR[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[31]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[31] .is_wysiwyg = "true";
defparam \MAR[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N0
cyclonev_lcell_comb \memin[22]~88_Duplicate (
// Equation(s):
// \memin[22]~88_Duplicate_369  = ( \regs~621_combout  & ( \Selector9~1_combout  & ( ((!\memin[22]~87_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~621_combout  & ( \Selector9~1_combout  & ( (!\memin[22]~87_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~621_combout  & ( !\Selector9~1_combout  & ( (!\memin[22]~87_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~621_combout  & ( !\Selector9~1_combout  & ( !\memin[22]~87_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(gnd),
	.datad(!\memin[22]~87_combout ),
	.datae(!\regs~621_combout ),
	.dataf(!\Selector9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[22]~88_Duplicate_369 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[22]~88_Duplicate .extended_lut = "off";
defparam \memin[22]~88_Duplicate .lut_mask = 64'hFF00FF33FF55FF77;
defparam \memin[22]~88_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N47
dffeas \MAR[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[22]~88_Duplicate_369 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[22]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[22] .is_wysiwyg = "true";
defparam \MAR[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N48
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = (!MAR[23] & (!MAR[30] & (!MAR[31] & !MAR[22])))

	.dataa(!MAR[23]),
	.datab(!MAR[30]),
	.datac(!MAR[31]),
	.datad(!MAR[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'h8000800080008000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N12
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \WideNor0~2_combout  & ( \WideNor0~3_combout  & ( (\WideNor0~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\Decoder6~0_combout  & \WideNor0~0_combout ))) ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\Decoder6~0_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(!\WideNor0~2_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000000001;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N51
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \MemWE~combout  & ( MAR[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!MAR[15]),
	.datae(gnd),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000000FF00FF;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N42
cyclonev_lcell_comb \memin[2]~10_Duplicate_221 (
// Equation(s):
// \memin[2]~10_Duplicate_222  = ( \regs~521_combout  & ( (((\Selector29~3_combout  & \Selector75~0_combout )) # (\memin[0]~0_combout )) # (\memin[2]~9_combout ) ) ) # ( !\regs~521_combout  & ( ((\Selector29~3_combout  & \Selector75~0_combout )) # 
// (\memin[2]~9_combout ) ) )

	.dataa(!\memin[2]~9_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector29~3_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~521_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_222 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_221 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_221 .lut_mask = 64'h555F777F555F777F;
defparam \memin[2]~10_Duplicate_221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N30
cyclonev_lcell_comb \memin[5]~36_Duplicate_413 (
// Equation(s):
// \memin[5]~36_Duplicate_414  = ( \regs~546_combout  & ( \memin[0]~0_combout  ) ) # ( !\regs~546_combout  & ( \memin[0]~0_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) ) # ( \regs~546_combout  & ( 
// !\memin[0]~0_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[0]~0_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\Selector26~3_combout ),
	.datac(gnd),
	.datad(!\memin[5]~35_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_414 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_413 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_413 .lut_mask = 64'h11FF11FF11FFFFFF;
defparam \memin[5]~36_Duplicate_413 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N36
cyclonev_lcell_comb \memin[6]~31_Duplicate_562 (
// Equation(s):
// \memin[6]~31_Duplicate_563  = ( \regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( !\regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( \regs~541_combout  & ( !\memin[6]~30_combout  & ( ((\Selector75~0_combout  & \Selector25~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~541_combout  & ( !\memin[6]~30_combout  & ( (\Selector75~0_combout  & \Selector25~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector25~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~541_combout ),
	.dataf(!\memin[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~31_Duplicate_563 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~31_Duplicate_562 .extended_lut = "off";
defparam \memin[6]~31_Duplicate_562 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[6]~31_Duplicate_562 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N36
cyclonev_lcell_comb \memin[7]~26_Duplicate_188 (
// Equation(s):
// \memin[7]~26_Duplicate_189  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector24~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_189 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_188 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_188 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[7]~26_Duplicate_188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N42
cyclonev_lcell_comb \memin[8]~57_Duplicate_609 (
// Equation(s):
// \memin[8]~57_Duplicate_610  = ( \regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( !\regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( \regs~571_combout  & ( !\memin[8]~56_combout  & ( ((\Selector75~0_combout  & \Selector23~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~571_combout  & ( !\memin[8]~56_combout  & ( (\Selector75~0_combout  & \Selector23~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector23~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~571_combout ),
	.dataf(!\memin[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_610 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_609 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_609 .lut_mask = 64'h030303FFFFFFFFFF;
defparam \memin[8]~57_Duplicate_609 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N12
cyclonev_lcell_comb \memin[10]~47_Duplicate_556 (
// Equation(s):
// \memin[10]~47_Duplicate_557  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( (((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~45_combout ),
	.datac(!\memin[10]~46_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_557 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_556 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_556 .lut_mask = 64'hF3F3F3FFF7F7F7FF;
defparam \memin[10]~47_Duplicate_556 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N12
cyclonev_lcell_comb \memin[14]~64_Duplicate_423 (
// Equation(s):
// \memin[14]~64_Duplicate_424  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector17~0_combout  & \Selector75~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector17~0_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\Selector17~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_424 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_423 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_423 .lut_mask = 64'hCDCDFFFFCDFFFFFF;
defparam \memin[14]~64_Duplicate_423 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y26_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[11]~44_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_424 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_557 ,\memin[9]~52_combout ,\memin[8]~57_Duplicate_610 ,\memin[7]~26_Duplicate_189 ,\memin[6]~31_Duplicate_563 ,\memin[5]~36_Duplicate_414 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_222 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N6
cyclonev_lcell_comb \memin[2]~10_Duplicate (
// Equation(s):
// \memin[2]~10_Duplicate_193  = ( \regs~521_combout  & ( \memin[2]~9_combout  ) ) # ( !\regs~521_combout  & ( \memin[2]~9_combout  ) ) # ( \regs~521_combout  & ( !\memin[2]~9_combout  & ( ((\Selector29~3_combout  & \Selector75~0_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~521_combout  & ( !\memin[2]~9_combout  & ( (\Selector29~3_combout  & \Selector75~0_combout ) ) ) )

	.dataa(!\Selector29~3_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(gnd),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~521_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_193 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate .extended_lut = "off";
defparam \memin[2]~10_Duplicate .lut_mask = 64'h00553377FFFFFFFF;
defparam \memin[2]~10_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N12
cyclonev_lcell_comb \memin[5]~36_Duplicate_345 (
// Equation(s):
// \memin[5]~36_Duplicate_346  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector26~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_346 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_345 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_345 .lut_mask = 64'h030303FFFFFFFFFF;
defparam \memin[5]~36_Duplicate_345 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N48
cyclonev_lcell_comb \memin[6]~31_Duplicate (
// Equation(s):
// \memin[6]~31_Duplicate_451  = ( \memin[6]~30_combout  ) # ( !\memin[6]~30_combout  & ( (!\memin[0]~0_combout  & (\Selector75~0_combout  & (\Selector25~3_combout ))) # (\memin[0]~0_combout  & (((\Selector75~0_combout  & \Selector25~3_combout )) # 
// (\regs~541_combout ))) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector25~3_combout ),
	.datad(!\regs~541_combout ),
	.datae(gnd),
	.dataf(!\memin[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~31_Duplicate_451 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~31_Duplicate .extended_lut = "off";
defparam \memin[6]~31_Duplicate .lut_mask = 64'h03570357FFFFFFFF;
defparam \memin[6]~31_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N36
cyclonev_lcell_comb \memin[7]~26_Duplicate_161 (
// Equation(s):
// \memin[7]~26_Duplicate_162  = ( \memin[7]~25_combout  ) # ( !\memin[7]~25_combout  & ( (!\Selector75~0_combout  & (\memin[0]~0_combout  & ((\regs~536_combout )))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\Selector24~3_combout ))) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector24~3_combout ),
	.datad(!\regs~536_combout ),
	.datae(gnd),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_162 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_161 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_161 .lut_mask = 64'h05370537FFFFFFFF;
defparam \memin[7]~26_Duplicate_161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N18
cyclonev_lcell_comb \memin[8]~57_Duplicate_507 (
// Equation(s):
// \memin[8]~57_Duplicate_508  = ( \regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( !\regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( \regs~571_combout  & ( !\memin[8]~56_combout  & ( ((\Selector75~0_combout  & \Selector23~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~571_combout  & ( !\memin[8]~56_combout  & ( (\Selector75~0_combout  & \Selector23~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector23~3_combout ),
	.datad(gnd),
	.datae(!\regs~571_combout ),
	.dataf(!\memin[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_508 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_507 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_507 .lut_mask = 64'h05053737FFFFFFFF;
defparam \memin[8]~57_Duplicate_507 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N39
cyclonev_lcell_comb \memin[9]~52_Duplicate_225 (
// Equation(s):
// \memin[9]~52_Duplicate_226  = ( \Selector22~3_Duplicate_5  & ( (((\memin[0]~0_combout  & \regs~566_combout )) # (\memin[9]~51_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # 
// (\memin[9]~51_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~566_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(gnd),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_226 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_225 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_225 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \memin[9]~52_Duplicate_225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_294 (
// Equation(s):
// \memin[10]~47_Duplicate_295  = ( \Selector75~0_combout  & ( \Selector21~3_combout  ) ) # ( !\Selector75~0_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[0]~0_combout  & \regs~561_combout )) # (\memin[10]~45_combout )) ) ) ) 
// # ( \Selector75~0_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[0]~0_combout  & \regs~561_combout )) # (\memin[10]~45_combout )) ) ) ) # ( !\Selector75~0_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # 
// (((\memin[0]~0_combout  & \regs~561_combout )) # (\memin[10]~45_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\regs~561_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_295 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_294 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_294 .lut_mask = 64'hAFBFAFBFAFBFFFFF;
defparam \memin[10]~47_Duplicate_294 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N24
cyclonev_lcell_comb \memin[12]~70_Duplicate_564 (
// Equation(s):
// \memin[12]~70_Duplicate_565  = ( \memin[12]~68_combout  & ( \regs~591_combout  ) ) # ( !\memin[12]~68_combout  & ( \regs~591_combout  & ( ((!\memin[12]~69_combout ) # ((\Selector19~0_combout  & \Selector75~0_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( 
// \memin[12]~68_combout  & ( !\regs~591_combout  ) ) # ( !\memin[12]~68_combout  & ( !\regs~591_combout  & ( (!\memin[12]~69_combout ) # ((\Selector19~0_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[12]~69_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[12]~68_combout ),
	.dataf(!\regs~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_565 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_564 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_564 .lut_mask = 64'hF0F5FFFFF3F7FFFF;
defparam \memin[12]~70_Duplicate_564 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N30
cyclonev_lcell_comb \memin[14]~64_Duplicate_367 (
// Equation(s):
// \memin[14]~64_Duplicate_368  = ( \Selector17~0_combout  & ( \Selector75~0_combout  ) ) # ( !\Selector17~0_combout  & ( \Selector75~0_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout ))) # (\memin[14]~62_combout ) ) ) ) 
// # ( \Selector17~0_combout  & ( !\Selector75~0_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout ))) # (\memin[14]~62_combout ) ) ) ) # ( !\Selector17~0_combout  & ( !\Selector75~0_combout  & ( ((!\memin[14]~63_combout ) 
// # ((\memin[0]~0_combout  & \regs~581_combout ))) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\memin[14]~62_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~581_combout ),
	.datad(!\memin[14]~63_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\Selector75~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_368 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_367 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_367 .lut_mask = 64'hFF57FF57FF57FFFF;
defparam \memin[14]~64_Duplicate_367 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[11]~44_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_368 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_565 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_295 ,\memin[9]~52_Duplicate_226 ,\memin[8]~57_Duplicate_508 ,\memin[7]~26_Duplicate_162 ,\memin[6]~31_Duplicate_451 ,
\memin[5]~36_Duplicate_346 ,\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_193 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE280490092302045004838C1A42FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (!\dmem~12_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (!\dmem~12_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) )

	.dataa(!\dmem~12_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h888B888BB8BBB8BB;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N39
cyclonev_lcell_comb \memin[11]~42 (
// Equation(s):
// \memin[11]~42_combout  = ( \dmem~41_combout  & ( (\memin[10]~13_combout  & ((!dmem_rtl_0_bypass[51]) # ((dmem_rtl_0_bypass[52] & !\dmem~39_combout )))) ) ) # ( !\dmem~41_combout  & ( (!dmem_rtl_0_bypass[51] & (\memin[10]~13_combout  & 
// ((!dmem_rtl_0_bypass[52]) # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[51]),
	.datab(!dmem_rtl_0_bypass[52]),
	.datac(!\dmem~39_combout ),
	.datad(!\memin[10]~13_combout ),
	.datae(gnd),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~42 .extended_lut = "off";
defparam \memin[11]~42 .lut_mask = 64'h008A008A00BA00BA;
defparam \memin[11]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N32
dffeas \A[11]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[11]~_Duplicate_26 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[11]~_Duplicate .is_wysiwyg = "true";
defparam \A[11]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( A[14] & ( \A[11]~_Duplicate_26  & ( (!B[1] & (((!\B[0]~DUPLICATE_q ) # (\A[12]~DUPLICATE_q )))) # (B[1] & (((\B[0]~DUPLICATE_q )) # (\A[13]~DUPLICATE_q ))) ) ) ) # ( !A[14] & ( \A[11]~_Duplicate_26  & ( (!B[1] & 
// (((!\B[0]~DUPLICATE_q ) # (\A[12]~DUPLICATE_q )))) # (B[1] & (\A[13]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q )))) ) ) ) # ( A[14] & ( !\A[11]~_Duplicate_26  & ( (!B[1] & (((\A[12]~DUPLICATE_q  & \B[0]~DUPLICATE_q )))) # (B[1] & (((\B[0]~DUPLICATE_q )) # 
// (\A[13]~DUPLICATE_q ))) ) ) ) # ( !A[14] & ( !\A[11]~_Duplicate_26  & ( (!B[1] & (((\A[12]~DUPLICATE_q  & \B[0]~DUPLICATE_q )))) # (B[1] & (\A[13]~DUPLICATE_q  & ((!\B[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\A[13]~DUPLICATE_q ),
	.datab(!B[1]),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!A[14]),
	.dataf(!\A[11]~_Duplicate_26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \A[15]~_Duplicate_24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[15]~_Duplicate_25 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[15]~_Duplicate_24 .is_wysiwyg = "true";
defparam \A[15]~_Duplicate_24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N30
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( B[0] & ( B[1] & ( A[18] ) ) ) # ( !B[0] & ( B[1] & ( A[17] ) ) ) # ( B[0] & ( !B[1] & ( A[16] ) ) ) # ( !B[0] & ( !B[1] & ( \A[15]~_Duplicate_25  ) ) )

	.dataa(!A[17]),
	.datab(!A[18]),
	.datac(!\A[15]~_Duplicate_25 ),
	.datad(!A[16]),
	.datae(!B[0]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h0F0F00FF55553333;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N12
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( B[2] & ( \ShiftRight0~14_combout  & ( (!B[3]) # (\ShiftRight0~8_combout ) ) ) ) # ( !B[2] & ( \ShiftRight0~14_combout  & ( (!B[3] & ((\ShiftRight0~13_combout ))) # (B[3] & (\ShiftRight0~7_combout )) ) ) ) # ( B[2] & ( 
// !\ShiftRight0~14_combout  & ( (B[3] & \ShiftRight0~8_combout ) ) ) ) # ( !B[2] & ( !\ShiftRight0~14_combout  & ( (!B[3] & ((\ShiftRight0~13_combout ))) # (B[3] & (\ShiftRight0~7_combout )) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\ShiftRight0~13_combout ),
	.datae(!B[2]),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h05AF111105AFBBBB;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \ShiftRight0~62 (
// Equation(s):
// \ShiftRight0~62_combout  = ( \ShiftRight0~9_combout  & ( \ShiftRight0~6_combout  & ( A[31] ) ) ) # ( !\ShiftRight0~9_combout  & ( \ShiftRight0~6_combout  & ( A[31] ) ) ) # ( \ShiftRight0~9_combout  & ( !\ShiftRight0~6_combout  & ( (!B[4] & 
// (((\ShiftRight0~61_combout )))) # (B[4] & (((A[31])) # (\ShiftLeft0~0_combout ))) ) ) ) # ( !\ShiftRight0~9_combout  & ( !\ShiftRight0~6_combout  & ( (!B[4] & (((\ShiftRight0~61_combout )))) # (B[4] & (!\ShiftLeft0~0_combout  & ((A[31])))) ) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\ShiftRight0~61_combout ),
	.datac(!B[4]),
	.datad(!A[31]),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~62 .extended_lut = "off";
defparam \ShiftRight0~62 .lut_mask = 64'h303A353F00FF00FF;
defparam \ShiftRight0~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N36
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( \ShiftLeft0~21_combout  & ( \ShiftRight0~62_combout  & ( (!ALUfunc[0]) # ((ALUfunc[2] & (!B[4] & !\ShiftRight0~6_combout ))) ) ) ) # ( !\ShiftLeft0~21_combout  & ( \ShiftRight0~62_combout  & ( !ALUfunc[0] ) ) ) # ( 
// \ShiftLeft0~21_combout  & ( !\ShiftRight0~62_combout  & ( (!ALUfunc[0] & (!ALUfunc[2])) # (ALUfunc[0] & (ALUfunc[2] & (!B[4] & !\ShiftRight0~6_combout ))) ) ) ) # ( !\ShiftLeft0~21_combout  & ( !\ShiftRight0~62_combout  & ( (!ALUfunc[0] & !ALUfunc[2]) ) ) 
// )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[2]),
	.datac(!B[4]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftLeft0~21_combout ),
	.dataf(!\ShiftRight0~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'h88889888AAAABAAA;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N9
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \Add1~33_sumout  & ( (!A[11] & ((!ALUfunc[1] & (!ALUfunc[0])) # (ALUfunc[1] & ((B[11]))))) # (A[11] & ((!ALUfunc[0]) # (!ALUfunc[1] $ (!B[11])))) ) ) # ( !\Add1~33_sumout  & ( (!A[11] & (((ALUfunc[1] & B[11])))) # (A[11] & 
// (!ALUfunc[1] $ (((!ALUfunc[0]) # (!B[11]))))) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[1]),
	.datac(!A[11]),
	.datad(!B[11]),
	.datae(gnd),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h033603368BBE8BBE;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N42
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \Selector20~2_combout  & ( \Selector20~1_combout  & ( (!ALUfunc[3] & (ALUfunc[2])) # (ALUfunc[3] & (!ALUfunc[1] & ((\Add2~33_sumout ) # (ALUfunc[2])))) ) ) ) # ( !\Selector20~2_combout  & ( \Selector20~1_combout  & ( 
// (!ALUfunc[3] & ALUfunc[2]) ) ) ) # ( \Selector20~2_combout  & ( !\Selector20~1_combout  & ( (ALUfunc[3] & ((!ALUfunc[2] & ((\Add2~33_sumout ) # (ALUfunc[1]))) # (ALUfunc[2] & (!ALUfunc[1])))) ) ) ) # ( !\Selector20~2_combout  & ( !\Selector20~1_combout  & 
// ( (ALUfunc[3] & !ALUfunc[2]) ) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[2]),
	.datac(!ALUfunc[1]),
	.datad(!\Add2~33_sumout ),
	.datae(!\Selector20~2_combout ),
	.dataf(!\Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h4444145422223272;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \regs~107 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~107 .is_wysiwyg = "true";
defparam \regs~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y20_N49
dffeas \regs~491 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~491 .is_wysiwyg = "true";
defparam \regs~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \regs~235 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~235 .is_wysiwyg = "true";
defparam \regs~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N53
dffeas \regs~363 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~363 .is_wysiwyg = "true";
defparam \regs~363 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N51
cyclonev_lcell_comb \regs~555 (
// Equation(s):
// \regs~555_combout  = ( \regs~363_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~235_q ))) # (\Selector78~1_combout  & (\regs~491_q )) ) ) ) # ( !\regs~363_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~235_q ))) 
// # (\Selector78~1_combout  & (\regs~491_q )) ) ) ) # ( \regs~363_q  & ( !\Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~107_q ) ) ) ) # ( !\regs~363_q  & ( !\Selector79~1_combout  & ( (\regs~107_q  & !\Selector78~1_combout ) ) ) )

	.dataa(!\regs~107_q ),
	.datab(!\regs~491_q ),
	.datac(!\regs~235_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~363_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~555 .extended_lut = "off";
defparam \regs~555 .lut_mask = 64'h550055FF0F330F33;
defparam \regs~555 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N40
dffeas \regs~203 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~203 .is_wysiwyg = "true";
defparam \regs~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y19_N46
dffeas \regs~331 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~331 .is_wysiwyg = "true";
defparam \regs~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N56
dffeas \regs~75 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~75 .is_wysiwyg = "true";
defparam \regs~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N50
dffeas \regs~459 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~459 .is_wysiwyg = "true";
defparam \regs~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N48
cyclonev_lcell_comb \regs~554 (
// Equation(s):
// \regs~554_combout  = ( \regs~459_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~203_q ) ) ) ) # ( !\regs~459_q  & ( \Selector79~1_combout  & ( (\regs~203_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~459_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~75_q ))) # (\Selector78~1_combout  & (\regs~331_q )) ) ) ) # ( !\regs~459_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~75_q ))) # (\Selector78~1_combout  & (\regs~331_q )) ) ) )

	.dataa(!\regs~203_q ),
	.datab(!\regs~331_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~75_q ),
	.datae(!\regs~459_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~554 .extended_lut = "off";
defparam \regs~554 .lut_mask = 64'h03F303F350505F5F;
defparam \regs~554 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \regs~427feeder (
// Equation(s):
// \regs~427feeder_combout  = ( \memin[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~427feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~427feeder .extended_lut = "off";
defparam \regs~427feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~427feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N43
dffeas \regs~427 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~427 .is_wysiwyg = "true";
defparam \regs~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N55
dffeas \regs~299 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~299 .is_wysiwyg = "true";
defparam \regs~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N29
dffeas \regs~43 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~43 .is_wysiwyg = "true";
defparam \regs~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N44
dffeas \regs~171 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~171 .is_wysiwyg = "true";
defparam \regs~171 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N42
cyclonev_lcell_comb \regs~553 (
// Equation(s):
// \regs~553_combout  = ( \regs~171_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~427_q ) ) ) ) # ( !\regs~171_q  & ( \Selector79~1_combout  & ( (\regs~427_q  & \Selector78~1_combout ) ) ) ) # ( \regs~171_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~43_q ))) # (\Selector78~1_combout  & (\regs~299_q )) ) ) ) # ( !\regs~171_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~43_q ))) # (\Selector78~1_combout  & (\regs~299_q )) ) ) )

	.dataa(!\regs~427_q ),
	.datab(!\regs~299_q ),
	.datac(!\regs~43_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~171_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~553 .extended_lut = "off";
defparam \regs~553 .lut_mask = 64'h0F330F330055FF55;
defparam \regs~553 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N48
cyclonev_lcell_comb \regs~267feeder (
// Equation(s):
// \regs~267feeder_combout  = ( \memin[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~267feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~267feeder .extended_lut = "off";
defparam \regs~267feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~267feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N50
dffeas \regs~267 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~267 .is_wysiwyg = "true";
defparam \regs~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N46
dffeas \regs~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~11 .is_wysiwyg = "true";
defparam \regs~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N37
dffeas \regs~139 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~139 .is_wysiwyg = "true";
defparam \regs~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N22
dffeas \regs~395 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~395 .is_wysiwyg = "true";
defparam \regs~395 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N15
cyclonev_lcell_comb \regs~552 (
// Equation(s):
// \regs~552_combout  = ( \regs~395_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~139_q ) ) ) ) # ( !\regs~395_q  & ( \Selector79~1_combout  & ( (\regs~139_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~395_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~11_q ))) # (\Selector78~1_combout  & (\regs~267_q )) ) ) ) # ( !\regs~395_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~11_q ))) # (\Selector78~1_combout  & (\regs~267_q )) ) ) )

	.dataa(!\regs~267_q ),
	.datab(!\regs~11_q ),
	.datac(!\regs~139_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~395_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~552 .extended_lut = "off";
defparam \regs~552 .lut_mask = 64'h335533550F000FFF;
defparam \regs~552 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N6
cyclonev_lcell_comb \regs~556 (
// Equation(s):
// \regs~556_combout  = ( \Selector80~1_combout  & ( \regs~552_combout  & ( (!\Selector81~1_combout  & ((\regs~554_combout ))) # (\Selector81~1_combout  & (\regs~555_combout )) ) ) ) # ( !\Selector80~1_combout  & ( \regs~552_combout  & ( 
// (!\Selector81~1_combout ) # (\regs~553_combout ) ) ) ) # ( \Selector80~1_combout  & ( !\regs~552_combout  & ( (!\Selector81~1_combout  & ((\regs~554_combout ))) # (\Selector81~1_combout  & (\regs~555_combout )) ) ) ) # ( !\Selector80~1_combout  & ( 
// !\regs~552_combout  & ( (\Selector81~1_combout  & \regs~553_combout ) ) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\regs~555_combout ),
	.datac(!\regs~554_combout ),
	.datad(!\regs~553_combout ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\regs~552_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~556 .extended_lut = "off";
defparam \regs~556 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \regs~556 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \memin[11]~44 (
// Equation(s):
// \memin[11]~44_combout  = ( \Selector20~0_combout  & ( \regs~556_combout  & ( ((!\memin[11]~43_combout ) # ((\memin[0]~0_combout ) # (\memin[11]~42_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector20~0_combout  & ( \regs~556_combout  & ( 
// (!\memin[11]~43_combout ) # ((\memin[0]~0_combout ) # (\memin[11]~42_combout )) ) ) ) # ( \Selector20~0_combout  & ( !\regs~556_combout  & ( ((!\memin[11]~43_combout ) # (\memin[11]~42_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector20~0_combout 
//  & ( !\regs~556_combout  & ( (!\memin[11]~43_combout ) # (\memin[11]~42_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[11]~43_combout ),
	.datac(!\memin[11]~42_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\Selector20~0_combout ),
	.dataf(!\regs~556_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[11]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[11]~44 .extended_lut = "off";
defparam \memin[11]~44 .lut_mask = 64'hCFCFDFDFCFFFDFFF;
defparam \memin[11]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \MAR[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[11] .is_wysiwyg = "true";
defparam \MAR[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( !MAR[6] & ( !MAR[10] & ( (!MAR[11] & (!MAR[3] & (!MAR[9] & !MAR[8]))) ) ) )

	.dataa(!MAR[11]),
	.datab(!MAR[3]),
	.datac(!MAR[9]),
	.datad(!MAR[8]),
	.datae(!MAR[6]),
	.dataf(!MAR[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h8000000000000000;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \dmem~74 (
// Equation(s):
// \dmem~74_combout  = ( !MAR[13] & ( (!MAR[12] & (!MAR[5] & !MAR[14])) ) )

	.dataa(!MAR[12]),
	.datab(!MAR[5]),
	.datac(!MAR[14]),
	.datad(gnd),
	.datae(!MAR[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~74 .extended_lut = "off";
defparam \dmem~74 .lut_mask = 64'h8080000080800000;
defparam \dmem~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N0
cyclonev_lcell_comb \dmem~75 (
// Equation(s):
// \dmem~75_combout  = ( !MAR[4] & ( \dmem~74_combout  & ( (!MAR[7] & (\dmem~40_combout  & !MAR[2])) ) ) )

	.dataa(gnd),
	.datab(!MAR[7]),
	.datac(!\dmem~40_combout ),
	.datad(!MAR[2]),
	.datae(!MAR[4]),
	.dataf(!\dmem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~75 .extended_lut = "off";
defparam \dmem~75 .lut_mask = 64'h000000000C000000;
defparam \dmem~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N30
cyclonev_lcell_comb \dmem~76 (
// Equation(s):
// \dmem~76_combout  = ( \WideNor0~combout  & ( \Decoder6~0_combout  & ( (\dmem~75_combout  & (!MAR[15] & \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) )

	.dataa(gnd),
	.datab(!\dmem~75_combout ),
	.datac(!MAR[15]),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\WideNor0~combout ),
	.dataf(!\Decoder6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~76 .extended_lut = "off";
defparam \dmem~76 .lut_mask = 64'h0000000000000030;
defparam \dmem~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N53
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N42
cyclonev_lcell_comb \memin[10]~47_Duplicate_322 (
// Equation(s):
// \memin[10]~47_Duplicate_323  = ( \memin[10]~46_combout  & ( \regs~561_combout  & ( (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[0]~0_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\memin[10]~46_combout  & ( \regs~561_combout  ) ) # ( 
// \memin[10]~46_combout  & ( !\regs~561_combout  & ( ((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\memin[10]~46_combout  & ( !\regs~561_combout  ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~45_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector21~3_combout ),
	.datae(!\memin[10]~46_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_323 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_322 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_322 .lut_mask = 64'hFFFF3377FFFF3F7F;
defparam \memin[10]~47_Duplicate_322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N6
cyclonev_lcell_comb \memin[2]~10_Duplicate_447 (
// Equation(s):
// \memin[2]~10_Duplicate_448  = ( \regs~521_combout  & ( \memin[2]~9_combout  ) ) # ( !\regs~521_combout  & ( \memin[2]~9_combout  ) ) # ( \regs~521_combout  & ( !\memin[2]~9_combout  & ( ((\Selector75~0_combout  & \Selector29~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~521_combout  & ( !\memin[2]~9_combout  & ( (\Selector75~0_combout  & \Selector29~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector29~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~521_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_448 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_447 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_447 .lut_mask = 64'h030303FFFFFFFFFF;
defparam \memin[2]~10_Duplicate_447 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N57
cyclonev_lcell_comb \memin[7]~26_Duplicate_347 (
// Equation(s):
// \memin[7]~26_Duplicate_348  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector24~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_348 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_347 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_347 .lut_mask = 64'h030303FFFFFFFFFF;
defparam \memin[7]~26_Duplicate_347 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_241 (
// Equation(s):
// \memin[9]~52_Duplicate_242  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_242 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_241 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_241 .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \memin[9]~52_Duplicate_241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N51
cyclonev_lcell_comb \memin[12]~70_Duplicate_611 (
// Equation(s):
// \memin[12]~70_Duplicate_612  = ( \regs~591_combout  & ( \Selector19~0_combout  & ( ((!\memin[12]~69_combout ) # ((\Selector75~0_combout ) # (\memin[12]~68_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~591_combout  & ( \Selector19~0_combout  & ( 
// (!\memin[12]~69_combout ) # ((\Selector75~0_combout ) # (\memin[12]~68_combout )) ) ) ) # ( \regs~591_combout  & ( !\Selector19~0_combout  & ( ((!\memin[12]~69_combout ) # (\memin[12]~68_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~591_combout  & 
// ( !\Selector19~0_combout  & ( (!\memin[12]~69_combout ) # (\memin[12]~68_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[12]~69_combout ),
	.datac(!\memin[12]~68_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~591_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_612 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_611 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_611 .lut_mask = 64'hCFCFDFDFCFFFDFFF;
defparam \memin[12]~70_Duplicate_611 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N54
cyclonev_lcell_comb \memin[14]~64_Duplicate_682 (
// Equation(s):
// \memin[14]~64_Duplicate_683  = ( \regs~581_combout  & ( \memin[14]~62_combout  ) ) # ( !\regs~581_combout  & ( \memin[14]~62_combout  ) ) # ( \regs~581_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & 
// \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~581_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\Selector17~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~581_combout ),
	.dataf(!\memin[14]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_683 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_682 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_682 .lut_mask = 64'hCDCDCDFFFFFFFFFF;
defparam \memin[14]~64_Duplicate_682 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[10]~47_Duplicate_323 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_683 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_612 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_323 ,\memin[9]~52_Duplicate_242 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_348 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_448 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N30
cyclonev_lcell_comb \memin[10]~47_Duplicate_524 (
// Equation(s):
// \memin[10]~47_Duplicate_525  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_525 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_524 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_524 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[10]~47_Duplicate_524 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N42
cyclonev_lcell_comb \memin[2]~10_Duplicate_274 (
// Equation(s):
// \memin[2]~10_Duplicate_275  = ( \Selector75~0_combout  & ( \memin[2]~9_combout  ) ) # ( !\Selector75~0_combout  & ( \memin[2]~9_combout  ) ) # ( \Selector75~0_combout  & ( !\memin[2]~9_combout  & ( ((\memin[0]~0_combout  & \regs~521_combout )) # 
// (\Selector29~3_combout ) ) ) ) # ( !\Selector75~0_combout  & ( !\memin[2]~9_combout  & ( (\memin[0]~0_combout  & \regs~521_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(gnd),
	.datac(!\regs~521_combout ),
	.datad(!\Selector29~3_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_275 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_274 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_274 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[2]~10_Duplicate_274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y24_N12
cyclonev_lcell_comb \memin[5]~36_Duplicate_491 (
// Equation(s):
// \memin[5]~36_Duplicate_492  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector26~3_combout ),
	.datad(gnd),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_492 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_491 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_491 .lut_mask = 64'h03035757FFFFFFFF;
defparam \memin[5]~36_Duplicate_491 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_206 (
// Equation(s):
// \memin[7]~26_Duplicate_207  = ( \Selector24~3_combout  & ( \memin[7]~25_combout  ) ) # ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) # ( \Selector24~3_combout  & ( !\memin[7]~25_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( !\memin[7]~25_combout  & ( (\memin[0]~0_combout  & \regs~536_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~536_combout ),
	.datae(!\Selector24~3_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_207 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_206 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_206 .lut_mask = 64'h000F333FFFFFFFFF;
defparam \memin[7]~26_Duplicate_206 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N30
cyclonev_lcell_comb \memin[8]~57_Duplicate_689 (
// Equation(s):
// \memin[8]~57_Duplicate_690  = ( \memin[8]~56_combout  & ( \Selector23~3_combout  ) ) # ( !\memin[8]~56_combout  & ( \Selector23~3_combout  & ( ((\memin[0]~0_combout  & \regs~571_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[8]~56_combout  & ( 
// !\Selector23~3_combout  ) ) # ( !\memin[8]~56_combout  & ( !\Selector23~3_combout  & ( (\memin[0]~0_combout  & \regs~571_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~571_combout ),
	.datad(gnd),
	.datae(!\memin[8]~56_combout ),
	.dataf(!\Selector23~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_690 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_689 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_689 .lut_mask = 64'h0505FFFF3737FFFF;
defparam \memin[8]~57_Duplicate_689 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N36
cyclonev_lcell_comb \memin[9]~52_Duplicate_415 (
// Equation(s):
// \memin[9]~52_Duplicate_416  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[9]~51_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[9]~51_combout ),
	.datad(gnd),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_416 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_415 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_415 .lut_mask = 64'h0F0F5F5F3F3F7F7F;
defparam \memin[9]~52_Duplicate_415 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y24_N42
cyclonev_lcell_comb \memin[14]~64_Duplicate_363 (
// Equation(s):
// \memin[14]~64_Duplicate_364  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\memin[14]~62_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// (!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[14]~62_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_364 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_363 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_363 .lut_mask = 64'hAAFFBBFFAFFFBFFF;
defparam \memin[14]~64_Duplicate_363 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[10]~47_Duplicate_525 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_364 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_525 ,\memin[9]~52_Duplicate_416 ,\memin[8]~57_Duplicate_690 ,\memin[7]~26_Duplicate_207 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_492 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_275 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C185C6AAB0D14400403083C62FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N18
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~11_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~11_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~11_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~11_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~11_q ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'hC0C0C5C5CACACFCF;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N48
cyclonev_lcell_comb \memin[10]~45 (
// Equation(s):
// \memin[10]~45_combout  = ( \memin[10]~13_combout  & ( \dmem~42_combout  & ( (!dmem_rtl_0_bypass[49]) # ((!\dmem~39_combout  & dmem_rtl_0_bypass[50])) ) ) ) # ( \memin[10]~13_combout  & ( !\dmem~42_combout  & ( (!dmem_rtl_0_bypass[49] & 
// ((!dmem_rtl_0_bypass[50]) # (\dmem~39_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\dmem~39_combout ),
	.datac(!dmem_rtl_0_bypass[50]),
	.datad(!dmem_rtl_0_bypass[49]),
	.datae(!\memin[10]~13_combout ),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~45 .extended_lut = "off";
defparam \memin[10]~45 .lut_mask = 64'h0000F3000000FF0C;
defparam \memin[10]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N9
cyclonev_lcell_comb \memin[10]~47 (
// Equation(s):
// \memin[10]~47_combout  = ( \memin[10]~46_combout  & ( \regs~561_combout  & ( (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[0]~0_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\memin[10]~46_combout  & ( \regs~561_combout  ) ) # ( 
// \memin[10]~46_combout  & ( !\regs~561_combout  & ( ((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\memin[10]~46_combout  & ( !\regs~561_combout  ) )

	.dataa(!\memin[10]~45_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector21~3_combout ),
	.datae(!\memin[10]~46_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47 .extended_lut = "off";
defparam \memin[10]~47 .lut_mask = 64'hFFFF5577FFFF5F7F;
defparam \memin[10]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N3
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( \memin[10]~47_combout  & ( (\Add0~29_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[10]~47_combout  & ( (!\LdPC~1_combout  & \Add0~29_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N4
dffeas \PC[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N27
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N30
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~26  ))
// \Add0~54  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N27
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \memin[12]~70_combout  & ( (\Add0~53_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[12]~70_combout  & ( (!\LdPC~1_combout  & \Add0~53_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(!\Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\memin[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N33
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( \PC[13]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N36
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \memin[13]~67_combout  & ( (\Add0~49_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[13]~67_combout  & ( (!\LdPC~1_combout  & \Add0~49_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~49_sumout ),
	.datad(gnd),
	.datae(!\memin[13]~67_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N37
dffeas \PC[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N36
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N39
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \Add0~45_sumout  & ( \memin[14]~64_combout  ) ) # ( !\Add0~45_sumout  & ( \memin[14]~64_combout  & ( \LdPC~1_combout  ) ) ) # ( \Add0~45_sumout  & ( !\memin[14]~64_combout  & ( !\LdPC~1_combout  ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~45_sumout ),
	.dataf(!\memin[14]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N40
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N39
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~46  ))
// \Add0~42  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N9
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \LdPC~1_combout  & ( \memin[15]~61_combout  ) ) # ( !\LdPC~1_combout  & ( \memin[15]~61_combout  & ( \Add0~41_sumout  ) ) ) # ( !\LdPC~1_combout  & ( !\memin[15]~61_combout  & ( \Add0~41_sumout  ) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LdPC~1_combout ),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h555500005555FFFF;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N10
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N42
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~42  ))
// \Add0~70  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N45
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \Add0~69_sumout  & ( \memin[16]~82_combout  ) ) # ( !\Add0~69_sumout  & ( \memin[16]~82_combout  & ( \LdPC~1_combout  ) ) ) # ( \Add0~69_sumout  & ( !\memin[16]~82_combout  & ( !\LdPC~1_combout  ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~69_sumout ),
	.dataf(!\memin[16]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N46
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N45
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N51
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \memin[17]~79_combout  & ( (\Add0~65_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[17]~79_combout  & ( (!\LdPC~1_combout  & \Add0~65_sumout ) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(gnd),
	.datac(!\Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N52
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N48
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~66  ))
// \Add0~62  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \memin[18]~76_combout  & ( (\Add0~61_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[18]~76_combout  & ( (!\LdPC~1_combout  & \Add0~61_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdPC~1_combout ),
	.datad(!\Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\memin[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N37
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N51
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N33
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \LdPC~1_combout  & ( \memin[19]~73_combout  ) ) # ( !\LdPC~1_combout  & ( \memin[19]~73_combout  & ( \Add0~57_sumout  ) ) ) # ( !\LdPC~1_combout  & ( !\memin[19]~73_combout  & ( \Add0~57_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~57_sumout ),
	.datad(gnd),
	.datae(!\LdPC~1_combout ),
	.dataf(!\memin[19]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N34
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N3
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \memin[20]~94_combout  & ( (\LdPC~1_combout ) # (\Add0~85_sumout ) ) ) # ( !\memin[20]~94_combout  & ( (\Add0~85_sumout  & !\LdPC~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~85_sumout ),
	.datad(!\LdPC~1_combout ),
	.datae(gnd),
	.dataf(!\memin[20]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N15
cyclonev_lcell_comb \memin[20]~93 (
// Equation(s):
// \memin[20]~93_combout  = ( !\memin[15]~59_combout  & ( (!PC[20]) # (!\DrPC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[20]),
	.datad(!\DrPC~0_combout ),
	.datae(gnd),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~93 .extended_lut = "off";
defparam \memin[20]~93 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[20]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N54
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \ShiftRight0~42_combout  & ( \ShiftRight0~41_combout  & ( (!B[3] & (((B[2]) # (\ShiftRight0~40_combout )))) # (B[3] & (((!B[2])) # (A[31]))) ) ) ) # ( !\ShiftRight0~42_combout  & ( \ShiftRight0~41_combout  & ( (!B[3] & 
// (((B[2]) # (\ShiftRight0~40_combout )))) # (B[3] & (A[31] & ((B[2])))) ) ) ) # ( \ShiftRight0~42_combout  & ( !\ShiftRight0~41_combout  & ( (!B[3] & (((\ShiftRight0~40_combout  & !B[2])))) # (B[3] & (((!B[2])) # (A[31]))) ) ) ) # ( 
// !\ShiftRight0~42_combout  & ( !\ShiftRight0~41_combout  & ( (!B[3] & (((\ShiftRight0~40_combout  & !B[2])))) # (B[3] & (A[31] & ((B[2])))) ) ) )

	.dataa(!A[31]),
	.datab(!\ShiftRight0~40_combout ),
	.datac(!B[3]),
	.datad(!B[2]),
	.datae(!\ShiftRight0~42_combout ),
	.dataf(!\ShiftRight0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h30053F0530F53FF5;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N57
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \ShiftLeft0~17_combout  & ( (!B[3] & ((!\B[2]~DUPLICATE_q ) # (\ShiftLeft0~7_combout ))) ) ) # ( !\ShiftLeft0~17_combout  & ( (!B[3] & (\B[2]~DUPLICATE_q  & \ShiftLeft0~7_combout )) ) )

	.dataa(!B[3]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h0022002288AA88AA;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \ShiftLeft0~60 (
// Equation(s):
// \ShiftLeft0~60_combout  = ( B[3] & ( \ShiftLeft0~59_combout  & ( (!B[2] & ((\ShiftLeft0~38_combout ))) # (B[2] & (\ShiftLeft0~28_combout )) ) ) ) # ( !B[3] & ( \ShiftLeft0~59_combout  & ( (!B[2]) # (\ShiftLeft0~49_combout ) ) ) ) # ( B[3] & ( 
// !\ShiftLeft0~59_combout  & ( (!B[2] & ((\ShiftLeft0~38_combout ))) # (B[2] & (\ShiftLeft0~28_combout )) ) ) ) # ( !B[3] & ( !\ShiftLeft0~59_combout  & ( (B[2] & \ShiftLeft0~49_combout ) ) ) )

	.dataa(!B[2]),
	.datab(!\ShiftLeft0~28_combout ),
	.datac(!\ShiftLeft0~38_combout ),
	.datad(!\ShiftLeft0~49_combout ),
	.datae(!B[3]),
	.dataf(!\ShiftLeft0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~60 .extended_lut = "off";
defparam \ShiftLeft0~60 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \ShiftLeft0~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N6
cyclonev_lcell_comb \Selector11~5 (
// Equation(s):
// \Selector11~5_combout  = ( !B[4] & ( (!ALUfunc[0] & (((!\ShiftRight0~6_combout  & ((\ShiftRight0~58_combout ))) # (\ShiftRight0~6_combout  & (A[31]))))) # (ALUfunc[0] & ((((\ShiftLeft0~60_combout  & !\ShiftRight0~6_combout ))))) ) ) # ( B[4] & ( 
// ((!ALUfunc[0] & (A[31])) # (ALUfunc[0] & (((\ShiftLeft0~18_combout  & !\ShiftRight0~6_combout ))))) ) )

	.dataa(!A[31]),
	.datab(!\ShiftRight0~58_combout ),
	.datac(!\ShiftLeft0~18_combout ),
	.datad(!ALUfunc[0]),
	.datae(!B[4]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!\ShiftLeft0~60_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~5 .extended_lut = "on";
defparam \Selector11~5 .lut_mask = 64'h330F550F55005500;
defparam \Selector11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N18
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( B[20] & ( \Add1~93_sumout  & ( (!ALUfunc[0]) # (!A[20] $ (!ALUfunc[1])) ) ) ) # ( !B[20] & ( \Add1~93_sumout  & ( (!ALUfunc[1] & ((!ALUfunc[0]))) # (ALUfunc[1] & (A[20])) ) ) ) # ( B[20] & ( !\Add1~93_sumout  & ( !ALUfunc[1] $ 
// (((!A[20]) # (!ALUfunc[0]))) ) ) ) # ( !B[20] & ( !\Add1~93_sumout  & ( (A[20] & ALUfunc[1]) ) ) )

	.dataa(!A[20]),
	.datab(!ALUfunc[0]),
	.datac(!ALUfunc[1]),
	.datad(gnd),
	.datae(!B[20]),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h05051E1EC5C5DEDE;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N48
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[1] & ((!ALUfunc[0] & (\Add2~93_sumout )) # (ALUfunc[0] & ((!\Selector11~0_combout ))))) # (ALUfunc[1] & (((!\Selector11~0_combout )))))) ) ) # ( ALUfunc[2] & ( (!ALUfunc[3] & 
// ((((\Selector11~0_combout ))))) # (ALUfunc[3] & (!ALUfunc[1] & (\Selector11~5_combout ))) ) )

	.dataa(!ALUfunc[1]),
	.datab(!ALUfunc[3]),
	.datac(!\Selector11~5_combout ),
	.datad(!ALUfunc[0]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector11~0_combout ),
	.datag(!\Add2~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "on";
defparam \Selector11~1 .lut_mask = 64'h133302020200CECE;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N48
cyclonev_lcell_comb \memin[2]~10_Duplicate_464 (
// Equation(s):
// \memin[2]~10_Duplicate_465  = ( \memin[2]~9_combout  & ( \Selector29~3_combout  ) ) # ( !\memin[2]~9_combout  & ( \Selector29~3_combout  & ( ((\regs~521_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[2]~9_combout  & ( 
// !\Selector29~3_combout  ) ) # ( !\memin[2]~9_combout  & ( !\Selector29~3_combout  & ( (\regs~521_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regs~521_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[2]~9_combout ),
	.dataf(!\Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_465 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_464 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_464 .lut_mask = 64'h0033FFFF0F3FFFFF;
defparam \memin[2]~10_Duplicate_464 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N18
cyclonev_lcell_comb \memin[7]~26_Duplicate_376 (
// Equation(s):
// \memin[7]~26_Duplicate_377  = ( \memin[7]~25_combout  & ( \Selector24~3_combout  ) ) # ( !\memin[7]~25_combout  & ( \Selector24~3_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[7]~25_combout  & ( 
// !\Selector24~3_combout  ) ) # ( !\memin[7]~25_combout  & ( !\Selector24~3_combout  & ( (\memin[0]~0_combout  & \regs~536_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(gnd),
	.datad(!\regs~536_combout ),
	.datae(!\memin[7]~25_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_377 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_376 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_376 .lut_mask = 64'h0055FFFF3377FFFF;
defparam \memin[7]~26_Duplicate_376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N45
cyclonev_lcell_comb \memin[9]~52_Duplicate_437 (
// Equation(s):
// \memin[9]~52_Duplicate_438  = ( \memin[9]~51_combout  ) # ( !\memin[9]~51_combout  & ( (!\Selector22~3_Duplicate_5  & (((\regs~566_combout  & \memin[0]~0_combout )))) # (\Selector22~3_Duplicate_5  & (((\regs~566_combout  & \memin[0]~0_combout )) # 
// (\Selector75~0_combout ))) ) )

	.dataa(!\Selector22~3_Duplicate_5 ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~566_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(gnd),
	.dataf(!\memin[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_438 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_437 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_437 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \memin[9]~52_Duplicate_437 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \memin[10]~47_Duplicate_560 (
// Equation(s):
// \memin[10]~47_Duplicate_561  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[10]~45_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\Selector75~0_combout )) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_561 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_560 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_560 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \memin[10]~47_Duplicate_560 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N54
cyclonev_lcell_comb \memin[14]~64_Duplicate_702 (
// Equation(s):
// \memin[14]~64_Duplicate_703  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// (!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[14]~62_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_703 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_702 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_702 .lut_mask = 64'hCCFFDDFFCFFFDFFF;
defparam \memin[14]~64_Duplicate_702 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[20]~94_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_703 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_561 ,\memin[9]~52_Duplicate_438 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_377 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_465 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000025228A0A8255E10C88D0000000000000000";
// synopsys translate_on

// Location: FF_X23_Y17_N56
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N30
cyclonev_lcell_comb \memin[5]~36_Duplicate_633 (
// Equation(s):
// \memin[5]~36_Duplicate_634  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector26~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_634 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_633 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_633 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[5]~36_Duplicate_633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N48
cyclonev_lcell_comb \memin[6]~31_Duplicate_522 (
// Equation(s):
// \memin[6]~31_Duplicate_523  = ( \regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( !\regs~541_combout  & ( \memin[6]~30_combout  ) ) # ( \regs~541_combout  & ( !\memin[6]~30_combout  & ( ((\Selector75~0_combout  & \Selector25~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~541_combout  & ( !\memin[6]~30_combout  & ( (\Selector75~0_combout  & \Selector25~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector25~3_combout ),
	.datae(!\regs~541_combout ),
	.dataf(!\memin[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~31_Duplicate_523 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~31_Duplicate_522 .extended_lut = "off";
defparam \memin[6]~31_Duplicate_522 .lut_mask = 64'h000F333FFFFFFFFF;
defparam \memin[6]~31_Duplicate_522 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N48
cyclonev_lcell_comb \memin[7]~26_Duplicate_229 (
// Equation(s):
// \memin[7]~26_Duplicate_230  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[7]~25_combout ),
	.datad(gnd),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_230 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_229 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_229 .lut_mask = 64'h0F0F3F3F5F5F7F7F;
defparam \memin[7]~26_Duplicate_229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N18
cyclonev_lcell_comb \memin[9]~52_Duplicate_245 (
// Equation(s):
// \memin[9]~52_Duplicate_246  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[9]~51_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_246 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_245 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_245 .lut_mask = 64'h00FF0FFF33FF3FFF;
defparam \memin[9]~52_Duplicate_245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N12
cyclonev_lcell_comb \memin[10]~47_Duplicate_332 (
// Equation(s):
// \memin[10]~47_Duplicate_333  = ( \Selector21~3_combout  & ( \regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\memin[10]~45_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( !\Selector21~3_combout  & ( \regs~561_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector21~3_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\Selector75~0_combout )) ) ) ) # ( !\Selector21~3_combout 
//  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_333 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_332 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_332 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \memin[10]~47_Duplicate_332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N36
cyclonev_lcell_comb \memin[14]~64_Duplicate_481 (
// Equation(s):
// \memin[14]~64_Duplicate_482  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_482 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_481 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_481 .lut_mask = 64'hAAAFFFFFBBBFFFFF;
defparam \memin[14]~64_Duplicate_481 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[20]~94_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_482 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_333 ,\memin[9]~52_Duplicate_246 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_230 ,\memin[6]~31_Duplicate_523 ,\memin[5]~36_Duplicate_634 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \dmem~57 (
// Equation(s):
// \dmem~57_combout  = ( \dmem~21_q  & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~21_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) ) # ( !\dmem~21_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\dmem~21_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~57 .extended_lut = "off";
defparam \dmem~57 .lut_mask = 64'h0044AAEE1155BBFF;
defparam \dmem~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y18_N26
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N46
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N48
cyclonev_lcell_comb \memin[20]~92 (
// Equation(s):
// \memin[20]~92_combout  = ( \memin[10]~13_combout  & ( (!\dmem~39_combout  & ((!dmem_rtl_0_bypass[70] & ((dmem_rtl_0_bypass[69]))) # (dmem_rtl_0_bypass[70] & (\dmem~57_combout )))) # (\dmem~39_combout  & (((dmem_rtl_0_bypass[69])))) ) )

	.dataa(!\dmem~57_combout ),
	.datab(!dmem_rtl_0_bypass[69]),
	.datac(!\dmem~39_combout ),
	.datad(!dmem_rtl_0_bypass[70]),
	.datae(gnd),
	.dataf(!\memin[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~92 .extended_lut = "off";
defparam \memin[20]~92 .lut_mask = 64'h0000000033533353;
defparam \memin[20]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N48
cyclonev_lcell_comb \regs~276feeder (
// Equation(s):
// \regs~276feeder_combout  = ( \memin[20]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~276feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~276feeder .extended_lut = "off";
defparam \regs~276feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~276feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y16_N50
dffeas \regs~276 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~276 .is_wysiwyg = "true";
defparam \regs~276 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N36
cyclonev_lcell_comb \memin[20]~94_Duplicate (
// Equation(s):
// \memin[20]~94_Duplicate_691  = ( \regs~631_combout  & ( \Selector11~1_combout  & ( (!\memin[20]~93_combout ) # (((\Selector75~0_combout ) # (\memin[0]~0_combout )) # (\memin[20]~92_combout )) ) ) ) # ( !\regs~631_combout  & ( \Selector11~1_combout  & ( 
// (!\memin[20]~93_combout ) # ((\Selector75~0_combout ) # (\memin[20]~92_combout )) ) ) ) # ( \regs~631_combout  & ( !\Selector11~1_combout  & ( (!\memin[20]~93_combout ) # ((\memin[0]~0_combout ) # (\memin[20]~92_combout )) ) ) ) # ( !\regs~631_combout  & 
// ( !\Selector11~1_combout  & ( (!\memin[20]~93_combout ) # (\memin[20]~92_combout ) ) ) )

	.dataa(!\memin[20]~93_combout ),
	.datab(!\memin[20]~92_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~631_combout ),
	.dataf(!\Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~94_Duplicate_691 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~94_Duplicate .extended_lut = "off";
defparam \memin[20]~94_Duplicate .lut_mask = 64'hBBBBBFBFBBFFBFFF;
defparam \memin[20]~94_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \regs~308feeder (
// Equation(s):
// \regs~308feeder_combout  = ( \memin[20]~94_Duplicate_691  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~94_Duplicate_691 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~308feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~308feeder .extended_lut = "off";
defparam \regs~308feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~308feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N10
dffeas \regs~308 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~308 .is_wysiwyg = "true";
defparam \regs~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \regs~340 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~340 .is_wysiwyg = "true";
defparam \regs~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N53
dffeas \regs~372 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~372 .is_wysiwyg = "true";
defparam \regs~372 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N51
cyclonev_lcell_comb \regs~629 (
// Equation(s):
// \regs~629_combout  = ( \regs~372_q  & ( \Selector81~1_combout  & ( (\Selector80~1_combout ) # (\regs~308_q ) ) ) ) # ( !\regs~372_q  & ( \Selector81~1_combout  & ( (\regs~308_q  & !\Selector80~1_combout ) ) ) ) # ( \regs~372_q  & ( !\Selector81~1_combout  
// & ( (!\Selector80~1_combout  & (\regs~276_q )) # (\Selector80~1_combout  & ((\regs~340_q ))) ) ) ) # ( !\regs~372_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~276_q )) # (\Selector80~1_combout  & ((\regs~340_q ))) ) ) )

	.dataa(!\regs~276_q ),
	.datab(!\regs~308_q ),
	.datac(!\regs~340_q ),
	.datad(!\Selector80~1_combout ),
	.datae(!\regs~372_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~629 .extended_lut = "off";
defparam \regs~629 .lut_mask = 64'h550F550F330033FF;
defparam \regs~629 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N42
cyclonev_lcell_comb \regs~468feeder (
// Equation(s):
// \regs~468feeder_combout  = ( \memin[20]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~468feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~468feeder .extended_lut = "off";
defparam \regs~468feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~468feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N44
dffeas \regs~468 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~468 .is_wysiwyg = "true";
defparam \regs~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N13
dffeas \regs~404 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~404 .is_wysiwyg = "true";
defparam \regs~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y17_N43
dffeas \regs~436 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~436 .is_wysiwyg = "true";
defparam \regs~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N56
dffeas \regs~500 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~500 .is_wysiwyg = "true";
defparam \regs~500 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N54
cyclonev_lcell_comb \regs~630 (
// Equation(s):
// \regs~630_combout  = ( \regs~500_q  & ( \Selector81~1_combout  & ( (\regs~436_q ) # (\Selector80~1_combout ) ) ) ) # ( !\regs~500_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout  & \regs~436_q ) ) ) ) # ( \regs~500_q  & ( !\Selector81~1_combout  
// & ( (!\Selector80~1_combout  & ((\regs~404_q ))) # (\Selector80~1_combout  & (\regs~468_q )) ) ) ) # ( !\regs~500_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & ((\regs~404_q ))) # (\Selector80~1_combout  & (\regs~468_q )) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\regs~468_q ),
	.datac(!\regs~404_q ),
	.datad(!\regs~436_q ),
	.datae(!\regs~500_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~630 .extended_lut = "off";
defparam \regs~630 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \regs~630 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N22
dffeas \regs~180 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~180 .is_wysiwyg = "true";
defparam \regs~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N12
cyclonev_lcell_comb \regs~212feeder (
// Equation(s):
// \regs~212feeder_combout  = ( \memin[20]~94_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[20]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~212feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~212feeder .extended_lut = "off";
defparam \regs~212feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~212feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N14
dffeas \regs~212 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~212 .is_wysiwyg = "true";
defparam \regs~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N43
dffeas \regs~148 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~148 .is_wysiwyg = "true";
defparam \regs~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N44
dffeas \regs~244 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~244 .is_wysiwyg = "true";
defparam \regs~244 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N42
cyclonev_lcell_comb \regs~628 (
// Equation(s):
// \regs~628_combout  = ( \regs~244_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~212_q ) ) ) ) # ( !\regs~244_q  & ( \Selector80~1_combout  & ( (\regs~212_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~244_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~148_q ))) # (\Selector81~1_combout  & (\regs~180_q )) ) ) ) # ( !\regs~244_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~148_q ))) # (\Selector81~1_combout  & (\regs~180_q )) ) ) )

	.dataa(!\regs~180_q ),
	.datab(!\regs~212_q ),
	.datac(!\regs~148_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~244_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~628 .extended_lut = "off";
defparam \regs~628 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~628 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N47
dffeas \regs~84 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~84 .is_wysiwyg = "true";
defparam \regs~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \regs~52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52 .is_wysiwyg = "true";
defparam \regs~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \regs~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~20 .is_wysiwyg = "true";
defparam \regs~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N50
dffeas \regs~116 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~116 .is_wysiwyg = "true";
defparam \regs~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N48
cyclonev_lcell_comb \regs~627 (
// Equation(s):
// \regs~627_combout  = ( \regs~116_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~84_q ) ) ) ) # ( !\regs~116_q  & ( \Selector80~1_combout  & ( (\regs~84_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~116_q  & ( !\Selector80~1_combout  & 
// ( (!\Selector81~1_combout  & ((\regs~20_q ))) # (\Selector81~1_combout  & (\regs~52_q )) ) ) ) # ( !\regs~116_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~20_q ))) # (\Selector81~1_combout  & (\regs~52_q )) ) ) )

	.dataa(!\regs~84_q ),
	.datab(!\regs~52_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~20_q ),
	.datae(!\regs~116_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~627 .extended_lut = "off";
defparam \regs~627 .lut_mask = 64'h03F303F350505F5F;
defparam \regs~627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N54
cyclonev_lcell_comb \regs~631 (
// Equation(s):
// \regs~631_combout  = ( \regs~628_combout  & ( \regs~627_combout  & ( (!\Selector78~1_combout ) # ((!\Selector79~1_combout  & (\regs~629_combout )) # (\Selector79~1_combout  & ((\regs~630_combout )))) ) ) ) # ( !\regs~628_combout  & ( \regs~627_combout  & 
// ( (!\Selector79~1_combout  & ((!\Selector78~1_combout ) # ((\regs~629_combout )))) # (\Selector79~1_combout  & (\Selector78~1_combout  & ((\regs~630_combout )))) ) ) ) # ( \regs~628_combout  & ( !\regs~627_combout  & ( (!\Selector79~1_combout  & 
// (\Selector78~1_combout  & (\regs~629_combout ))) # (\Selector79~1_combout  & ((!\Selector78~1_combout ) # ((\regs~630_combout )))) ) ) ) # ( !\regs~628_combout  & ( !\regs~627_combout  & ( (\Selector78~1_combout  & ((!\Selector79~1_combout  & 
// (\regs~629_combout )) # (\Selector79~1_combout  & ((\regs~630_combout ))))) ) ) )

	.dataa(!\Selector79~1_combout ),
	.datab(!\Selector78~1_combout ),
	.datac(!\regs~629_combout ),
	.datad(!\regs~630_combout ),
	.datae(!\regs~628_combout ),
	.dataf(!\regs~627_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~631 .extended_lut = "off";
defparam \regs~631 .lut_mask = 64'h021346578A9BCEDF;
defparam \regs~631 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N54
cyclonev_lcell_comb \memin[20]~94 (
// Equation(s):
// \memin[20]~94_combout  = ( \memin[20]~92_combout  & ( \regs~631_combout  ) ) # ( !\memin[20]~92_combout  & ( \regs~631_combout  & ( ((!\memin[20]~93_combout ) # ((\Selector11~1_combout  & \Selector75~0_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( 
// \memin[20]~92_combout  & ( !\regs~631_combout  ) ) # ( !\memin[20]~92_combout  & ( !\regs~631_combout  & ( (!\memin[20]~93_combout ) # ((\Selector11~1_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[20]~93_combout ),
	.datac(!\Selector11~1_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[20]~92_combout ),
	.dataf(!\regs~631_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[20]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[20]~94 .extended_lut = "off";
defparam \memin[20]~94 .lut_mask = 64'hCCCFFFFFDDDFFFFF;
defparam \memin[20]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N14
dffeas \B[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[20]),
	.prn(vcc));
// synopsys translate_off
defparam \B[20] .is_wysiwyg = "true";
defparam \B[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( !B[23] & ( (!B[20] & (!B[24] & !B[19])) ) )

	.dataa(gnd),
	.datab(!B[20]),
	.datac(!B[24]),
	.datad(!B[19]),
	.datae(gnd),
	.dataf(!B[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hC000C00000000000;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( \ShiftRight0~2_combout  & ( \ShiftRight0~0_combout  & ( (!\ShiftRight0~5_combout ) # ((!\ShiftRight0~4_combout ) # ((!\ShiftRight0~1_combout ) # (!\ShiftRight0~3_combout ))) ) ) ) # ( !\ShiftRight0~2_combout  & ( 
// \ShiftRight0~0_combout  ) ) # ( \ShiftRight0~2_combout  & ( !\ShiftRight0~0_combout  ) ) # ( !\ShiftRight0~2_combout  & ( !\ShiftRight0~0_combout  ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!\ShiftRight0~4_combout ),
	.datac(!\ShiftRight0~1_combout ),
	.datad(!\ShiftRight0~3_combout ),
	.datae(!\ShiftRight0~2_combout ),
	.dataf(!\ShiftRight0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \A[7]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[7]~_Duplicate_5 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[7]~_Duplicate .is_wysiwyg = "true";
defparam \A[7]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N41
dffeas \A[6]~_Duplicate_4DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[6]~_Duplicate_4DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[6]~_Duplicate_4DUPLICATE .is_wysiwyg = "true";
defparam \A[6]~_Duplicate_4DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N26
dffeas \A[4]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[4]~_Duplicate_7 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[4]~_Duplicate .is_wysiwyg = "true";
defparam \A[4]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \A[5]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[5]~_Duplicate_8 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[5]~_Duplicate .is_wysiwyg = "true";
defparam \A[5]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \A[5]~_Duplicate_8  & ( \B[0]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_10DUPLICATE_q ) # (\A[7]~_Duplicate_5 ) ) ) ) # ( !\A[5]~_Duplicate_8  & ( \B[0]~DUPLICATE_q  & ( (\A[7]~_Duplicate_5  & \B[1]~_Duplicate_10DUPLICATE_q ) ) ) ) 
// # ( \A[5]~_Duplicate_8  & ( !\B[0]~DUPLICATE_q  & ( (!\B[1]~_Duplicate_10DUPLICATE_q  & ((\A[4]~_Duplicate_7 ))) # (\B[1]~_Duplicate_10DUPLICATE_q  & (\A[6]~_Duplicate_4DUPLICATE_q )) ) ) ) # ( !\A[5]~_Duplicate_8  & ( !\B[0]~DUPLICATE_q  & ( 
// (!\B[1]~_Duplicate_10DUPLICATE_q  & ((\A[4]~_Duplicate_7 ))) # (\B[1]~_Duplicate_10DUPLICATE_q  & (\A[6]~_Duplicate_4DUPLICATE_q )) ) ) )

	.dataa(!\A[7]~_Duplicate_5 ),
	.datab(!\A[6]~_Duplicate_4DUPLICATE_q ),
	.datac(!\A[4]~_Duplicate_7 ),
	.datad(!\B[1]~_Duplicate_10DUPLICATE_q ),
	.datae(!\A[5]~_Duplicate_8 ),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h0F330F330055FF55;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N15
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \B[0]~_Duplicate_18DUPLICATE_q  & ( A[2] & ( (!B[1] & ((A[1]))) # (B[1] & (A[3])) ) ) ) # ( !\B[0]~_Duplicate_18DUPLICATE_q  & ( A[2] & ( (B[1]) # (A[0]) ) ) ) # ( \B[0]~_Duplicate_18DUPLICATE_q  & ( !A[2] & ( (!B[1] & 
// ((A[1]))) # (B[1] & (A[3])) ) ) ) # ( !\B[0]~_Duplicate_18DUPLICATE_q  & ( !A[2] & ( (A[0] & !B[1]) ) ) )

	.dataa(!A[3]),
	.datab(!A[0]),
	.datac(!B[1]),
	.datad(!A[1]),
	.datae(!\B[0]~_Duplicate_18DUPLICATE_q ),
	.dataf(!A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h303005F53F3F05F5;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \B[2]~DUPLICATE_q  & ( \ShiftRight0~47_combout  & ( (B[3]) # (\ShiftRight0~45_combout ) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( \ShiftRight0~47_combout  & ( (!B[3] & (\ShiftRight0~44_combout )) # (B[3] & ((\ShiftRight0~46_combout 
// ))) ) ) ) # ( \B[2]~DUPLICATE_q  & ( !\ShiftRight0~47_combout  & ( (\ShiftRight0~45_combout  & !B[3]) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( !\ShiftRight0~47_combout  & ( (!B[3] & (\ShiftRight0~44_combout )) # (B[3] & ((\ShiftRight0~46_combout ))) ) ) )

	.dataa(!\ShiftRight0~45_combout ),
	.datab(!\ShiftRight0~44_combout ),
	.datac(!B[3]),
	.datad(!\ShiftRight0~46_combout ),
	.datae(!\B[2]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N54
cyclonev_lcell_comb \Selector31~11 (
// Equation(s):
// \Selector31~11_combout  = ( \ShiftRight0~6_combout  & ( A[31] ) ) # ( !\ShiftRight0~6_combout  & ( (!B[4] & ((\ShiftRight0~48_combout ))) # (B[4] & (\ShiftRight0~43_Duplicate_81 )) ) )

	.dataa(!B[4]),
	.datab(!A[31]),
	.datac(!\ShiftRight0~43_Duplicate_81 ),
	.datad(!\ShiftRight0~48_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~11 .extended_lut = "off";
defparam \Selector31~11 .lut_mask = 64'h05AF05AF33333333;
defparam \Selector31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N36
cyclonev_lcell_comb \Selector31~13 (
// Equation(s):
// \Selector31~13_combout  = ( !ALUfunc[0] & ( (!ALUfunc[1] & (((\Selector31~11_combout )))) ) ) # ( ALUfunc[0] & ( (!ALUfunc[1] & (\ShiftLeft0~0_combout  & (!B[4] & (\ShiftLeft0~7_combout  & !\ShiftRight0~6_combout )))) ) )

	.dataa(!ALUfunc[1]),
	.datab(!\ShiftLeft0~0_combout ),
	.datac(!B[4]),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(!ALUfunc[0]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(!\Selector31~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~13 .extended_lut = "on";
defparam \Selector31~13 .lut_mask = 64'h0A0A00200A0A0000;
defparam \Selector31~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N27
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( \B[2]~DUPLICATE_q  & ( (\A[2]~_Duplicate_34  & (!\A[3]~_Duplicate_33  $ (B[3]))) ) ) # ( !\B[2]~DUPLICATE_q  & ( (!\A[2]~_Duplicate_34  & (!\A[3]~_Duplicate_33  $ (B[3]))) ) )

	.dataa(!\A[2]~_Duplicate_34 ),
	.datab(gnd),
	.datac(!\A[3]~_Duplicate_33 ),
	.datad(!B[3]),
	.datae(gnd),
	.dataf(!\B[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( B[30] & ( A[30] & ( (!B[31] & (!A[31] & (!B[29] $ (A[29])))) # (B[31] & (A[31] & (!B[29] $ (A[29])))) ) ) ) # ( !B[30] & ( !A[30] & ( (!B[31] & (!A[31] & (!B[29] $ (A[29])))) # (B[31] & (A[31] & (!B[29] $ (A[29])))) ) ) )

	.dataa(!B[31]),
	.datab(!B[29]),
	.datac(!A[29]),
	.datad(!A[31]),
	.datae(!B[30]),
	.dataf(!A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8241000000008241;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N48
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( A[1] & ( \Equal1~0_combout  & ( (\Equal1~9_combout  & (B[1] & (!\B[0]~DUPLICATE_q  $ (A[0])))) ) ) ) # ( !A[1] & ( \Equal1~0_combout  & ( (\Equal1~9_combout  & (!B[1] & (!\B[0]~DUPLICATE_q  $ (A[0])))) ) ) )

	.dataa(!\B[0]~DUPLICATE_q ),
	.datab(!\Equal1~9_combout ),
	.datac(!A[0]),
	.datad(!B[1]),
	.datae(!A[1]),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'h0000000021000021;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N8
dffeas \B[18]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[18]~_Duplicate_8 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[18]~_Duplicate .is_wysiwyg = "true";
defparam \B[18]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \B[19]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_Duplicate_608 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[19]~_Duplicate_7 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[19]~_Duplicate .is_wysiwyg = "true";
defparam \B[19]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N27
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( A[19] & ( (\B[19]~_Duplicate_7  & (!A[18] $ (\B[18]~_Duplicate_8 ))) ) ) # ( !A[19] & ( (!\B[19]~_Duplicate_7  & (!A[18] $ (\B[18]~_Duplicate_8 ))) ) )

	.dataa(gnd),
	.datab(!A[18]),
	.datac(!\B[18]~_Duplicate_8 ),
	.datad(!\B[19]~_Duplicate_7 ),
	.datae(gnd),
	.dataf(!A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \B[17]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[17]~_Duplicate_4 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[17]~_Duplicate .is_wysiwyg = "true";
defparam \B[17]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N26
dffeas \B[16]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[16]~_Duplicate_3 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[16]~_Duplicate .is_wysiwyg = "true";
defparam \B[16]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N21
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \B[16]~_Duplicate_3  & ( (A[16] & (!\A[17]~DUPLICATE_q  $ (\B[17]~_Duplicate_4 ))) ) ) # ( !\B[16]~_Duplicate_3  & ( (!A[16] & (!\A[17]~DUPLICATE_q  $ (\B[17]~_Duplicate_4 ))) ) )

	.dataa(!\A[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!A[16]),
	.datad(!\B[17]~_Duplicate_4 ),
	.datae(gnd),
	.dataf(!\B[16]~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'hA050A0500A050A05;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y17_N56
dffeas \A[12]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[12]~_Duplicate_2 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[12]~_Duplicate .is_wysiwyg = "true";
defparam \A[12]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N20
dffeas \B[12]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[12]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[12]~_Duplicate_6 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[12]~_Duplicate .is_wysiwyg = "true";
defparam \B[12]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N59
dffeas \A[13]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[13]~_Duplicate_3 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[13]~_Duplicate .is_wysiwyg = "true";
defparam \A[13]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N11
dffeas \B[13]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[13]~_Duplicate_5 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[13]~_Duplicate .is_wysiwyg = "true";
defparam \B[13]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \B[13]~_Duplicate_5  & ( (\A[13]~_Duplicate_3  & (!\A[12]~_Duplicate_2  $ (\B[12]~_Duplicate_6 ))) ) ) # ( !\B[13]~_Duplicate_5  & ( (!\A[13]~_Duplicate_3  & (!\A[12]~_Duplicate_2  $ (\B[12]~_Duplicate_6 ))) ) )

	.dataa(!\A[12]~_Duplicate_2 ),
	.datab(gnd),
	.datac(!\B[12]~_Duplicate_6 ),
	.datad(!\A[13]~_Duplicate_3 ),
	.datae(gnd),
	.dataf(!\B[13]~_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N47
dffeas \B[10]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[10]~_Duplicate_2 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[10]~_Duplicate .is_wysiwyg = "true";
defparam \B[10]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N2
dffeas \B[11]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[11]~_Duplicate_1 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[11]~_Duplicate .is_wysiwyg = "true";
defparam \B[11]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( A[10] & ( (\B[10]~_Duplicate_2  & (!A[11] $ (\B[11]~_Duplicate_1 ))) ) ) # ( !A[10] & ( (!\B[10]~_Duplicate_2  & (!A[11] $ (\B[11]~_Duplicate_1 ))) ) )

	.dataa(gnd),
	.datab(!\B[10]~_Duplicate_2 ),
	.datac(!A[11]),
	.datad(!\B[11]~_Duplicate_1 ),
	.datae(gnd),
	.dataf(!A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'hC00CC00C30033003;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N27
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( B[21] & ( (A[21] & (!\A[20]~DUPLICATE_q  $ (B[20]))) ) ) # ( !B[21] & ( (!A[21] & (!\A[20]~DUPLICATE_q  $ (B[20]))) ) )

	.dataa(!\A[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!B[20]),
	.datad(!A[21]),
	.datae(gnd),
	.dataf(!B[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N27
cyclonev_lcell_comb \Equal1~5_Duplicate (
// Equation(s):
// \Equal1~5_Duplicate_12  = ( B[15] & ( (\A[15]~_Duplicate_1DUPLICATE_q  & (!B[14] $ (A[14]))) ) ) # ( !B[15] & ( (!\A[15]~_Duplicate_1DUPLICATE_q  & (!B[14] $ (A[14]))) ) )

	.dataa(!B[14]),
	.datab(gnd),
	.datac(!\A[15]~_Duplicate_1DUPLICATE_q ),
	.datad(!A[14]),
	.datae(gnd),
	.dataf(!B[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_Duplicate_12 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5_Duplicate .extended_lut = "off";
defparam \Equal1~5_Duplicate .lut_mask = 64'hA050A0500A050A05;
defparam \Equal1~5_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N54
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \LessThan1~1_combout  & ( \Equal1~5_Duplicate_12  & ( (\LessThan1~2_combout  & (\LessThan1~3_combout  & (\LessThan1~4_combout  & \Equal1~4_combout ))) ) ) )

	.dataa(!\LessThan1~2_combout ),
	.datab(!\LessThan1~3_combout ),
	.datac(!\LessThan1~4_combout ),
	.datad(!\Equal1~4_combout ),
	.datae(!\LessThan1~1_combout ),
	.dataf(!\Equal1~5_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h0000000000000001;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N36
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( B[28] & ( (\A[28]~DUPLICATE_q  & (!\A[27]~DUPLICATE_q  $ (B[27]))) ) ) # ( !B[28] & ( (!\A[28]~DUPLICATE_q  & (!\A[27]~DUPLICATE_q  $ (B[27]))) ) )

	.dataa(gnd),
	.datab(!\A[27]~DUPLICATE_q ),
	.datac(!B[27]),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N51
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( B[22] & ( (A[22] & (!B[23] $ (\A[23]~DUPLICATE_q ))) ) ) # ( !B[22] & ( (!A[22] & (!B[23] $ (\A[23]~DUPLICATE_q ))) ) )

	.dataa(!B[23]),
	.datab(gnd),
	.datac(!\A[23]~DUPLICATE_q ),
	.datad(!A[22]),
	.datae(gnd),
	.dataf(!B[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'hA500A50000A500A5;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( B[24] & ( (\A[24]~DUPLICATE_q  & (!B[25] $ (A[25]))) ) ) # ( !B[24] & ( (!\A[24]~DUPLICATE_q  & (!B[25] $ (A[25]))) ) )

	.dataa(gnd),
	.datab(!B[25]),
	.datac(!A[25]),
	.datad(!\A[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'hC300C30000C300C3;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N54
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( \Equal1~2_combout  & ( \Equal1~1_combout  & ( (\LessThan1~0_combout  & (!B[26] $ (A[26]))) ) ) )

	.dataa(!B[26]),
	.datab(gnd),
	.datac(!\LessThan1~0_combout ),
	.datad(!A[26]),
	.datae(!\Equal1~2_combout ),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0000000000000A05;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N44
dffeas \B[7]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[7]~_Duplicate_9 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[7]~_Duplicate .is_wysiwyg = "true";
defparam \B[7]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( \A[6]~_Duplicate_4DUPLICATE_q  & ( (\B[6]~DUPLICATE_q  & (!\B[7]~_Duplicate_9  $ (\A[7]~_Duplicate_5 ))) ) ) # ( !\A[6]~_Duplicate_4DUPLICATE_q  & ( (!\B[6]~DUPLICATE_q  & (!\B[7]~_Duplicate_9  $ (\A[7]~_Duplicate_5 ))) ) )

	.dataa(gnd),
	.datab(!\B[7]~_Duplicate_9 ),
	.datac(!\B[6]~DUPLICATE_q ),
	.datad(!\A[7]~_Duplicate_5 ),
	.datae(gnd),
	.dataf(!\A[6]~_Duplicate_4DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N27
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( B[8] & ( (A[8] & (!A[9] $ (B[9]))) ) ) # ( !B[8] & ( (!A[8] & (!A[9] $ (B[9]))) ) )

	.dataa(!A[9]),
	.datab(!B[9]),
	.datac(!A[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h9090909009090909;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N53
dffeas \B[4]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[4]~_Duplicate_11 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[4]~_Duplicate .is_wysiwyg = "true";
defparam \B[4]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = ( \A[5]~_Duplicate_8  & ( \B[4]~_Duplicate_11  & ( (\Equal1~7_combout  & (B[5] & (\A[4]~_Duplicate_7  & \LessThan0~0_combout ))) ) ) ) # ( !\A[5]~_Duplicate_8  & ( \B[4]~_Duplicate_11  & ( (\Equal1~7_combout  & (!B[5] & 
// (\A[4]~_Duplicate_7  & \LessThan0~0_combout ))) ) ) ) # ( \A[5]~_Duplicate_8  & ( !\B[4]~_Duplicate_11  & ( (\Equal1~7_combout  & (B[5] & (!\A[4]~_Duplicate_7  & \LessThan0~0_combout ))) ) ) ) # ( !\A[5]~_Duplicate_8  & ( !\B[4]~_Duplicate_11  & ( 
// (\Equal1~7_combout  & (!B[5] & (!\A[4]~_Duplicate_7  & \LessThan0~0_combout ))) ) ) )

	.dataa(!\Equal1~7_combout ),
	.datab(!B[5]),
	.datac(!\A[4]~_Duplicate_7 ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\A[5]~_Duplicate_8 ),
	.dataf(!\B[4]~_Duplicate_11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8 .extended_lut = "off";
defparam \Equal1~8 .lut_mask = 64'h0040001000040001;
defparam \Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N6
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \Equal1~3_combout  & ( \Equal1~8_combout  & ( (!ALUfunc[0] & (!ALUfunc[1] & (\Equal1~10_combout  & \Equal1~6_combout ))) # (ALUfunc[0] & (ALUfunc[1] & ((!\Equal1~10_combout ) # (!\Equal1~6_combout )))) ) ) ) # ( 
// !\Equal1~3_combout  & ( \Equal1~8_combout  & ( (ALUfunc[0] & ALUfunc[1]) ) ) ) # ( \Equal1~3_combout  & ( !\Equal1~8_combout  & ( (ALUfunc[0] & ALUfunc[1]) ) ) ) # ( !\Equal1~3_combout  & ( !\Equal1~8_combout  & ( (ALUfunc[0] & ALUfunc[1]) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[1]),
	.datac(!\Equal1~10_combout ),
	.datad(!\Equal1~6_combout ),
	.datae(!\Equal1~3_combout ),
	.dataf(!\Equal1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h1111111111111118;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N42
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \A[31]~DUPLICATE_q  & ( B[30] & ( (!ALUfunc[0] & ALUfunc[1]) ) ) ) # ( !\A[31]~DUPLICATE_q  & ( B[30] & ( (!ALUfunc[0] & (ALUfunc[1] & !B[31])) ) ) ) # ( \A[31]~DUPLICATE_q  & ( !B[30] & ( (!ALUfunc[0] & (ALUfunc[1] & 
// ((!\A[30]~DUPLICATE_q ) # (!B[31])))) ) ) ) # ( !\A[31]~DUPLICATE_q  & ( !B[30] & ( (!\A[30]~DUPLICATE_q  & (!ALUfunc[0] & (ALUfunc[1] & !B[31]))) ) ) )

	.dataa(!\A[30]~DUPLICATE_q ),
	.datab(!ALUfunc[0]),
	.datac(!ALUfunc[1]),
	.datad(!B[31]),
	.datae(!\A[31]~DUPLICATE_q ),
	.dataf(!B[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h08000C080C000C0C;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N15
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !ALUfunc[1] & ( ALUfunc[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ALUfunc[0]),
	.datad(gnd),
	.datae(!ALUfunc[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \LessThan1~26 (
// Equation(s):
// \LessThan1~26_combout  = ( A[31] & ( B[30] & ( (\A[30]~DUPLICATE_q  & (!B[29] & (A[29] & B[31]))) ) ) ) # ( !A[31] & ( B[30] & ( (\A[30]~DUPLICATE_q  & (!B[29] & (A[29] & !B[31]))) ) ) ) # ( A[31] & ( !B[30] & ( (!\A[30]~DUPLICATE_q  & (!B[29] & (A[29] & 
// B[31]))) ) ) ) # ( !A[31] & ( !B[30] & ( (!\A[30]~DUPLICATE_q  & (!B[29] & (A[29] & !B[31]))) ) ) )

	.dataa(!\A[30]~DUPLICATE_q ),
	.datab(!B[29]),
	.datac(!A[29]),
	.datad(!B[31]),
	.datae(!A[31]),
	.dataf(!B[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~26 .extended_lut = "off";
defparam \LessThan1~26 .lut_mask = 64'h0800000804000004;
defparam \LessThan1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N57
cyclonev_lcell_comb \LessThan1~21 (
// Equation(s):
// \LessThan1~21_combout  = ( \A[24]~DUPLICATE_q  & ( (!B[25] & ((!B[24]) # (\A[25]~DUPLICATE_q ))) # (B[25] & (\A[25]~DUPLICATE_q  & !B[24])) ) ) # ( !\A[24]~DUPLICATE_q  & ( (!B[25] & \A[25]~DUPLICATE_q ) ) )

	.dataa(!B[25]),
	.datab(gnd),
	.datac(!\A[25]~DUPLICATE_q ),
	.datad(!B[24]),
	.datae(gnd),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~21 .extended_lut = "off";
defparam \LessThan1~21 .lut_mask = 64'h0A0A0A0AAF0AAF0A;
defparam \LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N24
cyclonev_lcell_comb \LessThan1~20 (
// Equation(s):
// \LessThan1~20_combout  = ( !B[28] & ( B[27] & ( \A[28]~DUPLICATE_q  ) ) ) # ( B[28] & ( !B[27] & ( (\A[27]~DUPLICATE_q  & \A[28]~DUPLICATE_q ) ) ) ) # ( !B[28] & ( !B[27] & ( (\A[28]~DUPLICATE_q ) # (\A[27]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\A[27]~DUPLICATE_q ),
	.datac(!\A[28]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!B[28]),
	.dataf(!B[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~20 .extended_lut = "off";
defparam \LessThan1~20 .lut_mask = 64'h3F3F03030F0F0000;
defparam \LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N0
cyclonev_lcell_comb \LessThan1~22 (
// Equation(s):
// \LessThan1~22_combout  = ( !\LessThan1~20_combout  & ( (!\LessThan1~0_combout ) # ((!B[26] & (!A[26] & !\LessThan1~21_combout )) # (B[26] & ((!A[26]) # (!\LessThan1~21_combout )))) ) )

	.dataa(!B[26]),
	.datab(!A[26]),
	.datac(!\LessThan1~21_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~22 .extended_lut = "off";
defparam \LessThan1~22 .lut_mask = 64'hFFD4FFD400000000;
defparam \LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \LessThan1~23 (
// Equation(s):
// \LessThan1~23_combout  = ( B[22] & ( (!B[23] & \A[23]~DUPLICATE_q ) ) ) # ( !B[22] & ( (!A[22] & (!B[23] & \A[23]~DUPLICATE_q )) # (A[22] & ((!B[23]) # (\A[23]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!A[22]),
	.datac(!B[23]),
	.datad(!\A[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~23 .extended_lut = "off";
defparam \LessThan1~23 .lut_mask = 64'h30F330F300F000F0;
defparam \LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N3
cyclonev_lcell_comb \LessThan1~24 (
// Equation(s):
// \LessThan1~24_combout  = ( \LessThan1~23_combout  & ( (\Equal1~1_combout  & (\LessThan1~0_combout  & (!B[26] $ (A[26])))) ) )

	.dataa(!B[26]),
	.datab(!A[26]),
	.datac(!\Equal1~1_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~24 .extended_lut = "off";
defparam \LessThan1~24 .lut_mask = 64'h0000000000090009;
defparam \LessThan1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N48
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( \Equal1~5_Duplicate_12  & ( (\LessThan1~1_combout  & (\LessThan1~3_combout  & (\LessThan1~4_combout  & \LessThan1~2_combout ))) ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(!\LessThan1~3_combout ),
	.datac(!\LessThan1~4_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\Equal1~5_Duplicate_12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h0000000000010001;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N45
cyclonev_lcell_comb \LessThan1~18 (
// Equation(s):
// \LessThan1~18_combout  = ( A[21] & ( (!B[21]) # ((!B[20] & A[20])) ) ) # ( !A[21] & ( (!B[21] & (!B[20] & A[20])) ) )

	.dataa(gnd),
	.datab(!B[21]),
	.datac(!B[20]),
	.datad(!A[20]),
	.datae(gnd),
	.dataf(!A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~18 .extended_lut = "off";
defparam \LessThan1~18 .lut_mask = 64'h00C000C0CCFCCCFC;
defparam \LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( \B[16]~_Duplicate_3  & ( (!\B[17]~_Duplicate_4  & \A[17]~DUPLICATE_q ) ) ) # ( !\B[16]~_Duplicate_3  & ( (!\B[17]~_Duplicate_4  & ((A[16]) # (\A[17]~DUPLICATE_q ))) # (\B[17]~_Duplicate_4  & (\A[17]~DUPLICATE_q  & A[16])) ) )

	.dataa(!\B[17]~_Duplicate_4 ),
	.datab(gnd),
	.datac(!\A[17]~DUPLICATE_q ),
	.datad(!A[16]),
	.datae(gnd),
	.dataf(!\B[16]~_Duplicate_3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h0AAF0AAF0A0A0A0A;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \LessThan1~15 (
// Equation(s):
// \LessThan1~15_combout  = ( \B[18]~_Duplicate_8  & ( \LessThan1~14_combout  & ( (\LessThan1~1_combout  & ((!A[18] & (!\B[19]~_Duplicate_7  & A[19])) # (A[18] & ((!\B[19]~_Duplicate_7 ) # (A[19]))))) ) ) ) # ( !\B[18]~_Duplicate_8  & ( \LessThan1~14_combout 
//  & ( (\LessThan1~1_combout  & ((!\B[19]~_Duplicate_7 ) # (A[19]))) ) ) ) # ( \B[18]~_Duplicate_8  & ( !\LessThan1~14_combout  & ( (\LessThan1~1_combout  & (!\B[19]~_Duplicate_7  & A[19])) ) ) ) # ( !\B[18]~_Duplicate_8  & ( !\LessThan1~14_combout  & ( 
// (\LessThan1~1_combout  & ((!A[18] & (!\B[19]~_Duplicate_7  & A[19])) # (A[18] & ((!\B[19]~_Duplicate_7 ) # (A[19]))))) ) ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(!A[18]),
	.datac(!\B[19]~_Duplicate_7 ),
	.datad(!A[19]),
	.datae(!\B[18]~_Duplicate_8 ),
	.dataf(!\LessThan1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~15 .extended_lut = "off";
defparam \LessThan1~15 .lut_mask = 64'h1051005050551051;
defparam \LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N51
cyclonev_lcell_comb \LessThan1~16 (
// Equation(s):
// \LessThan1~16_combout  = ( B[12] & ( (\A[13]~DUPLICATE_q  & !B[13]) ) ) # ( !B[12] & ( (!\A[13]~DUPLICATE_q  & (!B[13] & \A[12]~DUPLICATE_q )) # (\A[13]~DUPLICATE_q  & ((!B[13]) # (\A[12]~DUPLICATE_q ))) ) )

	.dataa(!\A[13]~DUPLICATE_q ),
	.datab(!B[13]),
	.datac(gnd),
	.datad(!\A[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~16 .extended_lut = "off";
defparam \LessThan1~16 .lut_mask = 64'h44DD44DD44444444;
defparam \LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N9
cyclonev_lcell_comb \LessThan1~17 (
// Equation(s):
// \LessThan1~17_combout  = ( \LessThan1~16_combout  & ( (!B[15] & ((!B[14]) # ((A[14]) # (\A[15]~_Duplicate_1DUPLICATE_q )))) # (B[15] & (\A[15]~_Duplicate_1DUPLICATE_q  & ((!B[14]) # (A[14])))) ) ) # ( !\LessThan1~16_combout  & ( (!B[15] & (((!B[14] & 
// A[14])) # (\A[15]~_Duplicate_1DUPLICATE_q ))) # (B[15] & (!B[14] & (\A[15]~_Duplicate_1DUPLICATE_q  & A[14]))) ) )

	.dataa(!B[14]),
	.datab(!B[15]),
	.datac(!\A[15]~_Duplicate_1DUPLICATE_q ),
	.datad(!A[14]),
	.datae(gnd),
	.dataf(!\LessThan1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~17 .extended_lut = "off";
defparam \LessThan1~17 .lut_mask = 64'h0C8E0C8E8ECF8ECF;
defparam \LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( A[10] & ( (!\B[10]~_Duplicate_2  & ((!\B[11]~_Duplicate_1 ) # (A[11]))) # (\B[10]~_Duplicate_2  & (!\B[11]~_Duplicate_1  & A[11])) ) ) # ( !A[10] & ( (!\B[11]~_Duplicate_1  & A[11]) ) )

	.dataa(gnd),
	.datab(!\B[10]~_Duplicate_2 ),
	.datac(!\B[11]~_Duplicate_1 ),
	.datad(!A[11]),
	.datae(gnd),
	.dataf(!A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h00F000F0C0FCC0FC;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N51
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( \LessThan1~3_combout  & ( (\LessThan1~1_combout  & \LessThan1~2_combout ) ) )

	.dataa(!\LessThan1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h0000000000550055;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N15
cyclonev_lcell_comb \LessThan1~19 (
// Equation(s):
// \LessThan1~19_combout  = ( \LessThan1~13_combout  & ( \LessThan1~11_combout  & ( (!\LessThan1~12_combout  & (!\LessThan1~18_combout  & (!\LessThan1~15_combout  & !\LessThan1~17_combout ))) ) ) ) # ( !\LessThan1~13_combout  & ( \LessThan1~11_combout  & ( 
// (!\LessThan1~18_combout  & (!\LessThan1~15_combout  & !\LessThan1~17_combout )) ) ) ) # ( \LessThan1~13_combout  & ( !\LessThan1~11_combout  & ( (!\LessThan1~12_combout  & (!\LessThan1~18_combout  & !\LessThan1~15_combout )) ) ) ) # ( 
// !\LessThan1~13_combout  & ( !\LessThan1~11_combout  & ( (!\LessThan1~18_combout  & !\LessThan1~15_combout ) ) ) )

	.dataa(!\LessThan1~12_combout ),
	.datab(!\LessThan1~18_combout ),
	.datac(!\LessThan1~15_combout ),
	.datad(!\LessThan1~17_combout ),
	.datae(!\LessThan1~13_combout ),
	.dataf(!\LessThan1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~19 .extended_lut = "off";
defparam \LessThan1~19 .lut_mask = 64'hC0C08080C0008000;
defparam \LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N18
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \B[9]~DUPLICATE_q  & ( (!B[8] & (A[9] & A[8])) ) ) # ( !\B[9]~DUPLICATE_q  & ( ((!B[8] & A[8])) # (A[9]) ) )

	.dataa(!B[8]),
	.datab(gnd),
	.datac(!A[9]),
	.datad(!A[8]),
	.datae(gnd),
	.dataf(!\B[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h0FAF0FAF000A000A;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N40
dffeas \A[1]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[1]~_Duplicate_6 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[1]~_Duplicate .is_wysiwyg = "true";
defparam \A[1]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N27
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \B[0]~DUPLICATE_q  & ( (\A[1]~_Duplicate_6  & !\B[1]~_Duplicate_10DUPLICATE_q ) ) ) # ( !\B[0]~DUPLICATE_q  & ( (!\A[1]~_Duplicate_6  & (!\B[1]~_Duplicate_10DUPLICATE_q  & A[0])) # (\A[1]~_Duplicate_6  & 
// ((!\B[1]~_Duplicate_10DUPLICATE_q ) # (A[0]))) ) )

	.dataa(!\A[1]~_Duplicate_6 ),
	.datab(gnd),
	.datac(!\B[1]~_Duplicate_10DUPLICATE_q ),
	.datad(!A[0]),
	.datae(gnd),
	.dataf(!\B[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h50F550F550505050;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N45
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( A[2] & ( (!B[3] & ((!\B[2]~DUPLICATE_q ) # ((\LessThan1~5_combout ) # (A[3])))) # (B[3] & (A[3] & ((!\B[2]~DUPLICATE_q ) # (\LessThan1~5_combout )))) ) ) # ( !A[2] & ( (!B[3] & (((!\B[2]~DUPLICATE_q  & \LessThan1~5_combout )) # 
// (A[3]))) # (B[3] & (!\B[2]~DUPLICATE_q  & (A[3] & \LessThan1~5_combout ))) ) )

	.dataa(!B[3]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!A[3]),
	.datad(!\LessThan1~5_combout ),
	.datae(gnd),
	.dataf(!A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h0A8E0A8E8EAF8EAF;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( \B[4]~_Duplicate_11  & ( (!B[5] & \A[5]~_Duplicate_8 ) ) ) # ( !\B[4]~_Duplicate_11  & ( (!B[5] & ((\A[4]~_Duplicate_7 ) # (\A[5]~_Duplicate_8 ))) # (B[5] & (\A[5]~_Duplicate_8  & \A[4]~_Duplicate_7 )) ) )

	.dataa(gnd),
	.datab(!B[5]),
	.datac(!\A[5]~_Duplicate_8 ),
	.datad(!\A[4]~_Duplicate_7 ),
	.datae(gnd),
	.dataf(!\B[4]~_Duplicate_11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h0CCF0CCF0C0C0C0C;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N51
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( \A[7]~_Duplicate_5  & ( \LessThan1~8_combout  & ( (\LessThan0~0_combout  & ((!\B[6]~DUPLICATE_q ) # ((!\B[7]~_Duplicate_9 ) # (\A[6]~_Duplicate_4DUPLICATE_q )))) ) ) ) # ( !\A[7]~_Duplicate_5  & ( \LessThan1~8_combout  & ( 
// (!\B[7]~_Duplicate_9  & (\LessThan0~0_combout  & ((!\B[6]~DUPLICATE_q ) # (\A[6]~_Duplicate_4DUPLICATE_q )))) ) ) ) # ( \A[7]~_Duplicate_5  & ( !\LessThan1~8_combout  & ( (\LessThan0~0_combout  & ((!\B[7]~_Duplicate_9 ) # ((!\B[6]~DUPLICATE_q  & 
// \A[6]~_Duplicate_4DUPLICATE_q )))) ) ) ) # ( !\A[7]~_Duplicate_5  & ( !\LessThan1~8_combout  & ( (!\B[6]~DUPLICATE_q  & (\A[6]~_Duplicate_4DUPLICATE_q  & (!\B[7]~_Duplicate_9  & \LessThan0~0_combout ))) ) ) )

	.dataa(!\B[6]~DUPLICATE_q ),
	.datab(!\A[6]~_Duplicate_4DUPLICATE_q ),
	.datac(!\B[7]~_Duplicate_9 ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\A[7]~_Duplicate_5 ),
	.dataf(!\LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'h002000F200B000FB;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( \LessThan1~9_combout  & ( \Equal1~6_combout  ) ) # ( !\LessThan1~9_combout  & ( (\Equal1~6_combout  & (((\Equal1~8_combout  & \LessThan1~6_combout )) # (\LessThan1~7_combout ))) ) )

	.dataa(!\Equal1~8_combout ),
	.datab(!\Equal1~6_combout ),
	.datac(!\LessThan1~7_combout ),
	.datad(!\LessThan1~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h0313031333333333;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N42
cyclonev_lcell_comb \LessThan1~25 (
// Equation(s):
// \LessThan1~25_combout  = ( \Equal1~3_combout  & ( \LessThan1~10_combout  & ( \Equal1~0_combout  ) ) ) # ( !\Equal1~3_combout  & ( \LessThan1~10_combout  & ( (\Equal1~0_combout  & ((!\LessThan1~22_combout ) # (\LessThan1~24_combout ))) ) ) ) # ( 
// \Equal1~3_combout  & ( !\LessThan1~10_combout  & ( (\Equal1~0_combout  & ((!\LessThan1~22_combout ) # ((!\LessThan1~19_combout ) # (\LessThan1~24_combout )))) ) ) ) # ( !\Equal1~3_combout  & ( !\LessThan1~10_combout  & ( (\Equal1~0_combout  & 
// ((!\LessThan1~22_combout ) # (\LessThan1~24_combout ))) ) ) )

	.dataa(!\LessThan1~22_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\LessThan1~24_combout ),
	.datad(!\LessThan1~19_combout ),
	.datae(!\Equal1~3_combout ),
	.dataf(!\LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~25 .extended_lut = "off";
defparam \LessThan1~25 .lut_mask = 64'h2323332323233333;
defparam \LessThan1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N6
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( B[31] & ( \A[30]~DUPLICATE_q  & ( (B[30] & (B[29] & (!A[29] & \A[31]~DUPLICATE_q ))) ) ) ) # ( !B[31] & ( \A[30]~DUPLICATE_q  & ( ((B[30] & (B[29] & !A[29]))) # (\A[31]~DUPLICATE_q ) ) ) ) # ( B[31] & ( !\A[30]~DUPLICATE_q  & ( 
// (\A[31]~DUPLICATE_q  & (((B[29] & !A[29])) # (B[30]))) ) ) ) # ( !B[31] & ( !\A[30]~DUPLICATE_q  & ( (((B[29] & !A[29])) # (\A[31]~DUPLICATE_q )) # (B[30]) ) ) )

	.dataa(!B[30]),
	.datab(!B[29]),
	.datac(!A[29]),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(!B[31]),
	.dataf(!\A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h75FF007510FF0010;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \A[24]~DUPLICATE_q  & ( (!\A[25]~DUPLICATE_q  & B[25]) ) ) # ( !\A[24]~DUPLICATE_q  & ( (!\A[25]~DUPLICATE_q  & ((B[24]) # (B[25]))) # (\A[25]~DUPLICATE_q  & (B[25] & B[24])) ) )

	.dataa(gnd),
	.datab(!\A[25]~DUPLICATE_q ),
	.datac(!B[25]),
	.datad(!B[24]),
	.datae(gnd),
	.dataf(!\A[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h0CCF0CCF0C0C0C0C;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N39
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( B[28] & ( (!\A[28]~DUPLICATE_q ) # ((B[27] & !\A[27]~DUPLICATE_q )) ) ) # ( !B[28] & ( (B[27] & (!\A[27]~DUPLICATE_q  & !\A[28]~DUPLICATE_q )) ) )

	.dataa(!B[27]),
	.datab(!\A[27]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h44004400FF44FF44;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N24
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( !\LessThan0~2_combout  & ( (!\LessThan1~0_combout ) # ((!B[26] & ((!\Selector31~4_combout ) # (A[26]))) # (B[26] & (A[26] & !\Selector31~4_combout ))) ) )

	.dataa(!B[26]),
	.datab(!A[26]),
	.datac(!\Selector31~4_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'hFFB2FFB200000000;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N54
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( B[22] & ( (!\A[23]~DUPLICATE_q  & ((!A[22]) # (B[23]))) # (\A[23]~DUPLICATE_q  & (!A[22] & B[23])) ) ) # ( !B[22] & ( (!\A[23]~DUPLICATE_q  & B[23]) ) )

	.dataa(gnd),
	.datab(!\A[23]~DUPLICATE_q ),
	.datac(!A[22]),
	.datad(!B[23]),
	.datae(gnd),
	.dataf(!B[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h00CC00CCC0FCC0FC;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N27
cyclonev_lcell_comb \LessThan1~27 (
// Equation(s):
// \LessThan1~27_combout  = ( \Equal1~1_combout  & ( (\LessThan1~0_combout  & (!B[26] $ (A[26]))) ) )

	.dataa(!B[26]),
	.datab(!A[26]),
	.datac(gnd),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~27 .extended_lut = "off";
defparam \LessThan1~27 .lut_mask = 64'h0000000000990099;
defparam \LessThan1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N18
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( \LessThan1~27_combout  & ( \Equal1~0_combout  & ( (!\Selector31~3_combout  & (\Selector31~5_combout  & !\LessThan0~1_combout )) ) ) ) # ( !\LessThan1~27_combout  & ( \Equal1~0_combout  & ( (!\Selector31~3_combout  & 
// \Selector31~5_combout ) ) ) ) # ( \LessThan1~27_combout  & ( !\Equal1~0_combout  & ( !\Selector31~3_combout  ) ) ) # ( !\LessThan1~27_combout  & ( !\Equal1~0_combout  & ( !\Selector31~3_combout  ) ) )

	.dataa(!\Selector31~3_combout ),
	.datab(gnd),
	.datac(!\Selector31~5_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\LessThan1~27_combout ),
	.dataf(!\Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'hAAAAAAAA0A0A0A00;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N44
dffeas \B[10]~_Duplicate_12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[10]~_Duplicate_13 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[10]~_Duplicate_12 .is_wysiwyg = "true";
defparam \B[10]~_Duplicate_12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N45
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( \B[10]~_Duplicate_13  & ( (!A[11] & ((!A[10]) # (B[11]))) # (A[11] & (B[11] & !A[10])) ) ) # ( !\B[10]~_Duplicate_13  & ( (!A[11] & B[11]) ) )

	.dataa(!A[11]),
	.datab(!B[11]),
	.datac(!A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\B[10]~_Duplicate_13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h22222222B2B2B2B2;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( A[16] & ( (!A[17] & \B[17]~_Duplicate_4 ) ) ) # ( !A[16] & ( (!A[17] & ((\B[16]~_Duplicate_3 ) # (\B[17]~_Duplicate_4 ))) # (A[17] & (\B[17]~_Duplicate_4  & \B[16]~_Duplicate_3 )) ) )

	.dataa(!A[17]),
	.datab(gnd),
	.datac(!\B[17]~_Duplicate_4 ),
	.datad(!\B[16]~_Duplicate_3 ),
	.datae(gnd),
	.dataf(!A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h0AAF0AAF0A0A0A0A;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( \LessThan1~1_combout  & ( \LessThan0~11_combout  & ( (!\B[19]~_Duplicate_7  & (!A[19] & ((!\A[18]~DUPLICATE_q ) # (\B[18]~_Duplicate_8 )))) # (\B[19]~_Duplicate_7  & ((!A[19]) # ((!\A[18]~DUPLICATE_q ) # (\B[18]~_Duplicate_8 
// )))) ) ) ) # ( \LessThan1~1_combout  & ( !\LessThan0~11_combout  & ( (!\B[19]~_Duplicate_7  & (!A[19] & (!\A[18]~DUPLICATE_q  & \B[18]~_Duplicate_8 ))) # (\B[19]~_Duplicate_7  & ((!A[19]) # ((!\A[18]~DUPLICATE_q  & \B[18]~_Duplicate_8 )))) ) ) )

	.dataa(!\B[19]~_Duplicate_7 ),
	.datab(!A[19]),
	.datac(!\A[18]~DUPLICATE_q ),
	.datad(!\B[18]~_Duplicate_8 ),
	.datae(!\LessThan1~1_combout ),
	.dataf(!\LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h000044D40000D4DD;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( B[12] & ( (!\A[13]~DUPLICATE_q  & ((!\A[12]~DUPLICATE_q ) # (B[13]))) # (\A[13]~DUPLICATE_q  & (B[13] & !\A[12]~DUPLICATE_q )) ) ) # ( !B[12] & ( (!\A[13]~DUPLICATE_q  & B[13]) ) )

	.dataa(!\A[13]~DUPLICATE_q ),
	.datab(!B[13]),
	.datac(!\A[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h22222222B2B2B2B2;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N6
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( \LessThan0~13_combout  & ( (!B[15] & (!\A[15]~_Duplicate_1DUPLICATE_q  & ((!A[14]) # (B[14])))) # (B[15] & (((!A[14]) # (!\A[15]~_Duplicate_1DUPLICATE_q )) # (B[14]))) ) ) # ( !\LessThan0~13_combout  & ( (!B[15] & (B[14] & 
// (!A[14] & !\A[15]~_Duplicate_1DUPLICATE_q ))) # (B[15] & ((!\A[15]~_Duplicate_1DUPLICATE_q ) # ((B[14] & !A[14])))) ) )

	.dataa(!B[14]),
	.datab(!B[15]),
	.datac(!A[14]),
	.datad(!\A[15]~_Duplicate_1DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h73107310F731F731;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N30
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \LessThan0~14_combout  & ( (!\LessThan1~11_combout  & (!\LessThan0~12_combout  & ((!\LessThan1~12_combout ) # (!\LessThan0~10_combout )))) ) ) # ( !\LessThan0~14_combout  & ( (!\LessThan0~12_combout  & ((!\LessThan1~12_combout ) 
// # (!\LessThan0~10_combout ))) ) )

	.dataa(!\LessThan1~12_combout ),
	.datab(!\LessThan0~10_combout ),
	.datac(!\LessThan1~11_combout ),
	.datad(!\LessThan0~12_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'hEE00EE00E000E000;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N21
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( B[21] & ( (!A[21]) # ((!\A[20]~DUPLICATE_q  & B[20])) ) ) # ( !B[21] & ( (!\A[20]~DUPLICATE_q  & (B[20] & !A[21])) ) )

	.dataa(!\A[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!B[20]),
	.datad(!A[21]),
	.datae(gnd),
	.dataf(!B[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0A000A00FF0AFF0A;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( A[8] & ( (!A[9] & B[9]) ) ) # ( !A[8] & ( (!A[9] & ((B[8]) # (B[9]))) # (A[9] & (B[9] & B[8])) ) )

	.dataa(!A[9]),
	.datab(!B[9]),
	.datac(gnd),
	.datad(!B[8]),
	.datae(gnd),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h22BB22BB22222222;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N3
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \B[4]~_Duplicate_11  & ( (!\A[4]~_Duplicate_7  & ((!\A[5]~_Duplicate_8 ) # (B[5]))) # (\A[4]~_Duplicate_7  & (B[5] & !\A[5]~_Duplicate_8 )) ) ) # ( !\B[4]~_Duplicate_11  & ( (B[5] & !\A[5]~_Duplicate_8 ) ) )

	.dataa(!\A[4]~_Duplicate_7 ),
	.datab(gnd),
	.datac(!B[5]),
	.datad(!\A[5]~_Duplicate_8 ),
	.datae(gnd),
	.dataf(!\B[4]~_Duplicate_11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h0F000F00AF0AAF0A;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N57
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \LessThan0~7_combout  & ( \LessThan0~0_combout  & ( (!\B[7]~_Duplicate_9  & (!\A[7]~_Duplicate_5  & ((!\A[6]~_Duplicate_4DUPLICATE_q ) # (\B[6]~DUPLICATE_q )))) # (\B[7]~_Duplicate_9  & (((!\A[6]~_Duplicate_4DUPLICATE_q ) # 
// (!\A[7]~_Duplicate_5 )) # (\B[6]~DUPLICATE_q ))) ) ) ) # ( !\LessThan0~7_combout  & ( \LessThan0~0_combout  & ( (!\B[7]~_Duplicate_9  & (\B[6]~DUPLICATE_q  & (!\A[6]~_Duplicate_4DUPLICATE_q  & !\A[7]~_Duplicate_5 ))) # (\B[7]~_Duplicate_9  & 
// ((!\A[7]~_Duplicate_5 ) # ((\B[6]~DUPLICATE_q  & !\A[6]~_Duplicate_4DUPLICATE_q )))) ) ) )

	.dataa(!\B[6]~DUPLICATE_q ),
	.datab(!\A[6]~_Duplicate_4DUPLICATE_q ),
	.datac(!\B[7]~_Duplicate_9 ),
	.datad(!\A[7]~_Duplicate_5 ),
	.datae(!\LessThan0~7_combout ),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h000000004F04DF0D;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N41
dffeas \A[1]~_Duplicate_6DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[1]~_Duplicate_6DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[1]~_Duplicate_6DUPLICATE .is_wysiwyg = "true";
defparam \A[1]~_Duplicate_6DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N21
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \B[1]~_Duplicate_10DUPLICATE_q  & ( (!\A[1]~_Duplicate_6DUPLICATE_q ) # ((!A[0] & \B[0]~DUPLICATE_q )) ) ) # ( !\B[1]~_Duplicate_10DUPLICATE_q  & ( (!A[0] & (!\A[1]~_Duplicate_6DUPLICATE_q  & \B[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!A[0]),
	.datac(!\A[1]~_Duplicate_6DUPLICATE_q ),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\B[1]~_Duplicate_10DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h00C000C0F0FCF0FC;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N18
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( B[2] & ( \LessThan0~4_combout  & ( (!A[3]) # (B[3]) ) ) ) # ( !B[2] & ( \LessThan0~4_combout  & ( (!A[2] & ((!A[3]) # (B[3]))) # (A[2] & (B[3] & !A[3])) ) ) ) # ( B[2] & ( !\LessThan0~4_combout  & ( (!A[2] & ((!A[3]) # (B[3]))) # 
// (A[2] & (B[3] & !A[3])) ) ) ) # ( !B[2] & ( !\LessThan0~4_combout  & ( (B[3] & !A[3]) ) ) )

	.dataa(!A[2]),
	.datab(gnd),
	.datac(!B[3]),
	.datad(!A[3]),
	.datae(!B[2]),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h0F00AF0AAF0AFF0F;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N3
cyclonev_lcell_comb \LessThan0~9_Duplicate (
// Equation(s):
// \LessThan0~9_Duplicate_17  = ( \LessThan0~5_combout  & ( (\Equal1~6_combout  & (((\LessThan0~8_combout ) # (\LessThan0~6_combout )) # (\Equal1~8_combout ))) ) ) # ( !\LessThan0~5_combout  & ( (\Equal1~6_combout  & ((\LessThan0~8_combout ) # 
// (\LessThan0~6_combout ))) ) )

	.dataa(!\Equal1~8_combout ),
	.datab(!\Equal1~6_combout ),
	.datac(!\LessThan0~6_combout ),
	.datad(!\LessThan0~8_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_Duplicate_17 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9_Duplicate .extended_lut = "off";
defparam \LessThan0~9_Duplicate .lut_mask = 64'h0333033313331333;
defparam \LessThan0~9_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N12
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \LessThan0~3_combout  & ( \LessThan0~9_Duplicate_17  & ( (\Selector31~6_combout  & ((!\Equal1~0_combout ) # (!\Equal1~3_combout ))) ) ) ) # ( !\LessThan0~3_combout  & ( \LessThan0~9_Duplicate_17  & ( (\Selector31~6_combout  & 
// ((!\Equal1~0_combout ) # (!\Equal1~3_combout ))) ) ) ) # ( \LessThan0~3_combout  & ( !\LessThan0~9_Duplicate_17  & ( (\Selector31~6_combout  & ((!\Equal1~0_combout ) # (!\Equal1~3_combout ))) ) ) ) # ( !\LessThan0~3_combout  & ( !\LessThan0~9_Duplicate_17 
//  & ( (\Selector31~6_combout  & ((!\Equal1~0_combout ) # ((!\Equal1~3_combout ) # (\LessThan0~15_combout )))) ) ) )

	.dataa(!\Selector31~6_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\Equal1~3_combout ),
	.datad(!\LessThan0~15_combout ),
	.datae(!\LessThan0~3_combout ),
	.dataf(!\LessThan0~9_Duplicate_17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'h5455545454545454;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N27
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( \LessThan1~25_combout  & ( \Selector31~7_combout  & ( !\Selector31~2_combout  ) ) ) # ( !\LessThan1~25_combout  & ( \Selector31~7_combout  & ( (!\Selector31~2_combout  & ((!\Selector31~1_combout ) # (\LessThan1~26_combout ))) ) 
// ) ) # ( \LessThan1~25_combout  & ( !\Selector31~7_combout  & ( (!\Selector31~2_combout  & !\Selector31~0_combout ) ) ) ) # ( !\LessThan1~25_combout  & ( !\Selector31~7_combout  & ( (!\Selector31~2_combout  & (!\Selector31~0_combout  & 
// ((!\Selector31~1_combout ) # (\LessThan1~26_combout )))) ) ) )

	.dataa(!\Selector31~2_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\Selector31~0_combout ),
	.datad(!\LessThan1~26_combout ),
	.datae(!\LessThan1~25_combout ),
	.dataf(!\Selector31~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h80A0A0A088AAAAAA;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N57
cyclonev_lcell_comb \Selector31~12 (
// Equation(s):
// \Selector31~12_combout  = ( \Selector31~13_combout  & ( \Selector31~8_combout  & ( (!ALUfunc[2] & (((\Selector31~10_combout  & ALUfunc[3])))) # (ALUfunc[2] & (((ALUfunc[3])) # (\Selector31~9_combout ))) ) ) ) # ( !\Selector31~13_combout  & ( 
// \Selector31~8_combout  & ( (!ALUfunc[2] & (((\Selector31~10_combout  & ALUfunc[3])))) # (ALUfunc[2] & (\Selector31~9_combout  & ((!ALUfunc[3])))) ) ) ) # ( \Selector31~13_combout  & ( !\Selector31~8_combout  & ( (!ALUfunc[2] & (((!ALUfunc[3]) # 
// (\Selector31~10_combout )))) # (ALUfunc[2] & (((ALUfunc[3])) # (\Selector31~9_combout ))) ) ) ) # ( !\Selector31~13_combout  & ( !\Selector31~8_combout  & ( (!ALUfunc[2] & (((!ALUfunc[3]) # (\Selector31~10_combout )))) # (ALUfunc[2] & 
// (\Selector31~9_combout  & ((!ALUfunc[3])))) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!\Selector31~9_combout ),
	.datac(!\Selector31~10_combout ),
	.datad(!ALUfunc[3]),
	.datae(!\Selector31~13_combout ),
	.dataf(!\Selector31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~12 .extended_lut = "off";
defparam \Selector31~12 .lut_mask = 64'hBB0ABB5F110A115F;
defparam \Selector31~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N33
cyclonev_lcell_comb \memin[0]~21_Duplicate_194 (
// Equation(s):
// \memin[0]~21_Duplicate_195  = ( \memin[0]~20_combout  & ( \memin[0]~19_combout  ) ) # ( !\memin[0]~20_combout  & ( \memin[0]~19_combout  ) ) # ( \memin[0]~20_combout  & ( !\memin[0]~19_combout  ) ) # ( !\memin[0]~20_combout  & ( !\memin[0]~19_combout  & ( 
// (!\memin[0]~0_combout  & (\Selector31~12_combout  & (\Selector75~0_combout ))) # (\memin[0]~0_combout  & (((\Selector31~12_combout  & \Selector75~0_combout )) # (\regs~531_combout ))) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector31~12_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\regs~531_combout ),
	.datae(!\memin[0]~20_combout ),
	.dataf(!\memin[0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_195 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_194 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_194 .lut_mask = 64'h0357FFFFFFFFFFFF;
defparam \memin[0]~21_Duplicate_194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y20_N37
dffeas \regs~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_195 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~32 .is_wysiwyg = "true";
defparam \regs~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N30
cyclonev_lcell_comb \memin[0]~21_Duplicate_134 (
// Equation(s):
// \memin[0]~21_Duplicate_135  = ( \Selector31~12_combout  & ( \memin[0]~19_combout  ) ) # ( !\Selector31~12_combout  & ( \memin[0]~19_combout  ) ) # ( \Selector31~12_combout  & ( !\memin[0]~19_combout  & ( (((\memin[0]~0_combout  & \regs~531_combout )) # 
// (\memin[0]~20_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector31~12_combout  & ( !\memin[0]~19_combout  & ( ((\memin[0]~0_combout  & \regs~531_combout )) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~20_combout ),
	.datad(!\regs~531_combout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\memin[0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_135 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_134 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_134 .lut_mask = 64'h0F5F3F7FFFFFFFFF;
defparam \memin[0]~21_Duplicate_134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \regs~64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[0]~21_Duplicate_135 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~64 .is_wysiwyg = "true";
defparam \regs~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N57
cyclonev_lcell_comb \memin[0]~21_Duplicate_191 (
// Equation(s):
// \memin[0]~21_Duplicate_192  = ( \memin[0]~19_combout  & ( \Selector31~12_combout  ) ) # ( !\memin[0]~19_combout  & ( \Selector31~12_combout  & ( (((\regs~531_combout  & \memin[0]~0_combout )) # (\memin[0]~20_combout )) # (\Selector75~0_combout ) ) ) ) # ( 
// \memin[0]~19_combout  & ( !\Selector31~12_combout  ) ) # ( !\memin[0]~19_combout  & ( !\Selector31~12_combout  & ( ((\regs~531_combout  & \memin[0]~0_combout )) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\regs~531_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[0]~20_combout ),
	.datae(!\memin[0]~19_combout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_192 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_191 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_191 .lut_mask = 64'h05FFFFFF37FFFFFF;
defparam \memin[0]~21_Duplicate_191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N41
dffeas \regs~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_192 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~0 .is_wysiwyg = "true";
defparam \regs~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N38
dffeas \regs~96 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~96 .is_wysiwyg = "true";
defparam \regs~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \regs~527 (
// Equation(s):
// \regs~527_combout  = ( \regs~96_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~64_q ) ) ) ) # ( !\regs~96_q  & ( \Selector80~1_combout  & ( (\regs~64_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~96_q  & ( !\Selector80~1_combout  & ( 
// (!\Selector81~1_combout  & ((\regs~0_q ))) # (\Selector81~1_combout  & (\regs~32_q )) ) ) ) # ( !\regs~96_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~0_q ))) # (\Selector81~1_combout  & (\regs~32_q )) ) ) )

	.dataa(!\regs~32_q ),
	.datab(!\regs~64_q ),
	.datac(!\regs~0_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~96_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~527 .extended_lut = "off";
defparam \regs~527 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~527 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \memin[0]~21_Duplicate_267 (
// Equation(s):
// \memin[0]~21_Duplicate_268  = ( \memin[0]~19_combout  & ( \regs~531_combout  ) ) # ( !\memin[0]~19_combout  & ( \regs~531_combout  & ( (((\Selector75~0_combout  & \Selector31~12_combout )) # (\memin[0]~0_combout )) # (\memin[0]~20_combout ) ) ) ) # ( 
// \memin[0]~19_combout  & ( !\regs~531_combout  ) ) # ( !\memin[0]~19_combout  & ( !\regs~531_combout  & ( ((\Selector75~0_combout  & \Selector31~12_combout )) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~20_combout ),
	.datac(!\Selector31~12_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[0]~19_combout ),
	.dataf(!\regs~531_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_268 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_267 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_267 .lut_mask = 64'h3737FFFF37FFFFFF;
defparam \memin[0]~21_Duplicate_267 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \regs~128 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[0]~21_Duplicate_268 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~128 .is_wysiwyg = "true";
defparam \regs~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N25
dffeas \regs~160 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_195 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~160 .is_wysiwyg = "true";
defparam \regs~160 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N36
cyclonev_lcell_comb \regs~192feeder (
// Equation(s):
// \regs~192feeder_combout  = ( \memin[0]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~192feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~192feeder .extended_lut = "off";
defparam \regs~192feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~192feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N37
dffeas \regs~192 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~192 .is_wysiwyg = "true";
defparam \regs~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N56
dffeas \regs~224 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~224 .is_wysiwyg = "true";
defparam \regs~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \regs~528 (
// Equation(s):
// \regs~528_combout  = ( \regs~224_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~192_q ) ) ) ) # ( !\regs~224_q  & ( \Selector80~1_combout  & ( (\regs~192_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~224_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & (\regs~128_q )) # (\Selector81~1_combout  & ((\regs~160_q ))) ) ) ) # ( !\regs~224_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & (\regs~128_q )) # (\Selector81~1_combout  & ((\regs~160_q ))) ) ) )

	.dataa(!\regs~128_q ),
	.datab(!\regs~160_q ),
	.datac(!\regs~192_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~224_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~528 .extended_lut = "off";
defparam \regs~528 .lut_mask = 64'h553355330F000FFF;
defparam \regs~528 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N30
cyclonev_lcell_comb \memin[0]~21_Duplicate_140 (
// Equation(s):
// \memin[0]~21_Duplicate_141  = ( \memin[0]~20_combout  & ( \memin[0]~19_combout  ) ) # ( !\memin[0]~20_combout  & ( \memin[0]~19_combout  ) ) # ( \memin[0]~20_combout  & ( !\memin[0]~19_combout  ) ) # ( !\memin[0]~20_combout  & ( !\memin[0]~19_combout  & ( 
// (!\memin[0]~0_combout  & (\Selector31~12_combout  & ((\Selector75~0_combout )))) # (\memin[0]~0_combout  & (((\Selector31~12_combout  & \Selector75~0_combout )) # (\regs~531_combout ))) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector31~12_combout ),
	.datac(!\regs~531_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[0]~20_combout ),
	.dataf(!\memin[0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_141 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_140 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_140 .lut_mask = 64'h0537FFFFFFFFFFFF;
defparam \memin[0]~21_Duplicate_140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \regs~448 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[0]~21_Duplicate_141 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~448 .is_wysiwyg = "true";
defparam \regs~448 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N9
cyclonev_lcell_comb \memin[0]~21_Duplicate_182 (
// Equation(s):
// \memin[0]~21_Duplicate_183  = ( \memin[0]~0_combout  & ( \Selector31~12_combout  & ( (((\memin[0]~19_combout ) # (\memin[0]~20_combout )) # (\Selector75~0_combout )) # (\regs~531_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector31~12_combout  & ( 
// ((\memin[0]~19_combout ) # (\memin[0]~20_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector31~12_combout  & ( ((\memin[0]~19_combout ) # (\memin[0]~20_combout )) # (\regs~531_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( 
// !\Selector31~12_combout  & ( (\memin[0]~19_combout ) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\regs~531_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~20_combout ),
	.datad(!\memin[0]~19_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_183 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_182 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_182 .lut_mask = 64'h0FFF5FFF3FFF7FFF;
defparam \memin[0]~21_Duplicate_182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \regs~416feeder (
// Equation(s):
// \regs~416feeder_combout  = ( \memin[0]~21_Duplicate_183  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_Duplicate_183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~416feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~416feeder .extended_lut = "off";
defparam \regs~416feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~416feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N14
dffeas \regs~416 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~416 .is_wysiwyg = "true";
defparam \regs~416 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N45
cyclonev_lcell_comb \regs~384feeder (
// Equation(s):
// \regs~384feeder_combout  = ( \memin[0]~21_Duplicate_183  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_Duplicate_183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~384feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~384feeder .extended_lut = "off";
defparam \regs~384feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~384feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N47
dffeas \regs~384 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~384feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~384 .is_wysiwyg = "true";
defparam \regs~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N2
dffeas \regs~480 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_183 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~480 .is_wysiwyg = "true";
defparam \regs~480 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \regs~530 (
// Equation(s):
// \regs~530_combout  = ( \regs~480_q  & ( \Selector81~1_combout  & ( (\Selector80~1_combout ) # (\regs~416_q ) ) ) ) # ( !\regs~480_q  & ( \Selector81~1_combout  & ( (\regs~416_q  & !\Selector80~1_combout ) ) ) ) # ( \regs~480_q  & ( !\Selector81~1_combout  
// & ( (!\Selector80~1_combout  & ((\regs~384_q ))) # (\Selector80~1_combout  & (\regs~448_q )) ) ) ) # ( !\regs~480_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & ((\regs~384_q ))) # (\Selector80~1_combout  & (\regs~448_q )) ) ) )

	.dataa(!\regs~448_q ),
	.datab(!\regs~416_q ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~384_q ),
	.datae(!\regs~480_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~530 .extended_lut = "off";
defparam \regs~530 .lut_mask = 64'h05F505F530303F3F;
defparam \regs~530 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N4
dffeas \regs~288 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~288 .is_wysiwyg = "true";
defparam \regs~288 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N27
cyclonev_lcell_comb \regs~352feeder (
// Equation(s):
// \regs~352feeder_combout  = ( \memin[0]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~352feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~352feeder .extended_lut = "off";
defparam \regs~352feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~352feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \regs~352 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~352 .is_wysiwyg = "true";
defparam \regs~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N37
dffeas \regs~320 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_141 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~320 .is_wysiwyg = "true";
defparam \regs~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N58
dffeas \regs~256 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[0]~21_Duplicate_192 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~256 .is_wysiwyg = "true";
defparam \regs~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \regs~529 (
// Equation(s):
// \regs~529_combout  = ( \regs~256_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~320_q ))) # (\Selector81~1_combout  & (\regs~352_q )) ) ) ) # ( !\regs~256_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~320_q ))) 
// # (\Selector81~1_combout  & (\regs~352_q )) ) ) ) # ( \regs~256_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout ) # (\regs~288_q ) ) ) ) # ( !\regs~256_q  & ( !\Selector80~1_combout  & ( (\regs~288_q  & \Selector81~1_combout ) ) ) )

	.dataa(!\regs~288_q ),
	.datab(!\Selector81~1_combout ),
	.datac(!\regs~352_q ),
	.datad(!\regs~320_q ),
	.datae(!\regs~256_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~529 .extended_lut = "off";
defparam \regs~529 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \regs~529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N9
cyclonev_lcell_comb \regs~531 (
// Equation(s):
// \regs~531_combout  = ( \regs~530_combout  & ( \regs~529_combout  & ( ((!\Selector79~1_combout  & (\regs~527_combout )) # (\Selector79~1_combout  & ((\regs~528_combout )))) # (\Selector78~1_combout ) ) ) ) # ( !\regs~530_combout  & ( \regs~529_combout  & ( 
// (!\Selector79~1_combout  & (((\Selector78~1_combout )) # (\regs~527_combout ))) # (\Selector79~1_combout  & (((!\Selector78~1_combout  & \regs~528_combout )))) ) ) ) # ( \regs~530_combout  & ( !\regs~529_combout  & ( (!\Selector79~1_combout  & 
// (\regs~527_combout  & (!\Selector78~1_combout ))) # (\Selector79~1_combout  & (((\regs~528_combout ) # (\Selector78~1_combout )))) ) ) ) # ( !\regs~530_combout  & ( !\regs~529_combout  & ( (!\Selector78~1_combout  & ((!\Selector79~1_combout  & 
// (\regs~527_combout )) # (\Selector79~1_combout  & ((\regs~528_combout ))))) ) ) )

	.dataa(!\regs~527_combout ),
	.datab(!\Selector79~1_combout ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~528_combout ),
	.datae(!\regs~530_combout ),
	.dataf(!\regs~529_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~531 .extended_lut = "off";
defparam \regs~531 .lut_mask = 64'h407043734C7C4F7F;
defparam \regs~531 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N36
cyclonev_lcell_comb \memin[0]~21_Duplicate_132 (
// Equation(s):
// \memin[0]~21_Duplicate_133  = ( \Selector31~12_combout  & ( \memin[0]~19_combout  ) ) # ( !\Selector31~12_combout  & ( \memin[0]~19_combout  ) ) # ( \Selector31~12_combout  & ( !\memin[0]~19_combout  & ( (((\regs~531_combout  & \memin[0]~0_combout )) # 
// (\memin[0]~20_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector31~12_combout  & ( !\memin[0]~19_combout  & ( ((\regs~531_combout  & \memin[0]~0_combout )) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\regs~531_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[0]~20_combout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\memin[0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_133 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_132 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_132 .lut_mask = 64'h05FF37FFFFFFFFFF;
defparam \memin[0]~21_Duplicate_132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_133 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \A[0] .is_wysiwyg = "true";
defparam \A[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N0
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~14  = CARRY(( !B[0] $ (!A[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~15  = SHARE((!B[0]) # (A[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[0]),
	.datad(!A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N3
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !B[1] $ (A[1]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( !B[1] $ (A[1]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~11  = SHARE((!B[1] & A[1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[1]),
	.datad(!A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N6
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !B[2] $ (A[2]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( !B[2] $ (A[2]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~7  = SHARE((!B[2] & A[2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[2]),
	.datad(!A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N36
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \ALUout~5_combout  & ( \Add2~25_sumout  & ( !ALUfunc[0] ) ) ) # ( !\ALUout~5_combout  & ( \Add2~25_sumout  ) ) # ( !\ALUout~5_combout  & ( !\Add2~25_sumout  & ( ALUfunc[0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ALUfunc[0]),
	.datad(gnd),
	.datae(!\ALUout~5_combout ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h0F0F0000FFFFF0F0;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( B[5] & ( (A[5] & ALUfunc[0]) ) ) # ( !B[5] & ( !A[5] ) )

	.dataa(gnd),
	.datab(!A[5]),
	.datac(gnd),
	.datad(!ALUfunc[0]),
	.datae(gnd),
	.dataf(!B[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'hCCCCCCCC00330033;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N0
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( !B[3] & ( (!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~14_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~5_combout )) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~5_combout ),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h0F330F3300000000;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N30
cyclonev_lcell_comb \ShiftRight0~6_Duplicate_88 (
// Equation(s):
// \ShiftRight0~6_Duplicate_89  = ( \ShiftRight0~0_combout  & ( \ShiftRight0~2_combout  & ( (!\ShiftRight0~4_combout ) # ((!\ShiftRight0~5_combout ) # ((!\ShiftRight0~3_combout ) # (!\ShiftRight0~1_combout ))) ) ) ) # ( !\ShiftRight0~0_combout  & ( 
// \ShiftRight0~2_combout  ) ) # ( \ShiftRight0~0_combout  & ( !\ShiftRight0~2_combout  ) ) # ( !\ShiftRight0~0_combout  & ( !\ShiftRight0~2_combout  ) )

	.dataa(!\ShiftRight0~4_combout ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~3_combout ),
	.datad(!\ShiftRight0~1_combout ),
	.datae(!\ShiftRight0~0_combout ),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_Duplicate_89 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6_Duplicate_88 .extended_lut = "off";
defparam \ShiftRight0~6_Duplicate_88 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \ShiftRight0~6_Duplicate_88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N51
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( !\ShiftRight0~6_Duplicate_89  & ( (!B[4] & \ShiftLeft0~15_combout ) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_Duplicate_89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h00AA00AA00000000;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N36
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( B[3] & ( \ShiftRight0~29_combout  & ( (!B[2] & ((\ShiftRight0~31_combout ))) # (B[2] & (\A[31]~DUPLICATE_q )) ) ) ) # ( !B[3] & ( \ShiftRight0~29_combout  & ( (!B[2]) # (\ShiftRight0~30_combout ) ) ) ) # ( B[3] & ( 
// !\ShiftRight0~29_combout  & ( (!B[2] & ((\ShiftRight0~31_combout ))) # (B[2] & (\A[31]~DUPLICATE_q )) ) ) ) # ( !B[3] & ( !\ShiftRight0~29_combout  & ( (B[2] & \ShiftRight0~30_combout ) ) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!B[2]),
	.datad(!\ShiftRight0~30_combout ),
	.datae(!B[3]),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h000F3535F0FF3535;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N57
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( A[6] & ( A[8] & ( ((!\B[1]~_Duplicate_24  & ((\A[5]~DUPLICATE_q ))) # (\B[1]~_Duplicate_24  & (A[7]))) # (\B[0]~_Duplicate_22 ) ) ) ) # ( !A[6] & ( A[8] & ( (!\B[0]~_Duplicate_22  & ((!\B[1]~_Duplicate_24  & 
// ((\A[5]~DUPLICATE_q ))) # (\B[1]~_Duplicate_24  & (A[7])))) # (\B[0]~_Duplicate_22  & (((\B[1]~_Duplicate_24 )))) ) ) ) # ( A[6] & ( !A[8] & ( (!\B[0]~_Duplicate_22  & ((!\B[1]~_Duplicate_24  & ((\A[5]~DUPLICATE_q ))) # (\B[1]~_Duplicate_24  & (A[7])))) # 
// (\B[0]~_Duplicate_22  & (((!\B[1]~_Duplicate_24 )))) ) ) ) # ( !A[6] & ( !A[8] & ( (!\B[0]~_Duplicate_22  & ((!\B[1]~_Duplicate_24  & ((\A[5]~DUPLICATE_q ))) # (\B[1]~_Duplicate_24  & (A[7])))) ) ) )

	.dataa(!A[7]),
	.datab(!\A[5]~DUPLICATE_q ),
	.datac(!\B[0]~_Duplicate_22 ),
	.datad(!\B[1]~_Duplicate_24 ),
	.datae(!A[6]),
	.dataf(!A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h30503F50305F3F5F;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N0
cyclonev_lcell_comb \ShiftRight0~28_Duplicate (
// Equation(s):
// \ShiftRight0~28_Duplicate_90  = ( B[0] & ( B[1] & ( \A[20]~DUPLICATE_q  ) ) ) # ( !B[0] & ( B[1] & ( \A[19]~DUPLICATE_q  ) ) ) # ( B[0] & ( !B[1] & ( A[18] ) ) ) # ( !B[0] & ( !B[1] & ( A[17] ) ) )

	.dataa(!A[17]),
	.datab(!\A[20]~DUPLICATE_q ),
	.datac(!\A[19]~DUPLICATE_q ),
	.datad(!A[18]),
	.datae(!B[0]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_Duplicate_90 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28_Duplicate .extended_lut = "off";
defparam \ShiftRight0~28_Duplicate .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftRight0~28_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N0
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( \ShiftRight0~28_Duplicate_90  & ( \ShiftRight0~35_combout  & ( ((!B[3] & ((\ShiftRight0~34_combout ))) # (B[3] & (\ShiftRight0~36_combout ))) # (\B[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~28_Duplicate_90  & ( 
// \ShiftRight0~35_combout  & ( (!B[3] & (((\ShiftRight0~34_combout )) # (\B[2]~DUPLICATE_q ))) # (B[3] & (!\B[2]~DUPLICATE_q  & (\ShiftRight0~36_combout ))) ) ) ) # ( \ShiftRight0~28_Duplicate_90  & ( !\ShiftRight0~35_combout  & ( (!B[3] & 
// (!\B[2]~DUPLICATE_q  & ((\ShiftRight0~34_combout )))) # (B[3] & (((\ShiftRight0~36_combout )) # (\B[2]~DUPLICATE_q ))) ) ) ) # ( !\ShiftRight0~28_Duplicate_90  & ( !\ShiftRight0~35_combout  & ( (!\B[2]~DUPLICATE_q  & ((!B[3] & ((\ShiftRight0~34_combout 
// ))) # (B[3] & (\ShiftRight0~36_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\B[2]~DUPLICATE_q ),
	.datac(!\ShiftRight0~36_combout ),
	.datad(!\ShiftRight0~34_combout ),
	.datae(!\ShiftRight0~28_Duplicate_90 ),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h048C159D26AE37BF;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N6
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \ShiftRight0~6_Duplicate_89  & ( \A[31]~DUPLICATE_q  ) ) # ( !\ShiftRight0~6_Duplicate_89  & ( (!B[4] & ((\ShiftRight0~56_combout ))) # (B[4] & (\ShiftRight0~55_combout )) ) )

	.dataa(!\ShiftRight0~55_combout ),
	.datab(!\A[31]~DUPLICATE_q ),
	.datac(!\ShiftRight0~56_combout ),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_Duplicate_89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h0F550F5533333333;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N18
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Add1~25_sumout  & ( \ShiftRight0~57_combout  & ( (!ALUfunc[0]) # ((!ALUfunc[3] & ((\ALUout~5_combout ))) # (ALUfunc[3] & (\ShiftLeft0~16_combout ))) ) ) ) # ( !\Add1~25_sumout  & ( \ShiftRight0~57_combout  & ( (!ALUfunc[0] & 
// (((ALUfunc[3])))) # (ALUfunc[0] & ((!ALUfunc[3] & ((\ALUout~5_combout ))) # (ALUfunc[3] & (\ShiftLeft0~16_combout )))) ) ) ) # ( \Add1~25_sumout  & ( !\ShiftRight0~57_combout  & ( (!ALUfunc[0] & (((!ALUfunc[3])))) # (ALUfunc[0] & ((!ALUfunc[3] & 
// ((\ALUout~5_combout ))) # (ALUfunc[3] & (\ShiftLeft0~16_combout )))) ) ) ) # ( !\Add1~25_sumout  & ( !\ShiftRight0~57_combout  & ( (ALUfunc[0] & ((!ALUfunc[3] & ((\ALUout~5_combout ))) # (ALUfunc[3] & (\ShiftLeft0~16_combout )))) ) ) )

	.dataa(!\ShiftLeft0~16_combout ),
	.datab(!ALUfunc[0]),
	.datac(!\ALUout~5_combout ),
	.datad(!ALUfunc[3]),
	.datae(!\Add1~25_sumout ),
	.dataf(!\ShiftRight0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N12
cyclonev_lcell_comb \Selector26~3 (
// Equation(s):
// \Selector26~3_combout  = ( ALUfunc[1] & ( \Selector26~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & \Selector26~0_combout )) # (ALUfunc[2] & (!ALUfunc[3] & !\Selector26~0_combout )) ) ) ) # ( !ALUfunc[1] & ( \Selector26~2_combout  & ( ((ALUfunc[3] & 
// \Selector26~1_combout )) # (ALUfunc[2]) ) ) ) # ( ALUfunc[1] & ( !\Selector26~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & \Selector26~0_combout )) # (ALUfunc[2] & (!ALUfunc[3] & !\Selector26~0_combout )) ) ) ) # ( !ALUfunc[1] & ( !\Selector26~2_combout  & 
// ( (!ALUfunc[2] & (ALUfunc[3] & \Selector26~1_combout )) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[3]),
	.datac(!\Selector26~1_combout ),
	.datad(!\Selector26~0_combout ),
	.datae(!ALUfunc[1]),
	.dataf(!\Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~3 .extended_lut = "off";
defparam \Selector26~3 .lut_mask = 64'h0202442257574422;
defparam \Selector26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y18_N27
cyclonev_lcell_comb \memin[5]~36 (
// Equation(s):
// \memin[5]~36_combout  = ( \memin[0]~0_combout  & ( \Selector26~3_combout  & ( ((\regs~546_combout ) # (\Selector75~0_combout )) # (\memin[5]~35_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector26~3_combout  & ( (\Selector75~0_combout ) # 
// (\memin[5]~35_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector26~3_combout  & ( (\regs~546_combout ) # (\memin[5]~35_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector26~3_combout  & ( \memin[5]~35_combout  ) ) )

	.dataa(!\memin[5]~35_combout ),
	.datab(gnd),
	.datac(!\Selector75~0_combout ),
	.datad(!\regs~546_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36 .extended_lut = "off";
defparam \memin[5]~36 .lut_mask = 64'h555555FF5F5F5FFF;
defparam \memin[5]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \MAR[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[5] .is_wysiwyg = "true";
defparam \MAR[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N48
cyclonev_lcell_comb \memin[5]~36_Duplicate_449 (
// Equation(s):
// \memin[5]~36_Duplicate_450  = ( \memin[5]~35_combout  & ( \regs~546_combout  ) ) # ( !\memin[5]~35_combout  & ( \regs~546_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[5]~35_combout  & ( 
// !\regs~546_combout  ) ) # ( !\memin[5]~35_combout  & ( !\regs~546_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector26~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[5]~35_combout ),
	.dataf(!\regs~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_450 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_449 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_449 .lut_mask = 64'h0303FFFF03FFFFFF;
defparam \memin[5]~36_Duplicate_449 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N48
cyclonev_lcell_comb \memin[7]~26_Duplicate_353 (
// Equation(s):
// \memin[7]~26_Duplicate_354  = ( \memin[0]~0_combout  & ( \regs~536_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~536_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # (\memin[7]~25_combout ) ) ) ) # ( \memin[0]~0_combout  & ( 
// !\regs~536_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # (\memin[7]~25_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~536_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # (\memin[7]~25_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector24~3_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_354 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_353 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_353 .lut_mask = 64'h05FF05FF05FFFFFF;
defparam \memin[7]~26_Duplicate_353 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N48
cyclonev_lcell_comb \memin[8]~57_Duplicate_651 (
// Equation(s):
// \memin[8]~57_Duplicate_652  = ( \regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( !\regs~571_combout  & ( \memin[8]~56_combout  ) ) # ( \regs~571_combout  & ( !\memin[8]~56_combout  & ( ((\Selector75~0_combout  & \Selector23~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~571_combout  & ( !\memin[8]~56_combout  & ( (\Selector75~0_combout  & \Selector23~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector23~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~571_combout ),
	.dataf(!\memin[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_652 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_651 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_651 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[8]~57_Duplicate_651 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_456 (
// Equation(s):
// \memin[9]~52_Duplicate_457  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_457 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_456 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_456 .lut_mask = 64'h00FF55FF0FFF5FFF;
defparam \memin[9]~52_Duplicate_456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N12
cyclonev_lcell_comb \memin[10]~47_Duplicate_590 (
// Equation(s):
// \memin[10]~47_Duplicate_591  = ( \memin[0]~0_combout  & ( \regs~561_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) ) # ( 
// \memin[0]~0_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # 
// (((\Selector75~0_combout  & \Selector21~3_combout )) # (\memin[10]~45_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[10]~45_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector21~3_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_591 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_590 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_590 .lut_mask = 64'hBBBFBBBFBBBFFFFF;
defparam \memin[10]~47_Duplicate_590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N12
cyclonev_lcell_comb \memin[14]~64_Duplicate_684 (
// Equation(s):
// \memin[14]~64_Duplicate_685  = ( \memin[0]~0_combout  & ( \regs~581_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[14]~62_combout )) ) ) ) # ( 
// \memin[0]~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[14]~62_combout )) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # 
// (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[14]~62_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[14]~62_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_685 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_684 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_684 .lut_mask = 64'hCFDFCFDFCFDFFFFF;
defparam \memin[14]~64_Duplicate_684 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[31]~97_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_685 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_591 ,\memin[9]~52_Duplicate_457 ,\memin[8]~57_Duplicate_652 ,\memin[7]~26_Duplicate_354 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_450 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A482123264490A6A210A6480000000000000000";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y27_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[31]~97_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N3
cyclonev_lcell_comb \dmem~58 (
// Equation(s):
// \dmem~58_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\dmem~32_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~58 .extended_lut = "off";
defparam \dmem~58 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dmem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N42
cyclonev_lcell_comb \dmem~59 (
// Equation(s):
// \dmem~59_combout  = ( \dmem~58_combout  & ( ((dmem_rtl_0_bypass[92] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[91]) ) ) # ( !\dmem~58_combout  & ( (dmem_rtl_0_bypass[91] & ((!dmem_rtl_0_bypass[92]) # (\dmem~39_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[92]),
	.datab(!\dmem~39_combout ),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[91]),
	.datae(gnd),
	.dataf(!\dmem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~59 .extended_lut = "off";
defparam \dmem~59 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \dmem~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N40
dffeas \regs~127 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~127 .is_wysiwyg = "true";
defparam \regs~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N22
dffeas \regs~383 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~383 .is_wysiwyg = "true";
defparam \regs~383 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N0
cyclonev_lcell_comb \regs~255feeder (
// Equation(s):
// \regs~255feeder_combout  = ( \memin[31]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~255feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~255feeder .extended_lut = "off";
defparam \regs~255feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~255feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N1
dffeas \regs~255 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~255 .is_wysiwyg = "true";
defparam \regs~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N32
dffeas \regs~511 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~511 .is_wysiwyg = "true";
defparam \regs~511 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N30
cyclonev_lcell_comb \regs~651 (
// Equation(s):
// \regs~651_combout  = ( \regs~511_q  & ( \Selector78~1_combout  & ( (\regs~383_q ) # (\Selector79~1_combout ) ) ) ) # ( !\regs~511_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & \regs~383_q ) ) ) ) # ( \regs~511_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & (\regs~127_q )) # (\Selector79~1_combout  & ((\regs~255_q ))) ) ) ) # ( !\regs~511_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~127_q )) # (\Selector79~1_combout  & ((\regs~255_q ))) ) ) )

	.dataa(!\regs~127_q ),
	.datab(!\Selector79~1_combout ),
	.datac(!\regs~383_q ),
	.datad(!\regs~255_q ),
	.datae(!\regs~511_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~651 .extended_lut = "off";
defparam \regs~651 .lut_mask = 64'h447744770C0C3F3F;
defparam \regs~651 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y23_N22
dffeas \regs~287 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~287 .is_wysiwyg = "true";
defparam \regs~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y17_N10
dffeas \regs~415 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~415 .is_wysiwyg = "true";
defparam \regs~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N16
dffeas \regs~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~31 .is_wysiwyg = "true";
defparam \regs~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N49
dffeas \regs~159 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~159 .is_wysiwyg = "true";
defparam \regs~159 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N57
cyclonev_lcell_comb \regs~648 (
// Equation(s):
// \regs~648_combout  = ( \Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~415_q  ) ) ) # ( !\Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~159_q  ) ) ) # ( \Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~287_q  ) ) ) # ( 
// !\Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~31_q  ) ) )

	.dataa(!\regs~287_q ),
	.datab(!\regs~415_q ),
	.datac(!\regs~31_q ),
	.datad(!\regs~159_q ),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~648 .extended_lut = "off";
defparam \regs~648 .lut_mask = 64'h0F0F555500FF3333;
defparam \regs~648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N33
cyclonev_lcell_comb \regs~95feeder (
// Equation(s):
// \regs~95feeder_combout  = ( \memin[31]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~95feeder .extended_lut = "off";
defparam \regs~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y16_N34
dffeas \regs~95 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~95 .is_wysiwyg = "true";
defparam \regs~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N11
dffeas \regs~223 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~223 .is_wysiwyg = "true";
defparam \regs~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N4
dffeas \regs~351 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~351 .is_wysiwyg = "true";
defparam \regs~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y16_N2
dffeas \regs~479 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~479 .is_wysiwyg = "true";
defparam \regs~479 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y16_N0
cyclonev_lcell_comb \regs~650 (
// Equation(s):
// \regs~650_combout  = ( \regs~479_q  & ( \Selector78~1_combout  & ( (\regs~351_q ) # (\Selector79~1_combout ) ) ) ) # ( !\regs~479_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & \regs~351_q ) ) ) ) # ( \regs~479_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & (\regs~95_q )) # (\Selector79~1_combout  & ((\regs~223_q ))) ) ) ) # ( !\regs~479_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~95_q )) # (\Selector79~1_combout  & ((\regs~223_q ))) ) ) )

	.dataa(!\regs~95_q ),
	.datab(!\regs~223_q ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~351_q ),
	.datae(!\regs~479_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~650 .extended_lut = "off";
defparam \regs~650 .lut_mask = 64'h5353535300F00FFF;
defparam \regs~650 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N21
cyclonev_lcell_comb \regs~63feeder (
// Equation(s):
// \regs~63feeder_combout  = ( \memin[31]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[31]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~63feeder .extended_lut = "off";
defparam \regs~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \regs~63 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~63 .is_wysiwyg = "true";
defparam \regs~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \regs~319 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~319 .is_wysiwyg = "true";
defparam \regs~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N59
dffeas \regs~447 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~447 .is_wysiwyg = "true";
defparam \regs~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N2
dffeas \regs~191 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~191 .is_wysiwyg = "true";
defparam \regs~191 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N0
cyclonev_lcell_comb \regs~649 (
// Equation(s):
// \regs~649_combout  = ( \regs~191_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~447_q ) ) ) ) # ( !\regs~191_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout  & \regs~447_q ) ) ) ) # ( \regs~191_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~63_q )) # (\Selector78~1_combout  & ((\regs~319_q ))) ) ) ) # ( !\regs~191_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~63_q )) # (\Selector78~1_combout  & ((\regs~319_q ))) ) ) )

	.dataa(!\regs~63_q ),
	.datab(!\regs~319_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~447_q ),
	.datae(!\regs~191_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~649 .extended_lut = "off";
defparam \regs~649 .lut_mask = 64'h53535353000FF0FF;
defparam \regs~649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \regs~652 (
// Equation(s):
// \regs~652_combout  = ( \regs~650_combout  & ( \regs~649_combout  & ( (!\Selector80~1_combout  & (((\Selector81~1_combout ) # (\regs~648_combout )))) # (\Selector80~1_combout  & (((!\Selector81~1_combout )) # (\regs~651_combout ))) ) ) ) # ( 
// !\regs~650_combout  & ( \regs~649_combout  & ( (!\Selector80~1_combout  & (((\Selector81~1_combout ) # (\regs~648_combout )))) # (\Selector80~1_combout  & (\regs~651_combout  & ((\Selector81~1_combout )))) ) ) ) # ( \regs~650_combout  & ( 
// !\regs~649_combout  & ( (!\Selector80~1_combout  & (((\regs~648_combout  & !\Selector81~1_combout )))) # (\Selector80~1_combout  & (((!\Selector81~1_combout )) # (\regs~651_combout ))) ) ) ) # ( !\regs~650_combout  & ( !\regs~649_combout  & ( 
// (!\Selector80~1_combout  & (((\regs~648_combout  & !\Selector81~1_combout )))) # (\Selector80~1_combout  & (\regs~651_combout  & ((\Selector81~1_combout )))) ) ) )

	.dataa(!\regs~651_combout ),
	.datab(!\Selector80~1_combout ),
	.datac(!\regs~648_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~650_combout ),
	.dataf(!\regs~649_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~652 .extended_lut = "off";
defparam \regs~652 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \regs~652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N30
cyclonev_lcell_comb \memin[31]~122 (
// Equation(s):
// \memin[31]~122_combout  = ( \memin[31]~96_combout  & ( \regs~652_combout  & ( (!\memin[0]~0_combout  & ((!\memin[10]~13_combout ) # (!\dmem~59_combout ))) ) ) ) # ( \memin[31]~96_combout  & ( !\regs~652_combout  & ( (!\memin[10]~13_combout ) # 
// (!\dmem~59_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[10]~13_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\dmem~59_combout ),
	.datae(!\memin[31]~96_combout ),
	.dataf(!\regs~652_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~122 .extended_lut = "off";
defparam \memin[31]~122 .lut_mask = 64'h0000FFCC0000F0C0;
defparam \memin[31]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N57
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~114  ))

	.dataa(!PC[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N6
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( A[31] & ( B[31] & ( (!ALUfunc[3] & (ALUfunc[2] & ((!ALUfunc[1]) # (!ALUfunc[0])))) # (ALUfunc[3] & (!ALUfunc[1] $ (((!ALUfunc[2] & ALUfunc[0]))))) ) ) ) # ( !A[31] & ( B[31] & ( (!ALUfunc[1] & (!ALUfunc[3] $ (((!ALUfunc[2]) # 
// (ALUfunc[0]))))) # (ALUfunc[1] & (!ALUfunc[3] & (ALUfunc[2]))) ) ) ) # ( A[31] & ( !B[31] & ( (!ALUfunc[3] & (ALUfunc[2] & ((!ALUfunc[0]) # (ALUfunc[1])))) # (ALUfunc[3] & (!ALUfunc[1])) ) ) ) # ( !A[31] & ( !B[31] & ( (!ALUfunc[2] & (ALUfunc[3])) # 
// (ALUfunc[2] & (!ALUfunc[1] & (!ALUfunc[3] $ (ALUfunc[0])))) ) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[2]),
	.datad(!ALUfunc[0]),
	.datae(!A[31]),
	.dataf(!B[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h58544E464A464E1C;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \ShiftLeft0~61 (
// Equation(s):
// \ShiftLeft0~61_combout  = ( B[1] & ( A[29] & ( (!B[0]) # (A[28]) ) ) ) # ( !B[1] & ( A[29] & ( (!B[0] & (\A[31]~DUPLICATE_q )) # (B[0] & ((\A[30]~DUPLICATE_q ))) ) ) ) # ( B[1] & ( !A[29] & ( (A[28] & B[0]) ) ) ) # ( !B[1] & ( !A[29] & ( (!B[0] & 
// (\A[31]~DUPLICATE_q )) # (B[0] & ((\A[30]~DUPLICATE_q ))) ) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!A[28]),
	.datac(!\A[30]~DUPLICATE_q ),
	.datad(!B[0]),
	.datae(!B[1]),
	.dataf(!A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~61 .extended_lut = "off";
defparam \ShiftLeft0~61 .lut_mask = 64'h550F0033550FFF33;
defparam \ShiftLeft0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \ShiftLeft0~63 (
// Equation(s):
// \ShiftLeft0~63_combout  = ( \B[2]~DUPLICATE_q  & ( \ShiftLeft0~40_combout  & ( (B[3]) # (\ShiftLeft0~62_combout ) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( \ShiftLeft0~40_combout  & ( (!B[3] & (\ShiftLeft0~61_combout )) # (B[3] & ((\ShiftLeft0~52_combout ))) ) ) 
// ) # ( \B[2]~DUPLICATE_q  & ( !\ShiftLeft0~40_combout  & ( (\ShiftLeft0~62_combout  & !B[3]) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( !\ShiftLeft0~40_combout  & ( (!B[3] & (\ShiftLeft0~61_combout )) # (B[3] & ((\ShiftLeft0~52_combout ))) ) ) )

	.dataa(!\ShiftLeft0~61_combout ),
	.datab(!\ShiftLeft0~62_combout ),
	.datac(!B[3]),
	.datad(!\ShiftLeft0~52_combout ),
	.datae(!\B[2]~DUPLICATE_q ),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~63 .extended_lut = "off";
defparam \ShiftLeft0~63 .lut_mask = 64'h505F3030505F3F3F;
defparam \ShiftLeft0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N51
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( \ShiftLeft0~20_combout  & ( \ShiftLeft0~31_combout  & ( (!B[3]) # ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~8_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~1_combout ))) ) ) ) # ( !\ShiftLeft0~20_combout  & ( 
// \ShiftLeft0~31_combout  & ( (!B[3] & (((!\B[2]~DUPLICATE_q )))) # (B[3] & ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~8_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~1_combout )))) ) ) ) # ( \ShiftLeft0~20_combout  & ( !\ShiftLeft0~31_combout  & ( (!B[3] & 
// (((\B[2]~DUPLICATE_q )))) # (B[3] & ((!\B[2]~DUPLICATE_q  & ((\ShiftLeft0~8_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~1_combout )))) ) ) ) # ( !\ShiftLeft0~20_combout  & ( !\ShiftLeft0~31_combout  & ( (B[3] & ((!\B[2]~DUPLICATE_q  & 
// ((\ShiftLeft0~8_combout ))) # (\B[2]~DUPLICATE_q  & (\ShiftLeft0~1_combout )))) ) ) )

	.dataa(!B[3]),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N48
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( ALUfunc[3] & ( \ShiftLeft0~32_combout  & ( (!ALUfunc[0]) # ((!\ShiftRight0~6_combout  & ((\ShiftLeft0~63_combout ) # (B[4])))) ) ) ) # ( !ALUfunc[3] & ( \ShiftLeft0~32_combout  & ( ALUfunc[0] ) ) ) # ( ALUfunc[3] & ( 
// !\ShiftLeft0~32_combout  & ( (!ALUfunc[0]) # ((!B[4] & (\ShiftLeft0~63_combout  & !\ShiftRight0~6_combout ))) ) ) ) # ( !ALUfunc[3] & ( !\ShiftLeft0~32_combout  & ( ALUfunc[0] ) ) )

	.dataa(!B[4]),
	.datab(!\ShiftLeft0~63_combout ),
	.datac(!ALUfunc[0]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!ALUfunc[3]),
	.dataf(!\ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h0F0FF2F00F0FF7F0;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N33
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( B[31] ) + ( A[31] ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[31]),
	.datad(!B[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N33
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( !B[31] $ (A[31]) ) + ( \Add2~123  ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[31]),
	.datad(!A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(\Add2~123 ),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h000000000000F00F;
defparam \Add2~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N36
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( !ALUfunc[2] & ( (\Selector0~0_combout  & ((((ALUfunc[0])) # (\Add2~97_sumout )) # (ALUfunc[1]))) ) ) # ( ALUfunc[2] & ( (\Selector0~0_combout  & ((((!ALUfunc[0] & \Add1~97_sumout )) # (\Selector0~1_combout )) # (ALUfunc[1]))) ) )

	.dataa(!\Selector0~0_combout ),
	.datab(!ALUfunc[1]),
	.datac(!\Selector0~1_combout ),
	.datad(!ALUfunc[0]),
	.datae(!ALUfunc[2]),
	.dataf(!\Add1~97_sumout ),
	.datag(!\Add2~97_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "on";
defparam \Selector0~2 .lut_mask = 64'h1555151515555515;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N3
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \Selector0~2_combout  & ( (!\LdPC~1_combout  & (((\Add0~89_sumout )))) # (\LdPC~1_combout  & (((!\memin[31]~122_combout )) # (\Selector75~0_combout ))) ) ) # ( !\Selector0~2_combout  & ( (!\LdPC~1_combout  & ((\Add0~89_sumout ))) # 
// (\LdPC~1_combout  & (!\memin[31]~122_combout )) ) )

	.dataa(!\LdPC~1_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[31]~122_combout ),
	.datad(!\Add0~89_sumout ),
	.datae(gnd),
	.dataf(!\Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h50FA50FA51FB51FB;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N39
cyclonev_lcell_comb \memin[31]~96 (
// Equation(s):
// \memin[31]~96_combout  = ( !\memin[15]~59_combout  & ( (!\DrPC~0_combout ) # (!PC[31]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(!PC[31]),
	.datae(gnd),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~96 .extended_lut = "off";
defparam \memin[31]~96 .lut_mask = 64'hFFF0FFF000000000;
defparam \memin[31]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N54
cyclonev_lcell_comb \memin[31]~95 (
// Equation(s):
// \memin[31]~95_combout  = ( \regs~652_combout  & ( \memin[0]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memin[0]~0_combout ),
	.datae(gnd),
	.dataf(!\regs~652_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~95 .extended_lut = "off";
defparam \memin[31]~95 .lut_mask = 64'h0000000000FF00FF;
defparam \memin[31]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N3
cyclonev_lcell_comb \memin[31]~97 (
// Equation(s):
// \memin[31]~97_combout  = ( \dmem~59_combout  & ( \memin[31]~95_combout  ) ) # ( !\dmem~59_combout  & ( \memin[31]~95_combout  ) ) # ( \dmem~59_combout  & ( !\memin[31]~95_combout  & ( ((!\memin[31]~96_combout ) # ((\Selector75~0_combout  & 
// \Selector0~2_combout ))) # (\memin[10]~13_combout ) ) ) ) # ( !\dmem~59_combout  & ( !\memin[31]~95_combout  & ( (!\memin[31]~96_combout ) # ((\Selector75~0_combout  & \Selector0~2_combout )) ) ) )

	.dataa(!\memin[10]~13_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[31]~96_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!\dmem~59_combout ),
	.dataf(!\memin[31]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[31]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[31]~97 .extended_lut = "off";
defparam \memin[31]~97 .lut_mask = 64'hF0F3F5F7FFFFFFFF;
defparam \memin[31]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y18_N53
dffeas \A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[31]~97_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N18
cyclonev_lcell_comb \ShiftLeft0~58 (
// Equation(s):
// \ShiftLeft0~58_combout  = ( \ShiftLeft0~57_combout  & ( \ShiftLeft0~25_combout  & ( (!B[2] & (((!B[3]) # (\ShiftLeft0~36_combout )))) # (B[2] & (((B[3])) # (\ShiftLeft0~46_combout ))) ) ) ) # ( !\ShiftLeft0~57_combout  & ( \ShiftLeft0~25_combout  & ( 
// (!B[2] & (((\ShiftLeft0~36_combout  & B[3])))) # (B[2] & (((B[3])) # (\ShiftLeft0~46_combout ))) ) ) ) # ( \ShiftLeft0~57_combout  & ( !\ShiftLeft0~25_combout  & ( (!B[2] & (((!B[3]) # (\ShiftLeft0~36_combout )))) # (B[2] & (\ShiftLeft0~46_combout  & 
// ((!B[3])))) ) ) ) # ( !\ShiftLeft0~57_combout  & ( !\ShiftLeft0~25_combout  & ( (!B[2] & (((\ShiftLeft0~36_combout  & B[3])))) # (B[2] & (\ShiftLeft0~46_combout  & ((!B[3])))) ) ) )

	.dataa(!\ShiftLeft0~46_combout ),
	.datab(!\ShiftLeft0~36_combout ),
	.datac(!B[2]),
	.datad(!B[3]),
	.datae(!\ShiftLeft0~57_combout ),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~58 .extended_lut = "off";
defparam \ShiftLeft0~58 .lut_mask = 64'h0530F530053FF53F;
defparam \ShiftLeft0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \Selector10~5 (
// Equation(s):
// \Selector10~5_combout  = ( !B[4] & ( (!\ShiftRight0~6_combout  & (((!ALUfunc[0] & ((\ShiftRight0~55_combout ))) # (ALUfunc[0] & (\ShiftLeft0~58_combout ))))) # (\ShiftRight0~6_combout  & (\A[31]~DUPLICATE_q  & (((!ALUfunc[0]))))) ) ) # ( B[4] & ( 
// (!ALUfunc[0] & (\A[31]~DUPLICATE_q )) # (ALUfunc[0] & (((!\ShiftRight0~6_combout  & (\ShiftLeft0~15_combout ))))) ) )

	.dataa(!\A[31]~DUPLICATE_q ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!ALUfunc[0]),
	.datae(!B[4]),
	.dataf(!\ShiftRight0~55_combout ),
	.datag(!\ShiftLeft0~58_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~5 .extended_lut = "on";
defparam \Selector10~5 .lut_mask = 64'h110C550CDD0C550C;
defparam \Selector10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N6
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( ALUfunc[0] & ( \Add1~89_sumout  & ( (!ALUfunc[1] & (B[21] & A[21])) # (ALUfunc[1] & (!B[21] $ (!A[21]))) ) ) ) # ( !ALUfunc[0] & ( \Add1~89_sumout  & ( (!ALUfunc[1]) # ((A[21]) # (B[21])) ) ) ) # ( ALUfunc[0] & ( 
// !\Add1~89_sumout  & ( (!ALUfunc[1] & (B[21] & A[21])) # (ALUfunc[1] & (!B[21] $ (!A[21]))) ) ) ) # ( !ALUfunc[0] & ( !\Add1~89_sumout  & ( (ALUfunc[1] & ((A[21]) # (B[21]))) ) ) )

	.dataa(!ALUfunc[1]),
	.datab(!B[21]),
	.datac(!A[21]),
	.datad(gnd),
	.datae(!ALUfunc[0]),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h15151616BFBF1616;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N0
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[1] & ((!ALUfunc[0] & (\Add2~89_sumout )) # (ALUfunc[0] & ((!\Selector10~0_combout ))))) # (ALUfunc[1] & (((!\Selector10~0_combout )))))) ) ) # ( ALUfunc[2] & ( (!ALUfunc[3] & 
// ((((\Selector10~0_combout ))))) # (ALUfunc[3] & (!ALUfunc[1] & (\Selector10~5_combout ))) ) )

	.dataa(!ALUfunc[1]),
	.datab(!ALUfunc[3]),
	.datac(!\Selector10~5_combout ),
	.datad(!ALUfunc[0]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector10~0_combout ),
	.datag(!\Add2~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "on";
defparam \Selector10~1 .lut_mask = 64'h133302020200CECE;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N27
cyclonev_lcell_comb \memin[21]~90 (
// Equation(s):
// \memin[21]~90_combout  = ( \memin[21]~89_combout  & ( (!\memin[10]~13_combout ) # (!\dmem~56_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[10]~13_combout ),
	.datad(!\dmem~56_combout ),
	.datae(gnd),
	.dataf(!\memin[21]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~90 .extended_lut = "off";
defparam \memin[21]~90 .lut_mask = 64'h00000000FFF0FFF0;
defparam \memin[21]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y16_N30
cyclonev_lcell_comb \memin[21]~91 (
// Equation(s):
// \memin[21]~91_combout  = ( \memin[21]~90_combout  & ( (!\Selector75~0_combout  & (\memin[0]~0_combout  & ((\regs~626_combout )))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~626_combout )) # (\Selector10~1_combout ))) ) ) # ( 
// !\memin[21]~90_combout  )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector10~1_combout ),
	.datad(!\regs~626_combout ),
	.datae(gnd),
	.dataf(!\memin[21]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[21]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[21]~91 .extended_lut = "off";
defparam \memin[21]~91 .lut_mask = 64'hFFFFFFFF05370537;
defparam \memin[21]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N50
dffeas \MAR[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[21]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[21]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[21] .is_wysiwyg = "true";
defparam \MAR[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N47
dffeas \MAR[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[25]~100_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[25]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[25] .is_wysiwyg = "true";
defparam \MAR[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \MAR[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[20]~94_Duplicate_691 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[20]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[20] .is_wysiwyg = "true";
defparam \MAR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \memin[24]~118_Duplicate (
// Equation(s):
// \memin[24]~118_Duplicate_686  = ( \regs~687_combout  & ( ((!\memin[24]~117_combout ) # ((\Selector7~0_combout  & \Selector75~0_combout ))) # (\memin[0]~0_combout ) ) ) # ( !\regs~687_combout  & ( (!\memin[24]~117_combout ) # ((\Selector7~0_combout  & 
// \Selector75~0_combout )) ) )

	.dataa(!\Selector7~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[24]~117_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(gnd),
	.dataf(!\regs~687_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[24]~118_Duplicate_686 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[24]~118_Duplicate .extended_lut = "off";
defparam \memin[24]~118_Duplicate .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \memin[24]~118_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N53
dffeas \MAR[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[24]~118_Duplicate_686 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[24]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[24] .is_wysiwyg = "true";
defparam \MAR[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N36
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !MAR[24] & ( (!MAR[21] & (!MAR[25] & !MAR[20])) ) )

	.dataa(!MAR[21]),
	.datab(!MAR[25]),
	.datac(!MAR[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'h8080808000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N24
cyclonev_lcell_comb \dmem~77 (
// Equation(s):
// \dmem~77_combout  = ( \WideNor0~2_combout  & ( \WideNor0~3_combout  & ( (!MAR[15] & (\MemWE~0_combout  & (\WideNor0~1_combout  & \WideNor0~0_combout ))) ) ) )

	.dataa(!MAR[15]),
	.datab(!\MemWE~0_combout ),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(!\WideNor0~2_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~77 .extended_lut = "off";
defparam \dmem~77 .lut_mask = 64'h0000000000000002;
defparam \dmem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \memin[7]~26_Duplicate_649 (
// Equation(s):
// \memin[7]~26_Duplicate_650  = ( \Selector75~0_combout  & ( \regs~536_combout  & ( ((\memin[7]~25_combout ) # (\memin[0]~0_combout )) # (\Selector24~3_combout ) ) ) ) # ( !\Selector75~0_combout  & ( \regs~536_combout  & ( (\memin[7]~25_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector75~0_combout  & ( !\regs~536_combout  & ( (\memin[7]~25_combout ) # (\Selector24~3_combout ) ) ) ) # ( !\Selector75~0_combout  & ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\Selector24~3_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(gnd),
	.datad(!\memin[7]~25_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_650 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_649 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_649 .lut_mask = 64'h00FF55FF33FF77FF;
defparam \memin[7]~26_Duplicate_649 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \memin[9]~52_Duplicate_417 (
// Equation(s):
// \memin[9]~52_Duplicate_418  = ( \memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[9]~51_combout  
// & ( !\Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_418 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_417 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_417 .lut_mask = 64'h000FFFFF555FFFFF;
defparam \memin[9]~52_Duplicate_417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \memin[10]~47_Duplicate_526 (
// Equation(s):
// \memin[10]~47_Duplicate_527  = ( \Selector75~0_combout  & ( \regs~561_combout  & ( (((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\Selector21~3_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\Selector75~0_combout  & ( \regs~561_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\memin[10]~45_combout ) ) ) ) # ( \Selector75~0_combout  & ( !\regs~561_combout  & ( ((!\memin[10]~46_combout ) # (\Selector21~3_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\Selector75~0_combout 
//  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~45_combout ),
	.datab(!\Selector21~3_combout ),
	.datac(!\memin[10]~46_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_527 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_526 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_526 .lut_mask = 64'hF5F5F7F7F5FFF7FF;
defparam \memin[10]~47_Duplicate_526 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[15]~61_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_527 ,\memin[9]~52_Duplicate_418 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_650 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE28009002824841104492A50812FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \dmem~86 (
// Equation(s):
// \dmem~86_combout  = ( !\memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~86 .extended_lut = "off";
defparam \dmem~86 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N2
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_712 (
// Equation(s):
// \memin[7]~26_Duplicate_713  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_713 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_712 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_712 .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \memin[7]~26_Duplicate_712 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[15]~61_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_713 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~16_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~16_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\dmem~16_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'hAE04AE04BF15BF15;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \memin[15]~58 (
// Equation(s):
// \memin[15]~58_combout  = ( \dmem~43_combout  & ( (\memin[10]~13_combout  & ((!dmem_rtl_0_bypass[59]) # ((dmem_rtl_0_bypass[60] & !\dmem~39_combout )))) ) ) # ( !\dmem~43_combout  & ( (!dmem_rtl_0_bypass[59] & (\memin[10]~13_combout  & 
// ((!dmem_rtl_0_bypass[60]) # (\dmem~39_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[59]),
	.datab(!dmem_rtl_0_bypass[60]),
	.datac(!\dmem~39_combout ),
	.datad(!\memin[10]~13_combout ),
	.datae(gnd),
	.dataf(!\dmem~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~58 .extended_lut = "off";
defparam \memin[15]~58 .lut_mask = 64'h008A008A00BA00BA;
defparam \memin[15]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N57
cyclonev_lcell_comb \memin[15]~60 (
// Equation(s):
// \memin[15]~60_combout  = ( !\memin[15]~59_combout  & ( (!PC[15]) # (!\DrPC~0_combout ) ) )

	.dataa(!PC[15]),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~60 .extended_lut = "off";
defparam \memin[15]~60 .lut_mask = 64'hFAFAFAFA00000000;
defparam \memin[15]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N0
cyclonev_lcell_comb \ShiftRight0~72 (
// Equation(s):
// \ShiftRight0~72_combout  = ( \ShiftRight0~8_combout  & ( \ShiftRight0~9_combout  & ( ((!B[2] & ((\ShiftRight0~14_combout ))) # (B[2] & (\ShiftRight0~7_combout ))) # (B[3]) ) ) ) # ( !\ShiftRight0~8_combout  & ( \ShiftRight0~9_combout  & ( (!B[3] & ((!B[2] 
// & ((\ShiftRight0~14_combout ))) # (B[2] & (\ShiftRight0~7_combout )))) # (B[3] & (((B[2])))) ) ) ) # ( \ShiftRight0~8_combout  & ( !\ShiftRight0~9_combout  & ( (!B[3] & ((!B[2] & ((\ShiftRight0~14_combout ))) # (B[2] & (\ShiftRight0~7_combout )))) # (B[3] 
// & (((!B[2])))) ) ) ) # ( !\ShiftRight0~8_combout  & ( !\ShiftRight0~9_combout  & ( (!B[3] & ((!B[2] & ((\ShiftRight0~14_combout ))) # (B[2] & (\ShiftRight0~7_combout )))) ) ) )

	.dataa(!\ShiftRight0~7_combout ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~14_combout ),
	.datad(!B[2]),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~72 .extended_lut = "off";
defparam \ShiftRight0~72 .lut_mask = 64'h0C443F440C773F77;
defparam \ShiftRight0~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \ShiftRight0~6_combout  & ( \ShiftRight0~72_combout  & ( (!ALUfunc[0] & A[31]) ) ) ) # ( !\ShiftRight0~6_combout  & ( \ShiftRight0~72_combout  & ( (!ALUfunc[0] & (((!B[4])) # (A[31]))) # (ALUfunc[0] & (((\ShiftLeft0~32_combout  
// & !B[4])))) ) ) ) # ( \ShiftRight0~6_combout  & ( !\ShiftRight0~72_combout  & ( (!ALUfunc[0] & A[31]) ) ) ) # ( !\ShiftRight0~6_combout  & ( !\ShiftRight0~72_combout  & ( (!ALUfunc[0] & (A[31] & ((B[4])))) # (ALUfunc[0] & (((\ShiftLeft0~32_combout  & 
// !B[4])))) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!A[31]),
	.datac(!\ShiftLeft0~32_combout ),
	.datad(!B[4]),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!\ShiftRight0~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h05222222AF222222;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( A[15] & ( \Add1~49_sumout  & ( (!ALUfunc[0]) # (!ALUfunc[1] $ (!\B[15]~DUPLICATE_q )) ) ) ) # ( !A[15] & ( \Add1~49_sumout  & ( (!ALUfunc[1] & (!ALUfunc[0])) # (ALUfunc[1] & ((\B[15]~DUPLICATE_q ))) ) ) ) # ( A[15] & ( 
// !\Add1~49_sumout  & ( !ALUfunc[1] $ (((!ALUfunc[0]) # (!\B[15]~DUPLICATE_q ))) ) ) ) # ( !A[15] & ( !\Add1~49_sumout  & ( (ALUfunc[1] & \B[15]~DUPLICATE_q ) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[1]),
	.datac(gnd),
	.datad(!\B[15]~DUPLICATE_q ),
	.datae(!A[15]),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0033336688BBBBEE;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( !ALUfunc[2] & ( (ALUfunc[3] & ((!ALUfunc[0] & ((!ALUfunc[1] & (\Add2~49_sumout )) # (ALUfunc[1] & ((!\Selector16~0_combout ))))) # (ALUfunc[0] & (((!\Selector16~0_combout )))))) ) ) # ( ALUfunc[2] & ( ((!ALUfunc[3] & 
// (((\Selector16~0_combout )))) # (ALUfunc[3] & (!ALUfunc[1] & (\Selector16~1_combout )))) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[1]),
	.datac(!\Selector16~1_combout ),
	.datad(!ALUfunc[3]),
	.datae(!ALUfunc[2]),
	.dataf(!\Selector16~0_combout ),
	.datag(!\Add2~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "on";
defparam \Selector16~2 .lut_mask = 64'h007F000C0008FF0C;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N2
dffeas \regs~367 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~367 .is_wysiwyg = "true";
defparam \regs~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N32
dffeas \regs~239 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~239 .is_wysiwyg = "true";
defparam \regs~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N17
dffeas \regs~111 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~111 .is_wysiwyg = "true";
defparam \regs~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N8
dffeas \regs~495 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~495 .is_wysiwyg = "true";
defparam \regs~495 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \regs~575 (
// Equation(s):
// \regs~575_combout  = ( \regs~495_q  & ( \Selector78~1_combout  & ( (\Selector79~1_combout ) # (\regs~367_q ) ) ) ) # ( !\regs~495_q  & ( \Selector78~1_combout  & ( (\regs~367_q  & !\Selector79~1_combout ) ) ) ) # ( \regs~495_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & ((\regs~111_q ))) # (\Selector79~1_combout  & (\regs~239_q )) ) ) ) # ( !\regs~495_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & ((\regs~111_q ))) # (\Selector79~1_combout  & (\regs~239_q )) ) ) )

	.dataa(!\regs~367_q ),
	.datab(!\regs~239_q ),
	.datac(!\regs~111_q ),
	.datad(!\Selector79~1_combout ),
	.datae(!\regs~495_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~575 .extended_lut = "off";
defparam \regs~575 .lut_mask = 64'h0F330F33550055FF;
defparam \regs~575 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \regs~463 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~463 .is_wysiwyg = "true";
defparam \regs~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N40
dffeas \regs~207 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~207 .is_wysiwyg = "true";
defparam \regs~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N22
dffeas \regs~79 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~79 .is_wysiwyg = "true";
defparam \regs~79 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N42
cyclonev_lcell_comb \regs~335feeder (
// Equation(s):
// \regs~335feeder_combout  = ( \memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~335feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~335feeder .extended_lut = "off";
defparam \regs~335feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~335feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N44
dffeas \regs~335 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~335feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~335 .is_wysiwyg = "true";
defparam \regs~335 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \regs~574_Duplicate (
// Equation(s):
// \regs~574_Duplicate_693  = ( \Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~463_q  ) ) ) # ( !\Selector78~1_combout  & ( \Selector79~1_combout  & ( \regs~207_q  ) ) ) # ( \Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~335_q  ) ) 
// ) # ( !\Selector78~1_combout  & ( !\Selector79~1_combout  & ( \regs~79_q  ) ) )

	.dataa(!\regs~463_q ),
	.datab(!\regs~207_q ),
	.datac(!\regs~79_q ),
	.datad(!\regs~335_q ),
	.datae(!\Selector78~1_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~574_Duplicate_693 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~574_Duplicate .extended_lut = "off";
defparam \regs~574_Duplicate .lut_mask = 64'h0F0F00FF33335555;
defparam \regs~574_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \regs~143feeder (
// Equation(s):
// \regs~143feeder_combout  = ( \memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~143feeder .extended_lut = "off";
defparam \regs~143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~143feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N43
dffeas \regs~143 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~143 .is_wysiwyg = "true";
defparam \regs~143 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \regs~399feeder (
// Equation(s):
// \regs~399feeder_combout  = ( \memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~399feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~399feeder .extended_lut = "off";
defparam \regs~399feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~399feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N41
dffeas \regs~399 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~399 .is_wysiwyg = "true";
defparam \regs~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \regs~271feeder (
// Equation(s):
// \regs~271feeder_combout  = ( \memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~271feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~271feeder .extended_lut = "off";
defparam \regs~271feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~271feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N38
dffeas \regs~271 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~271 .is_wysiwyg = "true";
defparam \regs~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y21_N58
dffeas \regs~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~15 .is_wysiwyg = "true";
defparam \regs~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N3
cyclonev_lcell_comb \regs~572 (
// Equation(s):
// \regs~572_combout  = ( \regs~15_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~143_q )) # (\Selector78~1_combout  & ((\regs~399_q ))) ) ) ) # ( !\regs~15_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~143_q )) # 
// (\Selector78~1_combout  & ((\regs~399_q ))) ) ) ) # ( \regs~15_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~271_q ) ) ) ) # ( !\regs~15_q  & ( !\Selector79~1_combout  & ( (\Selector78~1_combout  & \regs~271_q ) ) ) )

	.dataa(!\regs~143_q ),
	.datab(!\regs~399_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~271_q ),
	.datae(!\regs~15_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~572 .extended_lut = "off";
defparam \regs~572 .lut_mask = 64'h000FF0FF53535353;
defparam \regs~572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \regs~47feeder (
// Equation(s):
// \regs~47feeder_combout  = ( \memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~47feeder .extended_lut = "off";
defparam \regs~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N25
dffeas \regs~47 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47 .is_wysiwyg = "true";
defparam \regs~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N19
dffeas \regs~175 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~175 .is_wysiwyg = "true";
defparam \regs~175 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \regs~303feeder (
// Equation(s):
// \regs~303feeder_combout  = ( \memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~303feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~303feeder .extended_lut = "off";
defparam \regs~303feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~303feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N1
dffeas \regs~303 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~303 .is_wysiwyg = "true";
defparam \regs~303 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N15
cyclonev_lcell_comb \regs~431feeder (
// Equation(s):
// \regs~431feeder_combout  = ( \memin[15]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~431feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~431feeder .extended_lut = "off";
defparam \regs~431feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~431feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N16
dffeas \regs~431 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~431 .is_wysiwyg = "true";
defparam \regs~431 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \regs~573 (
// Equation(s):
// \regs~573_combout  = ( \regs~431_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~175_q ) ) ) ) # ( !\regs~431_q  & ( \Selector79~1_combout  & ( (\regs~175_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~431_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~47_q )) # (\Selector78~1_combout  & ((\regs~303_q ))) ) ) ) # ( !\regs~431_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~47_q )) # (\Selector78~1_combout  & ((\regs~303_q ))) ) ) )

	.dataa(!\regs~47_q ),
	.datab(!\regs~175_q ),
	.datac(!\regs~303_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~431_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~573 .extended_lut = "off";
defparam \regs~573 .lut_mask = 64'h550F550F330033FF;
defparam \regs~573 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \regs~576 (
// Equation(s):
// \regs~576_combout  = ( \regs~572_combout  & ( \regs~573_combout  & ( (!\Selector80~1_combout ) # ((!\Selector81~1_combout  & ((\regs~574_Duplicate_693 ))) # (\Selector81~1_combout  & (\regs~575_combout ))) ) ) ) # ( !\regs~572_combout  & ( 
// \regs~573_combout  & ( (!\Selector80~1_combout  & (((\Selector81~1_combout )))) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~574_Duplicate_693 ))) # (\Selector81~1_combout  & (\regs~575_combout )))) ) ) ) # ( \regs~572_combout  & ( 
// !\regs~573_combout  & ( (!\Selector80~1_combout  & (((!\Selector81~1_combout )))) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~574_Duplicate_693 ))) # (\Selector81~1_combout  & (\regs~575_combout )))) ) ) ) # ( !\regs~572_combout  & ( 
// !\regs~573_combout  & ( (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~574_Duplicate_693 ))) # (\Selector81~1_combout  & (\regs~575_combout )))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\regs~575_combout ),
	.datac(!\regs~574_Duplicate_693 ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~572_combout ),
	.dataf(!\regs~573_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~576 .extended_lut = "off";
defparam \regs~576 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \regs~576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N18
cyclonev_lcell_comb \memin[15]~61 (
// Equation(s):
// \memin[15]~61_combout  = ( \Selector16~2_combout  & ( \regs~576_combout  & ( (((!\memin[15]~60_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout )) # (\memin[15]~58_combout ) ) ) ) # ( !\Selector16~2_combout  & ( \regs~576_combout  & ( 
// ((!\memin[15]~60_combout ) # (\memin[0]~0_combout )) # (\memin[15]~58_combout ) ) ) ) # ( \Selector16~2_combout  & ( !\regs~576_combout  & ( ((!\memin[15]~60_combout ) # (\Selector75~0_combout )) # (\memin[15]~58_combout ) ) ) ) # ( !\Selector16~2_combout 
//  & ( !\regs~576_combout  & ( (!\memin[15]~60_combout ) # (\memin[15]~58_combout ) ) ) )

	.dataa(!\memin[15]~58_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[15]~60_combout ),
	.datae(!\Selector16~2_combout ),
	.dataf(!\regs~576_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[15]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[15]~61 .extended_lut = "off";
defparam \memin[15]~61 .lut_mask = 64'hFF55FF5FFF77FF7F;
defparam \memin[15]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[15]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \memin[15]~61_combout  & ( (\dmem_rtl_0|auto_generated|addr_store_b [0]) # (\LdMAR~0_combout ) ) ) # ( !\memin[15]~61_combout  & ( (!\LdMAR~0_combout  & \dmem_rtl_0|auto_generated|addr_store_b 
// [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LdMAR~0_combout ),
	.datad(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datae(gnd),
	.dataf(!\memin[15]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N37
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y22_N36
cyclonev_lcell_comb \memin[5]~36_Duplicate_704 (
// Equation(s):
// \memin[5]~36_Duplicate_705  = ( \Selector26~3_combout  & ( \memin[5]~35_combout  ) ) # ( !\Selector26~3_combout  & ( \memin[5]~35_combout  ) ) # ( \Selector26~3_combout  & ( !\memin[5]~35_combout  & ( ((\memin[0]~0_combout  & \regs~546_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector26~3_combout  & ( !\memin[5]~35_combout  & ( (\memin[0]~0_combout  & \regs~546_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~546_combout ),
	.datae(!\Selector26~3_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_705 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_704 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_704 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[5]~36_Duplicate_704 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y23_N30
cyclonev_lcell_comb \memin[7]~26_Duplicate_330 (
// Equation(s):
// \memin[7]~26_Duplicate_331  = ( \memin[7]~25_combout  & ( \Selector24~3_combout  ) ) # ( !\memin[7]~25_combout  & ( \Selector24~3_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[7]~25_combout  & ( 
// !\Selector24~3_combout  ) ) # ( !\memin[7]~25_combout  & ( !\Selector24~3_combout  & ( (\memin[0]~0_combout  & \regs~536_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~536_combout ),
	.datae(!\memin[7]~25_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_331 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_330 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_330 .lut_mask = 64'h000FFFFF555FFFFF;
defparam \memin[7]~26_Duplicate_330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y23_N18
cyclonev_lcell_comb \memin[9]~52_Duplicate_617 (
// Equation(s):
// \memin[9]~52_Duplicate_618  = ( \memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[9]~51_combout  
// & ( !\Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_618 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_617 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_617 .lut_mask = 64'h000FFFFF555FFFFF;
defparam \memin[9]~52_Duplicate_617 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y23_N0
cyclonev_lcell_comb \memin[14]~64_Duplicate_606 (
// Equation(s):
// \memin[14]~64_Duplicate_607  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_607 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_606 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_606 .lut_mask = 64'hCCDDFFFFCFDFFFFF;
defparam \memin[14]~64_Duplicate_606 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[18]~76_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_607 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_Duplicate_618 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_331 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_705 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020208000004120008000000000000000000";
// synopsys translate_on

// Location: FF_X41_Y19_N20
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X52_Y19_N36
cyclonev_lcell_comb \memin[5]~36_Duplicate_627 (
// Equation(s):
// \memin[5]~36_Duplicate_628  = ( \regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( !\regs~546_combout  & ( \memin[5]~35_combout  ) ) # ( \regs~546_combout  & ( !\memin[5]~35_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~546_combout  & ( !\memin[5]~35_combout  & ( (\Selector75~0_combout  & \Selector26~3_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(gnd),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector26~3_combout ),
	.datae(!\regs~546_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_628 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_627 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_627 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[5]~36_Duplicate_627 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N0
cyclonev_lcell_comb \memin[9]~52_Duplicate_223 (
// Equation(s):
// \memin[9]~52_Duplicate_224  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout ) # (\Selector75~0_combout )) # (\memin[9]~51_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\Selector75~0_combout ) # 
// (\memin[9]~51_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout ) # (\memin[9]~51_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\memin[9]~51_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_224 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_223 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_223 .lut_mask = 64'h55555F5F77777F7F;
defparam \memin[9]~52_Duplicate_223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N54
cyclonev_lcell_comb \memin[10]~47_Duplicate_292 (
// Equation(s):
// \memin[10]~47_Duplicate_293  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[10]~45_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\Selector75~0_combout )) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_293 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_292 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_292 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \memin[10]~47_Duplicate_292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N36
cyclonev_lcell_comb \memin[12]~70_Duplicate_558 (
// Equation(s):
// \memin[12]~70_Duplicate_559  = ( \Selector19~0_combout  & ( \regs~591_combout  & ( (!\memin[12]~69_combout ) # (((\memin[12]~68_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\Selector19~0_combout  & ( \regs~591_combout  & ( 
// (!\memin[12]~69_combout ) # ((\memin[12]~68_combout ) # (\memin[0]~0_combout )) ) ) ) # ( \Selector19~0_combout  & ( !\regs~591_combout  & ( (!\memin[12]~69_combout ) # ((\memin[12]~68_combout ) # (\Selector75~0_combout )) ) ) ) # ( !\Selector19~0_combout 
//  & ( !\regs~591_combout  & ( (!\memin[12]~69_combout ) # (\memin[12]~68_combout ) ) ) )

	.dataa(!\memin[12]~69_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[12]~68_combout ),
	.datae(!\Selector19~0_combout ),
	.dataf(!\regs~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_559 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_558 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_558 .lut_mask = 64'hAAFFBBFFAFFFBFFF;
defparam \memin[12]~70_Duplicate_558 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y19_N30
cyclonev_lcell_comb \memin[14]~64_Duplicate_643 (
// Equation(s):
// \memin[14]~64_Duplicate_644  = ( \Selector17~0_combout  & ( \memin[14]~62_combout  ) ) # ( !\Selector17~0_combout  & ( \memin[14]~62_combout  ) ) # ( \Selector17~0_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # (((\memin[0]~0_combout 
//  & \regs~581_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~581_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\memin[14]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_644 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_643 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_643 .lut_mask = 64'hAAAFBBBFFFFFFFFF;
defparam \memin[14]~64_Duplicate_643 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[18]~76_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_644 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_559 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_293 ,\memin[9]~52_Duplicate_224 ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_628 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N18
cyclonev_lcell_comb \dmem~48 (
// Equation(s):
// \dmem~48_combout  = ( \dmem~19_q  & ( \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~19_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) ) ) ) # ( !\dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\dmem~19_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~48 .extended_lut = "off";
defparam \dmem~48 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \dmem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N0
cyclonev_lcell_comb \memin[18]~74 (
// Equation(s):
// \memin[18]~74_combout  = ( \dmem~48_combout  & ( (\memin[10]~13_combout  & (((dmem_rtl_0_bypass[66] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[65]))) ) ) # ( !\dmem~48_combout  & ( (\memin[10]~13_combout  & (dmem_rtl_0_bypass[65] & 
// ((!dmem_rtl_0_bypass[66]) # (\dmem~39_combout )))) ) )

	.dataa(!\memin[10]~13_combout ),
	.datab(!dmem_rtl_0_bypass[65]),
	.datac(!dmem_rtl_0_bypass[66]),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\dmem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~74 .extended_lut = "off";
defparam \memin[18]~74 .lut_mask = 64'h1011101115111511;
defparam \memin[18]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y19_N39
cyclonev_lcell_comb \memin[18]~76 (
// Equation(s):
// \memin[18]~76_combout  = ( \Selector13~2_combout  & ( \regs~601_combout  & ( (((!\memin[18]~75_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout )) # (\memin[18]~74_combout ) ) ) ) # ( !\Selector13~2_combout  & ( \regs~601_combout  & ( 
// ((!\memin[18]~75_combout ) # (\memin[0]~0_combout )) # (\memin[18]~74_combout ) ) ) ) # ( \Selector13~2_combout  & ( !\regs~601_combout  & ( ((!\memin[18]~75_combout ) # (\Selector75~0_combout )) # (\memin[18]~74_combout ) ) ) ) # ( !\Selector13~2_combout 
//  & ( !\regs~601_combout  & ( (!\memin[18]~75_combout ) # (\memin[18]~74_combout ) ) ) )

	.dataa(!\memin[18]~74_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[18]~75_combout ),
	.datae(!\Selector13~2_combout ),
	.dataf(!\regs~601_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[18]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[18]~76 .extended_lut = "off";
defparam \memin[18]~76 .lut_mask = 64'hFF55FF5FFF77FF7F;
defparam \memin[18]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \MAR[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[18]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[18]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[18] .is_wysiwyg = "true";
defparam \MAR[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N26
dffeas \MAR[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[17]~79_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[17]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[17] .is_wysiwyg = "true";
defparam \MAR[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N44
dffeas \MAR[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[19]~73_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[19]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[19] .is_wysiwyg = "true";
defparam \MAR[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N47
dffeas \MAR[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[16]~82_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[16]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[16] .is_wysiwyg = "true";
defparam \MAR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N42
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !MAR[16] & ( (!MAR[18] & (!MAR[17] & !MAR[19])) ) )

	.dataa(gnd),
	.datab(!MAR[18]),
	.datac(!MAR[17]),
	.datad(!MAR[19]),
	.datae(gnd),
	.dataf(!MAR[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~3_combout  & ( (\WideNor0~2_combout  & (\WideNor0~0_combout  & \WideNor0~1_combout )) ) )

	.dataa(!\WideNor0~2_combout ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\WideNor0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h0000000001010101;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( MAR[15] & ( MAR[16] & ( (MAR[14] & (MAR[18] & (MAR[17] & MAR[19]))) ) ) )

	.dataa(!MAR[14]),
	.datab(!MAR[18]),
	.datac(!MAR[17]),
	.datad(!MAR[19]),
	.datae(!MAR[15]),
	.dataf(!MAR[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000000000000001;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N0
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( MAR[20] & ( MAR[21] & ( (MAR[24] & (MAR[25] & (MAR[23] & MAR[22]))) ) ) )

	.dataa(!MAR[24]),
	.datab(!MAR[25]),
	.datac(!MAR[23]),
	.datad(!MAR[22]),
	.datae(!MAR[20]),
	.dataf(!MAR[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h0000000000000001;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N53
dffeas \MAR[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[26]~103_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[26]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[26] .is_wysiwyg = "true";
defparam \MAR[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N44
dffeas \MAR[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[27]~106_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[27]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[27] .is_wysiwyg = "true";
defparam \MAR[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \memin[29]~112_Duplicate_155 (
// Equation(s):
// \memin[29]~112_Duplicate_156  = ( \memin[29]~111_combout  & ( \Selector2~0_combout  & ( ((\regs~677_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( \Selector2~0_combout  ) ) # ( \memin[29]~111_combout  & 
// ( !\Selector2~0_combout  & ( (\regs~677_combout  & \memin[0]~0_combout ) ) ) ) # ( !\memin[29]~111_combout  & ( !\Selector2~0_combout  ) )

	.dataa(gnd),
	.datab(!\regs~677_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[29]~111_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[29]~112_Duplicate_156 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[29]~112_Duplicate_155 .extended_lut = "off";
defparam \memin[29]~112_Duplicate_155 .lut_mask = 64'hFFFF0033FFFF0F3F;
defparam \memin[29]~112_Duplicate_155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N59
dffeas \MAR[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[29]~112_Duplicate_156 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[29]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[29] .is_wysiwyg = "true";
defparam \MAR[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N54
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( MAR[29] & ( MAR[30] & ( (MAR[26] & (MAR[27] & (MAR[31] & MAR[28]))) ) ) )

	.dataa(!MAR[26]),
	.datab(!MAR[27]),
	.datac(!MAR[31]),
	.datad(!MAR[28]),
	.datae(!MAR[29]),
	.dataf(!MAR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h0000000000000001;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N38
dffeas \MAR[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[1] .is_wysiwyg = "true";
defparam \MAR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \memin[0]~21_Duplicate_142 (
// Equation(s):
// \memin[0]~21_Duplicate_143  = ( \memin[0]~19_combout  & ( \Selector31~12_combout  ) ) # ( !\memin[0]~19_combout  & ( \Selector31~12_combout  & ( (((\regs~531_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout )) # (\memin[0]~20_combout ) ) ) ) # ( 
// \memin[0]~19_combout  & ( !\Selector31~12_combout  ) ) # ( !\memin[0]~19_combout  & ( !\Selector31~12_combout  & ( ((\regs~531_combout  & \memin[0]~0_combout )) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\memin[0]~20_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~531_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[0]~19_combout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_143 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_142 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_142 .lut_mask = 64'h555FFFFF777FFFFF;
defparam \memin[0]~21_Duplicate_142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \MAR[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_143 ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[0] .is_wysiwyg = "true";
defparam \MAR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N48
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !MAR[0] & ( MAR[12] & ( (!MAR[1] & MAR[13]) ) ) )

	.dataa(!MAR[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!MAR[13]),
	.datae(!MAR[0]),
	.dataf(!MAR[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000000AA0000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( \dmem~40_combout  & ( \Equal2~0_combout  & ( (!MAR[2] & (\Equal2~1_combout  & (\Equal2~3_combout  & \Equal2~2_combout ))) ) ) )

	.dataa(!MAR[2]),
	.datab(!\Equal2~1_combout ),
	.datac(!\Equal2~3_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!\Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h0000000000000002;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N30
cyclonev_lcell_comb \iomem[0]~3 (
// Equation(s):
// \iomem[0]~3_combout  = ( \KEY[0]~input_o  & ( MAR[4] & ( \SW[0]~input_o  ) ) ) # ( !\KEY[0]~input_o  & ( MAR[4] & ( \SW[0]~input_o  ) ) ) # ( \KEY[0]~input_o  & ( !MAR[4] & ( ((\Equal2~4_combout  & (MAR[7] & !MAR[5]))) # (\SW[0]~input_o ) ) ) ) # ( 
// !\KEY[0]~input_o  & ( !MAR[4] & ( (\SW[0]~input_o  & ((!\Equal2~4_combout ) # ((!MAR[7]) # (MAR[5])))) ) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!MAR[7]),
	.datac(!MAR[5]),
	.datad(!\SW[0]~input_o ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!MAR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iomem[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[0]~3 .extended_lut = "off";
defparam \iomem[0]~3 .lut_mask = 64'h00EF10FF00FF00FF;
defparam \iomem[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N21
cyclonev_lcell_comb \iomem[0] (
// Equation(s):
// iomem[0] = ( \Equal2~5_combout  & ( iomem[0] & ( \iomem[0]~3_combout  ) ) ) # ( !\Equal2~5_combout  & ( iomem[0] ) ) # ( \Equal2~5_combout  & ( !iomem[0] & ( \iomem[0]~3_combout  ) ) )

	.dataa(!\iomem[0]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal2~5_combout ),
	.dataf(!iomem[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[0] .extended_lut = "off";
defparam \iomem[0] .lut_mask = 64'h00005555FFFF5555;
defparam \iomem[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N15
cyclonev_lcell_comb \dmem~80 (
// Equation(s):
// \dmem~80_combout  = ( !\memin[0]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~80 .extended_lut = "off";
defparam \dmem~80 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N17
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N15
cyclonev_lcell_comb \memin[2]~10_Duplicate_670 (
// Equation(s):
// \memin[2]~10_Duplicate_671  = ( \memin[0]~0_combout  & ( \memin[2]~9_combout  ) ) # ( !\memin[0]~0_combout  & ( \memin[2]~9_combout  ) ) # ( \memin[0]~0_combout  & ( !\memin[2]~9_combout  & ( ((\Selector75~0_combout  & \Selector29~3_combout )) # 
// (\regs~521_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\memin[2]~9_combout  & ( (\Selector75~0_combout  & \Selector29~3_combout ) ) ) )

	.dataa(!\regs~521_combout ),
	.datab(gnd),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector29~3_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_671 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_670 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_670 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[2]~10_Duplicate_670 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N42
cyclonev_lcell_comb \memin[7]~26_Duplicate_534 (
// Equation(s):
// \memin[7]~26_Duplicate_535  = ( \memin[0]~0_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\Selector75~0_combout )) # (\regs~536_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\regs~536_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\regs~536_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[7]~25_combout ),
	.datad(gnd),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_535 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_534 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_534 .lut_mask = 64'h0F0F5F5F3F3F7F7F;
defparam \memin[7]~26_Duplicate_534 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[0]~21_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_535 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_Duplicate_671 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N12
cyclonev_lcell_comb \memin[7]~26_Duplicate_503 (
// Equation(s):
// \memin[7]~26_Duplicate_504  = ( \Selector24~3_combout  & ( \memin[7]~25_combout  ) ) # ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) # ( \Selector24~3_combout  & ( !\memin[7]~25_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( !\memin[7]~25_combout  & ( (\memin[0]~0_combout  & \regs~536_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~536_combout ),
	.datae(!\Selector24~3_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_504 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_503 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_503 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[7]~26_Duplicate_503 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N30
cyclonev_lcell_comb \memin[9]~52_Duplicate_592 (
// Equation(s):
// \memin[9]~52_Duplicate_593  = ( \Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) # ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) # ( \Selector22~3_Duplicate_5  & ( !\memin[9]~51_combout  & ( ((\memin[0]~0_combout  & \regs~566_combout 
// )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\memin[9]~51_combout  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\memin[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_593 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_592 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_592 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[9]~52_Duplicate_592 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N6
cyclonev_lcell_comb \memin[10]~47_Duplicate_724 (
// Equation(s):
// \memin[10]~47_Duplicate_725  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[10]~45_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\Selector75~0_combout )) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[10]~45_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[10]~45_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_725 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_724 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_724 .lut_mask = 64'hAAFFAFFFBBFFBFFF;
defparam \memin[10]~47_Duplicate_724 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[0]~21_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_725 ,\memin[9]~52_Duplicate_593 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_504 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE11A26E3363463E8FA781DE94A8FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N6
cyclonev_lcell_comb \memin[0]~17 (
// Equation(s):
// \memin[0]~17_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (!\dmem~1_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (!\dmem~1_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~1_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~17 .extended_lut = "off";
defparam \memin[0]~17 .lut_mask = 64'h888D888DDD8DDD8D;
defparam \memin[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~2_combout  = ( !\memin[0]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[29]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N29
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N11
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N24
cyclonev_lcell_comb \memin[0]~18 (
// Equation(s):
// \memin[0]~18_combout  = ( dmem_rtl_0_bypass[30] & ( (!\dmem~39_combout  & (\memin[0]~17_combout )) # (\dmem~39_combout  & ((!dmem_rtl_0_bypass[29]))) ) ) # ( !dmem_rtl_0_bypass[30] & ( !dmem_rtl_0_bypass[29] ) )

	.dataa(gnd),
	.datab(!\memin[0]~17_combout ),
	.datac(!dmem_rtl_0_bypass[29]),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~18 .extended_lut = "off";
defparam \memin[0]~18 .lut_mask = 64'hF0F0F0F033F033F0;
defparam \memin[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \memin[0]~19 (
// Equation(s):
// \memin[0]~19_combout  = ( \memin[0]~18_combout  & ( (\Decoder9~0_combout  & ((iomem[0]) # (\WideNor0~combout ))) ) ) # ( !\memin[0]~18_combout  & ( (!\WideNor0~combout  & (iomem[0] & \Decoder9~0_combout )) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!iomem[0]),
	.datac(!\Decoder9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~19 .extended_lut = "off";
defparam \memin[0]~19 .lut_mask = 64'h0202020207070707;
defparam \memin[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N18
cyclonev_lcell_comb \memin[0]~21 (
// Equation(s):
// \memin[0]~21_combout  = ( \regs~531_combout  & ( \Selector31~12_combout  & ( (((\memin[0]~19_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout )) # (\memin[0]~20_combout ) ) ) ) # ( !\regs~531_combout  & ( \Selector31~12_combout  & ( 
// ((\memin[0]~19_combout ) # (\Selector75~0_combout )) # (\memin[0]~20_combout ) ) ) ) # ( \regs~531_combout  & ( !\Selector31~12_combout  & ( ((\memin[0]~19_combout ) # (\memin[0]~0_combout )) # (\memin[0]~20_combout ) ) ) ) # ( !\regs~531_combout  & ( 
// !\Selector31~12_combout  & ( (\memin[0]~19_combout ) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\memin[0]~20_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[0]~19_combout ),
	.datae(!\regs~531_combout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21 .extended_lut = "off";
defparam \memin[0]~21 .lut_mask = 64'h55FF5FFF77FF7FFF;
defparam \memin[0]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N19
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[0]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdPC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N21
cyclonev_lcell_comb \memin[0]~20 (
// Equation(s):
// \memin[0]~20_combout  = (!\DrPC~0_combout  & (IR[8] & (\DrOff~0_combout ))) # (\DrPC~0_combout  & (((IR[8] & \DrOff~0_combout )) # (PC[0])))

	.dataa(!\DrPC~0_combout ),
	.datab(!IR[8]),
	.datac(!\DrOff~0_combout ),
	.datad(!PC[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~20 .extended_lut = "off";
defparam \memin[0]~20 .lut_mask = 64'h0357035703570357;
defparam \memin[0]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N3
cyclonev_lcell_comb \memin[0]~21_Duplicate (
// Equation(s):
// \memin[0]~21_Duplicate_131  = ( \Selector31~12_combout  & ( \memin[0]~19_combout  ) ) # ( !\Selector31~12_combout  & ( \memin[0]~19_combout  ) ) # ( \Selector31~12_combout  & ( !\memin[0]~19_combout  & ( (((\memin[0]~0_combout  & \regs~531_combout )) # 
// (\Selector75~0_combout )) # (\memin[0]~20_combout ) ) ) ) # ( !\Selector31~12_combout  & ( !\memin[0]~19_combout  & ( ((\memin[0]~0_combout  & \regs~531_combout )) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[0]~20_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\regs~531_combout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\memin[0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_131 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate .extended_lut = "off";
defparam \memin[0]~21_Duplicate .lut_mask = 64'h33773F7FFFFFFFFF;
defparam \memin[0]~21_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \B[0]~_Duplicate_21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_131 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[0]~_Duplicate_22 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[0]~_Duplicate_21 .is_wysiwyg = "true";
defparam \B[0]~_Duplicate_21 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N35
dffeas \A[1]~_Duplicate_22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[1]~_Duplicate_23 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[1]~_Duplicate_22 .is_wysiwyg = "true";
defparam \A[1]~_Duplicate_22 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N49
dffeas \A[0]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[0]~21_Duplicate_133 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[0]~_Duplicate_21 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[0]~_Duplicate .is_wysiwyg = "true";
defparam \A[0]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y16_N24
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \A[0]~_Duplicate_21  & ( (!\B[1]~_Duplicate_24  & ((\A[1]~_Duplicate_23 ) # (\B[0]~_Duplicate_22 ))) ) ) # ( !\A[0]~_Duplicate_21  & ( (!\B[0]~_Duplicate_22  & (\A[1]~_Duplicate_23  & !\B[1]~_Duplicate_24 )) ) )

	.dataa(gnd),
	.datab(!\B[0]~_Duplicate_22 ),
	.datac(!\A[1]~_Duplicate_23 ),
	.datad(!\B[1]~_Duplicate_24 ),
	.datae(gnd),
	.dataf(!\A[0]~_Duplicate_21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h0C000C003F003F00;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N3
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( !\ShiftRight0~6_Duplicate_89  & ( (\ShiftLeft0~0_combout  & (\ShiftLeft0~5_combout  & !B[4])) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\ShiftLeft0~5_combout ),
	.datac(gnd),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_Duplicate_89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h1100110000000000;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N48
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( A[4] & ( A[3] & ( ((!\B[0]~DUPLICATE_q  & (A[1])) # (\B[0]~DUPLICATE_q  & ((A[2])))) # (B[1]) ) ) ) # ( !A[4] & ( A[3] & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (A[1])) # (\B[0]~DUPLICATE_q  & ((A[2]))))) # (B[1] & 
// (((!\B[0]~DUPLICATE_q )))) ) ) ) # ( A[4] & ( !A[3] & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (A[1])) # (\B[0]~DUPLICATE_q  & ((A[2]))))) # (B[1] & (((\B[0]~DUPLICATE_q )))) ) ) ) # ( !A[4] & ( !A[3] & ( (!B[1] & ((!\B[0]~DUPLICATE_q  & (A[1])) # 
// (\B[0]~DUPLICATE_q  & ((A[2]))))) ) ) )

	.dataa(!B[1]),
	.datab(!A[1]),
	.datac(!A[2]),
	.datad(!\B[0]~DUPLICATE_q ),
	.datae(!A[4]),
	.dataf(!A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N36
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \B[2]~DUPLICATE_q  & ( \ShiftRight0~35_combout  & ( (!B[3] & (\ShiftRight0~34_combout )) # (B[3] & ((\ShiftRight0~36_combout ))) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( \ShiftRight0~35_combout  & ( (B[3]) # (\ShiftRight0~33_combout 
// ) ) ) ) # ( \B[2]~DUPLICATE_q  & ( !\ShiftRight0~35_combout  & ( (!B[3] & (\ShiftRight0~34_combout )) # (B[3] & ((\ShiftRight0~36_combout ))) ) ) ) # ( !\B[2]~DUPLICATE_q  & ( !\ShiftRight0~35_combout  & ( (\ShiftRight0~33_combout  & !B[3]) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!B[3]),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!\B[2]~DUPLICATE_q ),
	.dataf(!\ShiftRight0~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h44440C3F77770C3F;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N48
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \ShiftRight0~32_combout  & ( (!\ShiftRight0~6_Duplicate_89  & (((\ShiftRight0~37_combout )) # (B[4]))) # (\ShiftRight0~6_Duplicate_89  & (((\A[31]~DUPLICATE_q )))) ) ) # ( !\ShiftRight0~32_combout  & ( 
// (!\ShiftRight0~6_Duplicate_89  & (!B[4] & (\ShiftRight0~37_combout ))) # (\ShiftRight0~6_Duplicate_89  & (((\A[31]~DUPLICATE_q )))) ) )

	.dataa(!B[4]),
	.datab(!\ShiftRight0~6_Duplicate_89 ),
	.datac(!\ShiftRight0~37_combout ),
	.datad(!\A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N54
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \Add1~9_sumout  & ( \ShiftRight0~38_combout  & ( (!ALUfunc[0]) # ((!ALUfunc[3] & (\ALUout~2_combout )) # (ALUfunc[3] & ((\ShiftLeft0~6_combout )))) ) ) ) # ( !\Add1~9_sumout  & ( \ShiftRight0~38_combout  & ( (!ALUfunc[3] & 
// (\ALUout~2_combout  & ((ALUfunc[0])))) # (ALUfunc[3] & (((!ALUfunc[0]) # (\ShiftLeft0~6_combout )))) ) ) ) # ( \Add1~9_sumout  & ( !\ShiftRight0~38_combout  & ( (!ALUfunc[3] & (((!ALUfunc[0])) # (\ALUout~2_combout ))) # (ALUfunc[3] & 
// (((\ShiftLeft0~6_combout  & ALUfunc[0])))) ) ) ) # ( !\Add1~9_sumout  & ( !\ShiftRight0~38_combout  & ( (ALUfunc[0] & ((!ALUfunc[3] & (\ALUout~2_combout )) # (ALUfunc[3] & ((\ShiftLeft0~6_combout ))))) ) ) )

	.dataa(!\ALUout~2_combout ),
	.datab(!ALUfunc[3]),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!ALUfunc[0]),
	.datae(!\Add1~9_sumout ),
	.dataf(!\ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'h0047CC473347FF47;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N15
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( B[1] & ( (ALUfunc[0] & A[1]) ) ) # ( !B[1] & ( !A[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ALUfunc[0]),
	.datad(!A[1]),
	.datae(gnd),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'hFF00FF00000F000F;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N9
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Add2~9_sumout  & ( (!ALUfunc[0]) # (!\ALUout~2_combout ) ) ) # ( !\Add2~9_sumout  & ( (ALUfunc[0] & !\ALUout~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ALUfunc[0]),
	.datad(!\ALUout~2_combout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y16_N24
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( ALUfunc[3] & ( \Selector30~1_combout  & ( (!ALUfunc[1] & ((!ALUfunc[2]) # ((\Selector30~2_combout )))) # (ALUfunc[1] & (!ALUfunc[2] & ((\Selector30~0_combout )))) ) ) ) # ( !ALUfunc[3] & ( \Selector30~1_combout  & ( (ALUfunc[2] 
// & ((!ALUfunc[1] & (\Selector30~2_combout )) # (ALUfunc[1] & ((!\Selector30~0_combout ))))) ) ) ) # ( ALUfunc[3] & ( !\Selector30~1_combout  & ( (!ALUfunc[1] & (ALUfunc[2] & (\Selector30~2_combout ))) # (ALUfunc[1] & (!ALUfunc[2] & ((\Selector30~0_combout 
// )))) ) ) ) # ( !ALUfunc[3] & ( !\Selector30~1_combout  & ( (ALUfunc[2] & ((!ALUfunc[1] & (\Selector30~2_combout )) # (ALUfunc[1] & ((!\Selector30~0_combout ))))) ) ) )

	.dataa(!ALUfunc[1]),
	.datab(!ALUfunc[2]),
	.datac(!\Selector30~2_combout ),
	.datad(!\Selector30~0_combout ),
	.datae(!ALUfunc[3]),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'h1302024613028ACE;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \iomem[1]~2 (
// Equation(s):
// \iomem[1]~2_combout  = ( \SW[1]~input_o  & ( MAR[5] ) ) # ( \SW[1]~input_o  & ( !MAR[5] & ( (!\Equal2~4_combout ) # (((!MAR[7]) # (\KEY[1]~input_o )) # (MAR[4])) ) ) ) # ( !\SW[1]~input_o  & ( !MAR[5] & ( (\Equal2~4_combout  & (!MAR[4] & (MAR[7] & 
// \KEY[1]~input_o ))) ) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!MAR[4]),
	.datac(!MAR[7]),
	.datad(!\KEY[1]~input_o ),
	.datae(!\SW[1]~input_o ),
	.dataf(!MAR[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iomem[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[1]~2 .extended_lut = "off";
defparam \iomem[1]~2 .lut_mask = 64'h0004FBFF0000FFFF;
defparam \iomem[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \iomem[1] (
// Equation(s):
// iomem[1] = ( iomem[1] & ( (!\Equal2~5_combout ) # (\iomem[1]~2_combout ) ) ) # ( !iomem[1] & ( (\iomem[1]~2_combout  & \Equal2~5_combout ) ) )

	.dataa(gnd),
	.datab(!\iomem[1]~2_combout ),
	.datac(gnd),
	.datad(!\Equal2~5_combout ),
	.datae(gnd),
	.dataf(!iomem[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[1] .extended_lut = "off";
defparam \iomem[1] .lut_mask = 64'h00330033FF33FF33;
defparam \iomem[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N28
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdPC~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( PC[7] & ( PC[4] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & ((!PC[2]) # (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( PC[4] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & ((!PC[2]) # (\PC[5]~DUPLICATE_q ))) # 
// (\PC[3]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (PC[2]))))) # (\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ ((!PC[2])))) ) ) ) # ( PC[7] & ( !PC[4] & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # ((!\PC[3]~DUPLICATE_q  & !PC[2])))) ) ) ) # ( 
// !PC[7] & ( !PC[4] & ( (!\PC[6]~DUPLICATE_q  & (((!\PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )) # (PC[2]))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'hF75BF080D6B6D000;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N18
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[3]~DUPLICATE_q ) # ((\PC[4]~DUPLICATE_q  & PC[2])))) # (PC[7] & (((!\PC[4]~DUPLICATE_q  & PC[2])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( 
// (!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (PC[2]))) # (\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & ((!PC[7])))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & ((PC[7]) # (PC[2])))) # 
// (\PC[4]~DUPLICATE_q  & (!PC[2] & ((!\PC[3]~DUPLICATE_q ) # (PC[7])))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!PC[2] & PC[7]))) # (\PC[4]~DUPLICATE_q  & (!PC[2] $ (((!PC[7]) # 
// (\PC[3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!PC[7]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h036128B81908AB0C;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( \imem~79_combout  & ( \imem~80_combout  & ( (\imem~1_combout  & PC[9]) ) ) ) # ( \imem~79_combout  & ( !\imem~80_combout  & ( \imem~1_combout  ) ) ) # ( !\imem~79_combout  & ( !\imem~80_combout  & ( (\imem~1_combout  & !PC[9]) ) ) )

	.dataa(gnd),
	.datab(!\imem~1_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!\imem~79_combout ),
	.dataf(!\imem~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h3030333300000303;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N14
dffeas \IR[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~81_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[9] .is_wysiwyg = "true";
defparam \IR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N30
cyclonev_lcell_comb \memin[1]~14 (
// Equation(s):
// \memin[1]~14_combout  = ( \DrOff~0_combout  & ( (!IR[9]) # ((PC[1] & \DrPC~0_combout )) ) ) # ( !\DrOff~0_combout  & ( (PC[1] & \DrPC~0_combout ) ) )

	.dataa(!PC[1]),
	.datab(gnd),
	.datac(!\DrPC~0_combout ),
	.datad(!IR[9]),
	.datae(gnd),
	.dataf(!\DrOff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~14 .extended_lut = "off";
defparam \memin[1]~14 .lut_mask = 64'h05050505FF05FF05;
defparam \memin[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N38
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N32
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N6
cyclonev_lcell_comb \memin[7]~26_Duplicate_483 (
// Equation(s):
// \memin[7]~26_Duplicate_484  = ( \memin[7]~25_combout  ) # ( !\memin[7]~25_combout  & ( (!\Selector75~0_combout  & (\memin[0]~0_combout  & (\regs~536_combout ))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\Selector24~3_combout ))) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~536_combout ),
	.datad(!\Selector24~3_combout ),
	.datae(gnd),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_484 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_483 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_483 .lut_mask = 64'h03570357FFFFFFFF;
defparam \memin[7]~26_Duplicate_483 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N21
cyclonev_lcell_comb \memin[9]~52_Duplicate_454 (
// Equation(s):
// \memin[9]~52_Duplicate_455  = ( \Selector75~0_combout  & ( (((\memin[0]~0_combout  & \regs~566_combout )) # (\memin[9]~51_combout )) # (\Selector22~3_Duplicate_5 ) ) ) # ( !\Selector75~0_combout  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # 
// (\memin[9]~51_combout ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector22~3_Duplicate_5 ),
	.datac(!\memin[9]~51_combout ),
	.datad(!\regs~566_combout ),
	.datae(gnd),
	.dataf(!\Selector75~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_455 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_454 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_454 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \memin[9]~52_Duplicate_454 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N51
cyclonev_lcell_comb \memin[10]~47_Duplicate_588 (
// Equation(s):
// \memin[10]~47_Duplicate_589  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( (((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\memin[10]~46_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_589 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_588 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_588 .lut_mask = 64'hFF0FFF3FFF5FFF7F;
defparam \memin[10]~47_Duplicate_588 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[1]~16_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_589 ,\memin[9]~52_Duplicate_455 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_484 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X28_Y23_N8
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N48
cyclonev_lcell_comb \memin[7]~26_Duplicate_304 (
// Equation(s):
// \memin[7]~26_Duplicate_305  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[0]~0_combout ) # (\Selector75~0_combout )) # (\memin[7]~25_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\Selector75~0_combout ) # 
// (\memin[7]~25_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[0]~0_combout ) # (\memin[7]~25_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(!\memin[7]~25_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_305 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_304 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_304 .lut_mask = 64'h55555F5F77777F7F;
defparam \memin[7]~26_Duplicate_304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N21
cyclonev_lcell_comb \memin[9]~52_Duplicate_334 (
// Equation(s):
// \memin[9]~52_Duplicate_335  = ( \Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) # ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) # ( \Selector22~3_Duplicate_5  & ( !\memin[9]~51_combout  & ( ((\memin[0]~0_combout  & \regs~566_combout 
// )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\memin[9]~51_combout  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(gnd),
	.datad(!\regs~566_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\memin[9]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_335 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_334 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_334 .lut_mask = 64'h00553377FFFFFFFF;
defparam \memin[9]~52_Duplicate_334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_443 (
// Equation(s):
// \memin[10]~47_Duplicate_444  = ( \Selector75~0_combout  & ( \regs~561_combout  & ( (((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\memin[10]~45_combout )) # (\Selector21~3_combout ) ) ) ) # ( !\Selector75~0_combout  & ( \regs~561_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\memin[10]~45_combout ) ) ) ) # ( \Selector75~0_combout  & ( !\regs~561_combout  & ( ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector21~3_combout ) ) ) ) # ( !\Selector75~0_combout 
//  & ( !\regs~561_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector21~3_combout ),
	.datab(!\memin[10]~45_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[10]~46_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\regs~561_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_444 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_443 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_443 .lut_mask = 64'hFF33FF77FF3FFF7F;
defparam \memin[10]~47_Duplicate_443 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N12
cyclonev_lcell_comb \memin[14]~64_Duplicate_619 (
// Equation(s):
// \memin[14]~64_Duplicate_620  = ( \regs~581_combout  & ( \memin[14]~62_combout  ) ) # ( !\regs~581_combout  & ( \memin[14]~62_combout  ) ) # ( \regs~581_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & 
// \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~581_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\regs~581_combout ),
	.dataf(!\memin[14]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_620 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_619 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_619 .lut_mask = 64'hAABBAFBFFFFFFFFF;
defparam \memin[14]~64_Duplicate_619 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[1]~16_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_620 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_444 ,\memin[9]~52_Duplicate_335 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_305 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006DBD9DED9DBBD5705601AD18120000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N6
cyclonev_lcell_comb \memin[1]~11 (
// Equation(s):
// \memin[1]~11_combout  = ( \dmem~2_q  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( \dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~2_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~11 .extended_lut = "off";
defparam \memin[1]~11 .lut_mask = 64'h0003FF0300CFFFCF;
defparam \memin[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N30
cyclonev_lcell_comb \memin[1]~12 (
// Equation(s):
// \memin[1]~12_combout  = ( \memin[1]~11_combout  & ( ((!\dmem~39_combout  & dmem_rtl_0_bypass[32])) # (dmem_rtl_0_bypass[31]) ) ) # ( !\memin[1]~11_combout  & ( (dmem_rtl_0_bypass[31] & ((!dmem_rtl_0_bypass[32]) # (\dmem~39_combout ))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[32]),
	.datad(!dmem_rtl_0_bypass[31]),
	.datae(gnd),
	.dataf(!\memin[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~12 .extended_lut = "off";
defparam \memin[1]~12 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \memin[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \memin[1]~15 (
// Equation(s):
// \memin[1]~15_combout  = ( !\memin[1]~14_combout  & ( \memin[1]~12_combout  & ( (!\memin[10]~13_combout  & ((!iomem[1]) # (!\Decoder9~0_combout ))) ) ) ) # ( !\memin[1]~14_combout  & ( !\memin[1]~12_combout  & ( (!iomem[1]) # ((!\Decoder9~0_combout ) # 
// (\memin[10]~13_combout )) ) ) )

	.dataa(!iomem[1]),
	.datab(!\Decoder9~0_combout ),
	.datac(!\memin[10]~13_combout ),
	.datad(gnd),
	.datae(!\memin[1]~14_combout ),
	.dataf(!\memin[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~15 .extended_lut = "off";
defparam \memin[1]~15 .lut_mask = 64'hEFEF0000E0E00000;
defparam \memin[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N35
dffeas \regs~257 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~257 .is_wysiwyg = "true";
defparam \regs~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \regs~129 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~129 .is_wysiwyg = "true";
defparam \regs~129 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \regs~1feeder (
// Equation(s):
// \regs~1feeder_combout  = ( \memin[1]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~1feeder .extended_lut = "off";
defparam \regs~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N55
dffeas \regs~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1 .is_wysiwyg = "true";
defparam \regs~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N22
dffeas \regs~385 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~385 .is_wysiwyg = "true";
defparam \regs~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N45
cyclonev_lcell_comb \regs~522 (
// Equation(s):
// \regs~522_combout  = ( \regs~385_q  & ( \Selector79~1_combout  & ( (\regs~129_q ) # (\Selector78~1_combout ) ) ) ) # ( !\regs~385_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout  & \regs~129_q ) ) ) ) # ( \regs~385_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~1_q ))) # (\Selector78~1_combout  & (\regs~257_q )) ) ) ) # ( !\regs~385_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~1_q ))) # (\Selector78~1_combout  & (\regs~257_q )) ) ) )

	.dataa(!\regs~257_q ),
	.datab(!\Selector78~1_combout ),
	.datac(!\regs~129_q ),
	.datad(!\regs~1_q ),
	.datae(!\regs~385_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~522 .extended_lut = "off";
defparam \regs~522 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \regs~522 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N2
dffeas \regs~225 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~225 .is_wysiwyg = "true";
defparam \regs~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N52
dffeas \regs~353 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~353 .is_wysiwyg = "true";
defparam \regs~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N34
dffeas \regs~97 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~97 .is_wysiwyg = "true";
defparam \regs~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N56
dffeas \regs~481 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~481 .is_wysiwyg = "true";
defparam \regs~481 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N54
cyclonev_lcell_comb \regs~525 (
// Equation(s):
// \regs~525_combout  = ( \regs~481_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout ) # (\regs~225_q ) ) ) ) # ( !\regs~481_q  & ( \Selector79~1_combout  & ( (\regs~225_q  & !\Selector78~1_combout ) ) ) ) # ( \regs~481_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~97_q ))) # (\Selector78~1_combout  & (\regs~353_q )) ) ) ) # ( !\regs~481_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~97_q ))) # (\Selector78~1_combout  & (\regs~353_q )) ) ) )

	.dataa(!\regs~225_q ),
	.datab(!\regs~353_q ),
	.datac(!\regs~97_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~481_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~525 .extended_lut = "off";
defparam \regs~525 .lut_mask = 64'h0F330F33550055FF;
defparam \regs~525 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N37
dffeas \regs~161 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~161 .is_wysiwyg = "true";
defparam \regs~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N4
dffeas \regs~33 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33 .is_wysiwyg = "true";
defparam \regs~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas \regs~417 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~417 .is_wysiwyg = "true";
defparam \regs~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N56
dffeas \regs~289 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~289 .is_wysiwyg = "true";
defparam \regs~289 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \regs~523 (
// Equation(s):
// \regs~523_combout  = ( \Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~417_q  ) ) ) # ( !\Selector79~1_combout  & ( \Selector78~1_combout  & ( \regs~289_q  ) ) ) # ( \Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~161_q  ) ) ) # ( 
// !\Selector79~1_combout  & ( !\Selector78~1_combout  & ( \regs~33_q  ) ) )

	.dataa(!\regs~161_q ),
	.datab(!\regs~33_q ),
	.datac(!\regs~417_q ),
	.datad(!\regs~289_q ),
	.datae(!\Selector79~1_combout ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~523 .extended_lut = "off";
defparam \regs~523 .lut_mask = 64'h3333555500FF0F0F;
defparam \regs~523 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \regs~193 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~193 .is_wysiwyg = "true";
defparam \regs~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N34
dffeas \regs~65 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65 .is_wysiwyg = "true";
defparam \regs~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \regs~321 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~321 .is_wysiwyg = "true";
defparam \regs~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N35
dffeas \regs~449 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~449 .is_wysiwyg = "true";
defparam \regs~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N33
cyclonev_lcell_comb \regs~524 (
// Equation(s):
// \regs~524_combout  = ( \regs~449_q  & ( \Selector78~1_combout  & ( (\Selector79~1_combout ) # (\regs~321_q ) ) ) ) # ( !\regs~449_q  & ( \Selector78~1_combout  & ( (\regs~321_q  & !\Selector79~1_combout ) ) ) ) # ( \regs~449_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & ((\regs~65_q ))) # (\Selector79~1_combout  & (\regs~193_q )) ) ) ) # ( !\regs~449_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & ((\regs~65_q ))) # (\Selector79~1_combout  & (\regs~193_q )) ) ) )

	.dataa(!\regs~193_q ),
	.datab(!\regs~65_q ),
	.datac(!\regs~321_q ),
	.datad(!\Selector79~1_combout ),
	.datae(!\regs~449_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~524 .extended_lut = "off";
defparam \regs~524 .lut_mask = 64'h335533550F000FFF;
defparam \regs~524 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N24
cyclonev_lcell_comb \regs~526 (
// Equation(s):
// \regs~526_combout  = ( \regs~523_combout  & ( \regs~524_combout  & ( (!\Selector81~1_combout  & (((\Selector80~1_combout )) # (\regs~522_combout ))) # (\Selector81~1_combout  & (((!\Selector80~1_combout ) # (\regs~525_combout )))) ) ) ) # ( 
// !\regs~523_combout  & ( \regs~524_combout  & ( (!\Selector81~1_combout  & (((\Selector80~1_combout )) # (\regs~522_combout ))) # (\Selector81~1_combout  & (((\regs~525_combout  & \Selector80~1_combout )))) ) ) ) # ( \regs~523_combout  & ( 
// !\regs~524_combout  & ( (!\Selector81~1_combout  & (\regs~522_combout  & ((!\Selector80~1_combout )))) # (\Selector81~1_combout  & (((!\Selector80~1_combout ) # (\regs~525_combout )))) ) ) ) # ( !\regs~523_combout  & ( !\regs~524_combout  & ( 
// (!\Selector81~1_combout  & (\regs~522_combout  & ((!\Selector80~1_combout )))) # (\Selector81~1_combout  & (((\regs~525_combout  & \Selector80~1_combout )))) ) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\regs~522_combout ),
	.datac(!\regs~525_combout ),
	.datad(!\Selector80~1_combout ),
	.datae(!\regs~523_combout ),
	.dataf(!\regs~524_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~526 .extended_lut = "off";
defparam \regs~526 .lut_mask = 64'h2205770522AF77AF;
defparam \regs~526 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N36
cyclonev_lcell_comb \memin[1]~16 (
// Equation(s):
// \memin[1]~16_combout  = ( \regs~526_combout  & ( ((!\memin[1]~15_combout ) # ((\Selector75~0_combout  & \Selector30~3_combout ))) # (\memin[0]~0_combout ) ) ) # ( !\regs~526_combout  & ( (!\memin[1]~15_combout ) # ((\Selector75~0_combout  & 
// \Selector30~3_combout )) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector30~3_combout ),
	.datad(!\memin[1]~15_combout ),
	.datae(gnd),
	.dataf(!\regs~526_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[1]~16 .extended_lut = "off";
defparam \memin[1]~16 .lut_mask = 64'hFF05FF05FF37FF37;
defparam \memin[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y19_N50
dffeas \B[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \B[1] .is_wysiwyg = "true";
defparam \B[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N39
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Add2~1_sumout  & ( (!ALUfunc[0]) # (!\ALUout~0_combout ) ) ) # ( !\Add2~1_sumout  & ( (ALUfunc[0] & !\ALUout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ALUfunc[0]),
	.datad(!\ALUout~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N33
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (!B[3] & ((!A[3]))) # (B[3] & (ALUfunc[0] & A[3]))

	.dataa(!B[3]),
	.datab(gnd),
	.datac(!ALUfunc[0]),
	.datad(!A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'hAA05AA05AA05AA05;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N36
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( !\ShiftRight0~6_combout  & ( (\ShiftLeft0~1_combout  & (!B[4] & \ShiftLeft0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\ShiftLeft0~1_combout ),
	.datac(!B[4]),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h0030003000000000;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N40
dffeas \A[6]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[6]~_Duplicate_4 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[6]~_Duplicate .is_wysiwyg = "true";
defparam \A[6]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N56
dffeas \B[1]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[1]~_Duplicate_10 ),
	.prn(vcc));
// synopsys translate_off
defparam \B[1]~_Duplicate .is_wysiwyg = "true";
defparam \B[1]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N12
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( A[3] & ( \B[1]~_Duplicate_10  & ( (!\B[0]~DUPLICATE_q  & (\A[5]~_Duplicate_8 )) # (\B[0]~DUPLICATE_q  & ((\A[6]~_Duplicate_4 ))) ) ) ) # ( !A[3] & ( \B[1]~_Duplicate_10  & ( (!\B[0]~DUPLICATE_q  & (\A[5]~_Duplicate_8 )) # 
// (\B[0]~DUPLICATE_q  & ((\A[6]~_Duplicate_4 ))) ) ) ) # ( A[3] & ( !\B[1]~_Duplicate_10  & ( (!\B[0]~DUPLICATE_q ) # (\A[4]~_Duplicate_7 ) ) ) ) # ( !A[3] & ( !\B[1]~_Duplicate_10  & ( (\A[4]~_Duplicate_7  & \B[0]~DUPLICATE_q ) ) ) )

	.dataa(!\A[4]~_Duplicate_7 ),
	.datab(!\B[0]~DUPLICATE_q ),
	.datac(!\A[5]~_Duplicate_8 ),
	.datad(!\A[6]~_Duplicate_4 ),
	.datae(!A[3]),
	.dataf(!\B[1]~_Duplicate_10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \A[7]~_Duplicate_27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Selector76~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A[7]~_Duplicate_28 ),
	.prn(vcc));
// synopsys translate_off
defparam \A[7]~_Duplicate_27 .is_wysiwyg = "true";
defparam \A[7]~_Duplicate_27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N36
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( \B[0]~_Duplicate_18DUPLICATE_q  & ( B[1] & ( A[10] ) ) ) # ( !\B[0]~_Duplicate_18DUPLICATE_q  & ( B[1] & ( A[9] ) ) ) # ( \B[0]~_Duplicate_18DUPLICATE_q  & ( !B[1] & ( A[8] ) ) ) # ( !\B[0]~_Duplicate_18DUPLICATE_q  & ( !B[1] 
// & ( \A[7]~_Duplicate_28  ) ) )

	.dataa(!A[10]),
	.datab(!\A[7]~_Duplicate_28 ),
	.datac(!A[9]),
	.datad(!A[8]),
	.datae(!\B[0]~_Duplicate_18DUPLICATE_q ),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h333300FF0F0F5555;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N33
cyclonev_lcell_comb \ShiftRight0~14_Duplicate (
// Equation(s):
// \ShiftRight0~14_Duplicate_82  = ( B[0] & ( B[1] & ( A[18] ) ) ) # ( !B[0] & ( B[1] & ( A[17] ) ) ) # ( B[0] & ( !B[1] & ( A[16] ) ) ) # ( !B[0] & ( !B[1] & ( \A[15]~_Duplicate_25  ) ) )

	.dataa(!A[17]),
	.datab(!A[18]),
	.datac(!A[16]),
	.datad(!\A[15]~_Duplicate_25 ),
	.datae(!B[0]),
	.dataf(!B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_Duplicate_82 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14_Duplicate .extended_lut = "off";
defparam \ShiftRight0~14_Duplicate .lut_mask = 64'h00FF0F0F55553333;
defparam \ShiftRight0~14_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N48
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \ShiftRight0~13_combout  & ( \ShiftRight0~14_Duplicate_82  & ( ((!\B[2]~DUPLICATE_q  & (\ShiftRight0~11_combout )) # (\B[2]~DUPLICATE_q  & ((\ShiftRight0~12_combout )))) # (B[3]) ) ) ) # ( !\ShiftRight0~13_combout  & ( 
// \ShiftRight0~14_Duplicate_82  & ( (!\B[2]~DUPLICATE_q  & (\ShiftRight0~11_combout  & (!B[3]))) # (\B[2]~DUPLICATE_q  & (((\ShiftRight0~12_combout ) # (B[3])))) ) ) ) # ( \ShiftRight0~13_combout  & ( !\ShiftRight0~14_Duplicate_82  & ( (!\B[2]~DUPLICATE_q  
// & (((B[3])) # (\ShiftRight0~11_combout ))) # (\B[2]~DUPLICATE_q  & (((!B[3] & \ShiftRight0~12_combout )))) ) ) ) # ( !\ShiftRight0~13_combout  & ( !\ShiftRight0~14_Duplicate_82  & ( (!B[3] & ((!\B[2]~DUPLICATE_q  & (\ShiftRight0~11_combout )) # 
// (\B[2]~DUPLICATE_q  & ((\ShiftRight0~12_combout ))))) ) ) )

	.dataa(!\B[2]~DUPLICATE_q ),
	.datab(!\ShiftRight0~11_combout ),
	.datac(!B[3]),
	.datad(!\ShiftRight0~12_combout ),
	.datae(!\ShiftRight0~13_combout ),
	.dataf(!\ShiftRight0~14_Duplicate_82 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h20702A7A25752F7F;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N42
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \ShiftRight0~6_combout  & ( A[31] ) ) # ( !\ShiftRight0~6_combout  & ( (!B[4] & ((\ShiftRight0~15_combout ))) # (B[4] & (\ShiftRight0~10_combout )) ) )

	.dataa(!B[4]),
	.datab(!A[31]),
	.datac(!\ShiftRight0~10_combout ),
	.datad(!\ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h05AF05AF33333333;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N30
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \ShiftLeft0~2_combout  & ( \ShiftRight0~16_combout  & ( ((!ALUfunc[0] & (\Add1~1_sumout )) # (ALUfunc[0] & ((\ALUout~0_combout )))) # (ALUfunc[3]) ) ) ) # ( !\ShiftLeft0~2_combout  & ( \ShiftRight0~16_combout  & ( (!ALUfunc[0] & 
// (((ALUfunc[3])) # (\Add1~1_sumout ))) # (ALUfunc[0] & (((!ALUfunc[3] & \ALUout~0_combout )))) ) ) ) # ( \ShiftLeft0~2_combout  & ( !\ShiftRight0~16_combout  & ( (!ALUfunc[0] & (\Add1~1_sumout  & (!ALUfunc[3]))) # (ALUfunc[0] & (((\ALUout~0_combout ) # 
// (ALUfunc[3])))) ) ) ) # ( !\ShiftLeft0~2_combout  & ( !\ShiftRight0~16_combout  & ( (!ALUfunc[3] & ((!ALUfunc[0] & (\Add1~1_sumout )) # (ALUfunc[0] & ((\ALUout~0_combout ))))) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!\Add1~1_sumout ),
	.datac(!ALUfunc[3]),
	.datad(!\ALUout~0_combout ),
	.datae(!\ShiftLeft0~2_combout ),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h207025752A7A2F7F;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N54
cyclonev_lcell_comb \Selector28~3 (
// Equation(s):
// \Selector28~3_combout  = ( \Selector28~0_combout  & ( \Selector28~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((\Selector28~1_combout ) # (ALUfunc[1])))) # (ALUfunc[2] & (!ALUfunc[1])) ) ) ) # ( !\Selector28~0_combout  & ( \Selector28~2_combout  & ( 
// (!ALUfunc[3] & (ALUfunc[2])) # (ALUfunc[3] & (!ALUfunc[1] & ((\Selector28~1_combout ) # (ALUfunc[2])))) ) ) ) # ( \Selector28~0_combout  & ( !\Selector28~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((\Selector28~1_combout ) # (ALUfunc[1])))) ) ) ) # ( 
// !\Selector28~0_combout  & ( !\Selector28~2_combout  & ( (!ALUfunc[2] & (!ALUfunc[1] & (ALUfunc[3] & \Selector28~1_combout ))) # (ALUfunc[2] & (ALUfunc[1] & (!ALUfunc[3]))) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[3]),
	.datad(!\Selector28~1_combout ),
	.datae(!\Selector28~0_combout ),
	.dataf(!\Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~3 .extended_lut = "off";
defparam \Selector28~3 .lut_mask = 64'h1018020A545C464E;
defparam \Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \iomem[3]~0 (
// Equation(s):
// \iomem[3]~0_combout  = ( MAR[5] & ( MAR[4] & ( \SW[3]~input_o  ) ) ) # ( !MAR[5] & ( MAR[4] & ( \SW[3]~input_o  ) ) ) # ( MAR[5] & ( !MAR[4] & ( \SW[3]~input_o  ) ) ) # ( !MAR[5] & ( !MAR[4] & ( (!MAR[7] & (((\SW[3]~input_o )))) # (MAR[7] & 
// ((!\Equal2~4_combout  & (\SW[3]~input_o )) # (\Equal2~4_combout  & ((\KEY[3]~input_o ))))) ) ) )

	.dataa(!MAR[7]),
	.datab(!\Equal2~4_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\KEY[3]~input_o ),
	.datae(!MAR[5]),
	.dataf(!MAR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iomem[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[3]~0 .extended_lut = "off";
defparam \iomem[3]~0 .lut_mask = 64'h0E1F0F0F0F0F0F0F;
defparam \iomem[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N45
cyclonev_lcell_comb \iomem[3] (
// Equation(s):
// iomem[3] = ( \Equal2~5_combout  & ( \iomem[3]~0_combout  ) ) # ( !\Equal2~5_combout  & ( iomem[3] ) )

	.dataa(!\iomem[3]~0_combout ),
	.datab(gnd),
	.datac(!iomem[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[3] .extended_lut = "off";
defparam \iomem[3] .lut_mask = 64'h0F0F0F0F55555555;
defparam \iomem[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N24
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!PC[2] & (\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[7]))) # (PC[2] & (!PC[7] & (!\PC[4]~DUPLICATE_q  $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( 
// \PC[3]~DUPLICATE_q  & ( (!PC[2] & (!\PC[4]~DUPLICATE_q  $ (((!\PC[6]~DUPLICATE_q  & !PC[7]))))) # (PC[2] & (((\PC[6]~DUPLICATE_q  & !PC[7])))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & 
// (PC[2] & !PC[7])) # (\PC[6]~DUPLICATE_q  & ((!PC[7]) # (PC[2]))))) # (\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[2]))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (PC[2] & !PC[7]))) ) 
// ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!PC[7]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h08006A4263A00940;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \imem~127 (
// Equation(s):
// \imem~127_combout  = ( PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & (((!PC[3]) # (!\PC[4]~DUPLICATE_q )) # (PC[5]))) ) ) ) # ( !PC[2] & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!PC[5] & ((!\PC[4]~DUPLICATE_q ) # (PC[3]))) # (PC[5] & ((!PC[3]) # 
// (\PC[4]~DUPLICATE_q ))))) ) ) ) # ( PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[5] & (!PC[3] $ (((!PC[7]) # (\PC[4]~DUPLICATE_q ))))) # (PC[5] & (!PC[7] & ((!PC[3]) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & 
// (((\PC[4]~DUPLICATE_q ) # (PC[3])))) # (PC[7] & ((!PC[5]) # ((!PC[3] & !\PC[4]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!PC[3]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~127 .extended_lut = "off";
defparam \imem~127 .lut_mask = 64'h3EEE684EC84CCCC4;
defparam \imem~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N54
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( \imem~1_combout  & ( \imem~127_combout  & ( (!\imem~53_combout ) # (PC[9]) ) ) ) # ( \imem~1_combout  & ( !\imem~127_combout  & ( (!PC[9] & !\imem~53_combout ) ) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~53_combout ),
	.datad(gnd),
	.datae(!\imem~1_combout ),
	.dataf(!\imem~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h0000A0A00000F5F5;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N59
dffeas \IR[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[11] .is_wysiwyg = "true";
defparam \IR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \memin[3]~3 (
// Equation(s):
// \memin[3]~3_combout  = ( IR[9] & ( \Dr4xoff~0_combout  & ( (!\PC[3]~DUPLICATE_q  & (((!\DrOff~0_combout ) # (IR[11])))) # (\PC[3]~DUPLICATE_q  & (!\DrPC~0_combout  & ((!\DrOff~0_combout ) # (IR[11])))) ) ) ) # ( IR[9] & ( !\Dr4xoff~0_combout  & ( 
// (!\PC[3]~DUPLICATE_q  & (((!\DrOff~0_combout ) # (IR[11])))) # (\PC[3]~DUPLICATE_q  & (!\DrPC~0_combout  & ((!\DrOff~0_combout ) # (IR[11])))) ) ) ) # ( !IR[9] & ( !\Dr4xoff~0_combout  & ( (!\PC[3]~DUPLICATE_q  & (((!\DrOff~0_combout ) # (IR[11])))) # 
// (\PC[3]~DUPLICATE_q  & (!\DrPC~0_combout  & ((!\DrOff~0_combout ) # (IR[11])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\DrPC~0_combout ),
	.datac(!IR[11]),
	.datad(!\DrOff~0_combout ),
	.datae(!IR[9]),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~3 .extended_lut = "off";
defparam \memin[3]~3 .lut_mask = 64'hEE0EEE0E0000EE0E;
defparam \memin[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~0_combout  = ( !\memin[3]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N56
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N54
cyclonev_lcell_comb \memin[7]~26_Duplicate_647 (
// Equation(s):
// \memin[7]~26_Duplicate_648  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_648 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_647 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_647 .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \memin[7]~26_Duplicate_647 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y29_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[3]~5_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_648 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6801900480110040106F8C7342FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \dmem~78 (
// Equation(s):
// \dmem~78_combout  = ( !\memin[3]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~78 .extended_lut = "off";
defparam \dmem~78 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N51
cyclonev_lcell_comb \memin[7]~26_Duplicate_499 (
// Equation(s):
// \memin[7]~26_Duplicate_500  = ( \Selector24~3_combout  & ( (((\memin[0]~0_combout  & \regs~536_combout )) # (\memin[7]~25_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector24~3_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\memin[7]~25_combout ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~536_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(gnd),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_500 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_499 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_499 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \memin[7]~26_Duplicate_499 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[3]~5_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_500 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \memin[3]~1 (
// Equation(s):
// \memin[3]~1_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~4_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~4_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~4_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~1 .extended_lut = "off";
defparam \memin[3]~1 .lut_mask = 64'hBA10BA10BF15BF15;
defparam \memin[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \memin[3]~2 (
// Equation(s):
// \memin[3]~2_combout  = ( \memin[3]~1_combout  & ( (!dmem_rtl_0_bypass[35]) # ((!\dmem~39_combout  & dmem_rtl_0_bypass[36])) ) ) # ( !\memin[3]~1_combout  & ( (!dmem_rtl_0_bypass[35] & ((!dmem_rtl_0_bypass[36]) # (\dmem~39_combout ))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!dmem_rtl_0_bypass[36]),
	.datac(!dmem_rtl_0_bypass[35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~2 .extended_lut = "off";
defparam \memin[3]~2 .lut_mask = 64'hD0D0D0D0F2F2F2F2;
defparam \memin[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \memin[3]~4 (
// Equation(s):
// \memin[3]~4_combout  = ( \memin[3]~2_combout  & ( (!\memin[3]~3_combout ) # ((\Decoder9~0_combout  & ((\WideNor0~combout ) # (iomem[3])))) ) ) # ( !\memin[3]~2_combout  & ( (!\memin[3]~3_combout ) # ((iomem[3] & (\Decoder9~0_combout  & !\WideNor0~combout 
// ))) ) )

	.dataa(!iomem[3]),
	.datab(!\memin[3]~3_combout ),
	.datac(!\Decoder9~0_combout ),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\memin[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~4 .extended_lut = "off";
defparam \memin[3]~4 .lut_mask = 64'hCDCCCDCCCDCFCDCF;
defparam \memin[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N2
dffeas \regs~99 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~99 .is_wysiwyg = "true";
defparam \regs~99 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N24
cyclonev_lcell_comb \regs~355feeder (
// Equation(s):
// \regs~355feeder_combout  = ( \memin[3]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~355feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~355feeder .extended_lut = "off";
defparam \regs~355feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~355feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \regs~355 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~355 .is_wysiwyg = "true";
defparam \regs~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \regs~483 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~483 .is_wysiwyg = "true";
defparam \regs~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \regs~227 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~227 .is_wysiwyg = "true";
defparam \regs~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N21
cyclonev_lcell_comb \regs~515 (
// Equation(s):
// \regs~515_combout  = ( \regs~227_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~355_q )) # (\Selector79~1_combout  & ((\regs~483_q ))) ) ) ) # ( !\regs~227_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~355_q )) # 
// (\Selector79~1_combout  & ((\regs~483_q ))) ) ) ) # ( \regs~227_q  & ( !\Selector78~1_combout  & ( (\Selector79~1_combout ) # (\regs~99_q ) ) ) ) # ( !\regs~227_q  & ( !\Selector78~1_combout  & ( (\regs~99_q  & !\Selector79~1_combout ) ) ) )

	.dataa(!\regs~99_q ),
	.datab(!\regs~355_q ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~483_q ),
	.datae(!\regs~227_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~515 .extended_lut = "off";
defparam \regs~515 .lut_mask = 64'h50505F5F303F303F;
defparam \regs~515 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N58
dffeas \regs~451 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~451 .is_wysiwyg = "true";
defparam \regs~451 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N12
cyclonev_lcell_comb \regs~67feeder (
// Equation(s):
// \regs~67feeder_combout  = ( \memin[3]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67feeder .extended_lut = "off";
defparam \regs~67feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~67feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \regs~67 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~67 .is_wysiwyg = "true";
defparam \regs~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \regs~323 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~323 .is_wysiwyg = "true";
defparam \regs~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N38
dffeas \regs~195 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~195 .is_wysiwyg = "true";
defparam \regs~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \regs~514 (
// Equation(s):
// \regs~514_combout  = ( \regs~195_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~451_q ) ) ) ) # ( !\regs~195_q  & ( \Selector79~1_combout  & ( (\regs~451_q  & \Selector78~1_combout ) ) ) ) # ( \regs~195_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~67_q )) # (\Selector78~1_combout  & ((\regs~323_q ))) ) ) ) # ( !\regs~195_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~67_q )) # (\Selector78~1_combout  & ((\regs~323_q ))) ) ) )

	.dataa(!\regs~451_q ),
	.datab(!\regs~67_q ),
	.datac(!\regs~323_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~195_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~514 .extended_lut = "off";
defparam \regs~514 .lut_mask = 64'h330F330F0055FF55;
defparam \regs~514 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N26
dffeas \regs~387 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~387 .is_wysiwyg = "true";
defparam \regs~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N52
dffeas \regs~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~3 .is_wysiwyg = "true";
defparam \regs~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y22_N0
cyclonev_lcell_comb \regs~259feeder (
// Equation(s):
// \regs~259feeder_combout  = ( \memin[3]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~259feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~259feeder .extended_lut = "off";
defparam \regs~259feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~259feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \regs~259 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~259 .is_wysiwyg = "true";
defparam \regs~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N8
dffeas \regs~131 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~131 .is_wysiwyg = "true";
defparam \regs~131 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \regs~512 (
// Equation(s):
// \regs~512_combout  = ( \regs~131_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~387_q ) ) ) ) # ( !\regs~131_q  & ( \Selector79~1_combout  & ( (\regs~387_q  & \Selector78~1_combout ) ) ) ) # ( \regs~131_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & (\regs~3_q )) # (\Selector78~1_combout  & ((\regs~259_q ))) ) ) ) # ( !\regs~131_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & (\regs~3_q )) # (\Selector78~1_combout  & ((\regs~259_q ))) ) ) )

	.dataa(!\regs~387_q ),
	.datab(!\regs~3_q ),
	.datac(!\regs~259_q ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~131_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~512 .extended_lut = "off";
defparam \regs~512 .lut_mask = 64'h330F330F0055FF55;
defparam \regs~512 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N58
dffeas \regs~419 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~419 .is_wysiwyg = "true";
defparam \regs~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N5
dffeas \regs~291 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~291 .is_wysiwyg = "true";
defparam \regs~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N14
dffeas \regs~35 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~35 .is_wysiwyg = "true";
defparam \regs~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N32
dffeas \regs~163 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~163 .is_wysiwyg = "true";
defparam \regs~163 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N30
cyclonev_lcell_comb \regs~513 (
// Equation(s):
// \regs~513_combout  = ( \regs~163_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~419_q ) ) ) ) # ( !\regs~163_q  & ( \Selector79~1_combout  & ( (\Selector78~1_combout  & \regs~419_q ) ) ) ) # ( \regs~163_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~35_q ))) # (\Selector78~1_combout  & (\regs~291_q )) ) ) ) # ( !\regs~163_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~35_q ))) # (\Selector78~1_combout  & (\regs~291_q )) ) ) )

	.dataa(!\Selector78~1_combout ),
	.datab(!\regs~419_q ),
	.datac(!\regs~291_q ),
	.datad(!\regs~35_q ),
	.datae(!\regs~163_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~513_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~513 .extended_lut = "off";
defparam \regs~513 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \regs~513 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \regs~516 (
// Equation(s):
// \regs~516_combout  = ( \regs~512_combout  & ( \regs~513_combout  & ( (!\Selector80~1_combout ) # ((!\Selector81~1_combout  & ((\regs~514_combout ))) # (\Selector81~1_combout  & (\regs~515_combout ))) ) ) ) # ( !\regs~512_combout  & ( \regs~513_combout  & 
// ( (!\Selector80~1_combout  & (((\Selector81~1_combout )))) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~514_combout ))) # (\Selector81~1_combout  & (\regs~515_combout )))) ) ) ) # ( \regs~512_combout  & ( !\regs~513_combout  & ( 
// (!\Selector80~1_combout  & (((!\Selector81~1_combout )))) # (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~514_combout ))) # (\Selector81~1_combout  & (\regs~515_combout )))) ) ) ) # ( !\regs~512_combout  & ( !\regs~513_combout  & ( 
// (\Selector80~1_combout  & ((!\Selector81~1_combout  & ((\regs~514_combout ))) # (\Selector81~1_combout  & (\regs~515_combout )))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\regs~515_combout ),
	.datac(!\regs~514_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~512_combout ),
	.dataf(!\regs~513_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~516 .extended_lut = "off";
defparam \regs~516 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \regs~516 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( !\LdPC~1_combout  & ( (((\Add0~1_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((!\Selector28~3_combout  & (\memin[0]~0_combout  & ((\regs~516_combout )))) # (\Selector28~3_combout  & (((\memin[0]~0_combout  & \regs~516_combout )) # 
// (\Selector75~0_combout )))) # (\memin[3]~4_combout ) ) )

	.dataa(!\Selector28~3_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[3]~4_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\regs~516_combout ),
	.datag(!\Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "on";
defparam \PC~51 .lut_mask = 64'h0F0F05FF0F0F37FF;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N32
dffeas \PC[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC[7] & ( PC[4] & ( (!PC[2] & ((!\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( PC[4] & ( (!\PC[3]~DUPLICATE_q  & 
// (\PC[5]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ) # (PC[2])))) # (\PC[3]~DUPLICATE_q  & (!PC[2] $ (((\PC[6]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ))))) ) ) ) # ( PC[7] & ( !PC[4] & ( (!\PC[3]~DUPLICATE_q  & (!PC[2] & (\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q 
// ))) ) ) ) # ( !PC[7] & ( !PC[4] & ( (!\PC[3]~DUPLICATE_q  & (((PC[2] & !\PC[6]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (((\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h25AF000841E68048;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N48
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[7] ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[7] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (PC[2] & PC[5])) # (\PC[4]~DUPLICATE_q  & ((PC[5]) # (PC[2]))))) # (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q 
//  $ (!PC[2])) # (PC[5]))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[7] & ( (!\PC[3]~DUPLICATE_q  & (!PC[2] & (!\PC[4]~DUPLICATE_q  $ (!PC[5])))) # (\PC[3]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (PC[2] & !PC[5]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[7] & ( 
// (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q  & (!PC[2] & PC[5])) # (\PC[4]~DUPLICATE_q  & (PC[2] & !PC[5])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!PC[5]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h01402180167FFFFF;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( \imem~46_combout  & ( \imem~1_combout  & ( (!\imem~47_combout  & !PC[9]) ) ) ) # ( !\imem~46_combout  & ( \imem~1_combout  & ( (!\imem~47_combout ) # (PC[9]) ) ) )

	.dataa(gnd),
	.datab(!\imem~47_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(!\imem~46_combout ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h00000000CFCFC0C0;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N8
dffeas \IR[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N54
cyclonev_lcell_comb \imem~128 (
// Equation(s):
// \imem~128_combout  = ( PC[2] & ( \PC[4]~DUPLICATE_q  & ( (!PC[9] & (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[2] & ( \PC[4]~DUPLICATE_q  & ( (!PC[9] & (\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & 
// !\PC[3]~DUPLICATE_q ))) ) ) ) # ( PC[2] & ( !\PC[4]~DUPLICATE_q  & ( (!PC[9] & (\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( !\PC[4]~DUPLICATE_q  & ( (PC[9] & (!\PC[6]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~128 .extended_lut = "off";
defparam \imem~128 .lut_mask = 64'h00040A0002000080;
defparam \imem~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \PC[3]~DUPLICATE_q  & ( ((\PC[4]~DUPLICATE_q  & !PC[2])) # (\PC[5]~DUPLICATE_q ) ) ) # ( !\PC[3]~DUPLICATE_q  & ( (\PC[5]~DUPLICATE_q  & ((PC[2]) # (\PC[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(gnd),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h030F030F3F0F3F0F;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N0
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!PC[2] & \PC[5]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h0000000000C000C0;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N42
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( \imem~1_combout  & ( (!\imem~50_combout ) # ((!PC[4] & (!PC[9])) # (PC[4] & ((!PC[7])))) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!PC[4]),
	.datad(!\imem~50_combout ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h00000000FFACFFAC;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( PC[7] & ( \imem~51_combout  & ( (!PC[9]) # ((!\PC[6]~DUPLICATE_q  & !\imem~49_combout )) ) ) ) # ( !PC[7] & ( \imem~51_combout  & ( !\imem~128_combout  ) ) )

	.dataa(!\imem~128_combout ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\imem~49_combout ),
	.datad(!PC[9]),
	.datae(!PC[7]),
	.dataf(!\imem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h00000000AAAAFFC0;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \IR[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[7] .is_wysiwyg = "true";
defparam \IR[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \Selector78~0 (
// Equation(s):
// \Selector78~0_combout  = ( IR[11] & ( \Decoder1~0_combout  & ( (!state[3]) # ((state[0]) # (IR[7])) ) ) ) # ( !IR[11] & ( \Decoder1~0_combout  & ( ((state[3] & IR[7])) # (state[0]) ) ) ) # ( IR[11] & ( !\Decoder1~0_combout  & ( ((!state[3] & 
// (\IR[3]~DUPLICATE_q )) # (state[3] & ((IR[7])))) # (state[0]) ) ) ) # ( !IR[11] & ( !\Decoder1~0_combout  & ( ((!state[3] & (\IR[3]~DUPLICATE_q )) # (state[3] & ((IR[7])))) # (state[0]) ) ) )

	.dataa(!state[3]),
	.datab(!\IR[3]~DUPLICATE_q ),
	.datac(!IR[7]),
	.datad(!state[0]),
	.datae(!IR[11]),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector78~0 .extended_lut = "off";
defparam \Selector78~0 .lut_mask = 64'h27FF27FF05FFAFFF;
defparam \Selector78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \IR[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~48_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[3] .is_wysiwyg = "true";
defparam \IR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \Selector78~1 (
// Equation(s):
// \Selector78~1_combout  = ( !state[2] & ( (!state[1] & (!IR[3] & (!state[3] $ (((state[0])))))) # (state[1] & ((!state[3] & ((!state[0] & ((!IR[7]))) # (state[0] & (!IR[3])))) # (state[3] & (!IR[3])))) ) ) # ( state[2] & ( (!state[1] & 
// (((!\Selector78~0_combout )))) # (state[1] & (((!IR[7] & (!state[3] $ (state[0])))))) ) )

	.dataa(!state[3]),
	.datab(!state[1]),
	.datac(!\Selector78~0_combout ),
	.datad(!IR[7]),
	.datae(!state[2]),
	.dataf(!state[0]),
	.datag(!IR[3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector78~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector78~1 .extended_lut = "on";
defparam \Selector78~1 .lut_mask = 64'hB290E2C07070D1C0;
defparam \Selector78~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \regs~644 (
// Equation(s):
// \regs~644_combout  = ( \Selector82~1_combout  & ( \Selector81~1_combout  & ( (\Selector80~1_combout  & (!\Selector78~1_combout  & !\Selector79~1_combout )) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\Selector78~1_combout ),
	.datac(!\Selector79~1_combout ),
	.datad(gnd),
	.datae(!\Selector82~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~644 .extended_lut = "off";
defparam \regs~644 .lut_mask = 64'h0000000000004040;
defparam \regs~644 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y17_N13
dffeas \regs~102 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~102 .is_wysiwyg = "true";
defparam \regs~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N6
cyclonev_lcell_comb \regs~6feeder (
// Equation(s):
// \regs~6feeder_combout  = ( \memin[6]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~6feeder .extended_lut = "off";
defparam \regs~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N7
dffeas \regs~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~6 .is_wysiwyg = "true";
defparam \regs~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y19_N12
cyclonev_lcell_comb \regs~70feeder (
// Equation(s):
// \regs~70feeder_combout  = ( \memin[6]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~70feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~70feeder .extended_lut = "off";
defparam \regs~70feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~70feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y19_N14
dffeas \regs~70 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~70 .is_wysiwyg = "true";
defparam \regs~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N26
dffeas \regs~38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~38 .is_wysiwyg = "true";
defparam \regs~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \regs~537 (
// Equation(s):
// \regs~537_combout  = ( \regs~38_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout ) # (\regs~102_q ) ) ) ) # ( !\regs~38_q  & ( \Selector81~1_combout  & ( (\Selector80~1_combout  & \regs~102_q ) ) ) ) # ( \regs~38_q  & ( !\Selector81~1_combout  & 
// ( (!\Selector80~1_combout  & (\regs~6_q )) # (\Selector80~1_combout  & ((\regs~70_q ))) ) ) ) # ( !\regs~38_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~6_q )) # (\Selector80~1_combout  & ((\regs~70_q ))) ) ) )

	.dataa(!\Selector80~1_combout ),
	.datab(!\regs~102_q ),
	.datac(!\regs~6_q ),
	.datad(!\regs~70_q ),
	.datae(!\regs~38_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~537 .extended_lut = "off";
defparam \regs~537 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \regs~537 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N20
dffeas \regs~294 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~294 .is_wysiwyg = "true";
defparam \regs~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N11
dffeas \regs~326 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~326 .is_wysiwyg = "true";
defparam \regs~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N26
dffeas \regs~262 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~262 .is_wysiwyg = "true";
defparam \regs~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N50
dffeas \regs~358 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~358 .is_wysiwyg = "true";
defparam \regs~358 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N48
cyclonev_lcell_comb \regs~539 (
// Equation(s):
// \regs~539_combout  = ( \regs~358_q  & ( \Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~326_q ) ) ) ) # ( !\regs~358_q  & ( \Selector80~1_combout  & ( (\regs~326_q  & !\Selector81~1_combout ) ) ) ) # ( \regs~358_q  & ( !\Selector80~1_combout  
// & ( (!\Selector81~1_combout  & ((\regs~262_q ))) # (\Selector81~1_combout  & (\regs~294_q )) ) ) ) # ( !\regs~358_q  & ( !\Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~262_q ))) # (\Selector81~1_combout  & (\regs~294_q )) ) ) )

	.dataa(!\regs~294_q ),
	.datab(!\regs~326_q ),
	.datac(!\regs~262_q ),
	.datad(!\Selector81~1_combout ),
	.datae(!\regs~358_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~539 .extended_lut = "off";
defparam \regs~539 .lut_mask = 64'h0F550F55330033FF;
defparam \regs~539 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N10
dffeas \regs~454 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~454 .is_wysiwyg = "true";
defparam \regs~454 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \regs~422feeder (
// Equation(s):
// \regs~422feeder_combout  = ( \memin[6]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~422feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~422feeder .extended_lut = "off";
defparam \regs~422feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~422feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N50
dffeas \regs~422 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~422 .is_wysiwyg = "true";
defparam \regs~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N22
dffeas \regs~390 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~390 .is_wysiwyg = "true";
defparam \regs~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N4
dffeas \regs~486 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~486 .is_wysiwyg = "true";
defparam \regs~486 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N45
cyclonev_lcell_comb \regs~540 (
// Equation(s):
// \regs~540_combout  = ( \Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~486_q  ) ) ) # ( !\Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~422_q  ) ) ) # ( \Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~454_q  ) ) ) # ( 
// !\Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~390_q  ) ) )

	.dataa(!\regs~454_q ),
	.datab(!\regs~422_q ),
	.datac(!\regs~390_q ),
	.datad(!\regs~486_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~540 .extended_lut = "off";
defparam \regs~540 .lut_mask = 64'h0F0F5555333300FF;
defparam \regs~540 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N44
dffeas \regs~230 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~230 .is_wysiwyg = "true";
defparam \regs~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N40
dffeas \regs~134 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~134 .is_wysiwyg = "true";
defparam \regs~134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N51
cyclonev_lcell_comb \regs~198feeder (
// Equation(s):
// \regs~198feeder_combout  = ( \memin[6]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~198feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~198feeder .extended_lut = "off";
defparam \regs~198feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~198feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y17_N53
dffeas \regs~198 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~198 .is_wysiwyg = "true";
defparam \regs~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N32
dffeas \regs~166 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~166 .is_wysiwyg = "true";
defparam \regs~166 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N30
cyclonev_lcell_comb \regs~538 (
// Equation(s):
// \regs~538_combout  = ( \regs~166_q  & ( \Selector81~1_combout  & ( (!\Selector80~1_combout ) # (\regs~230_q ) ) ) ) # ( !\regs~166_q  & ( \Selector81~1_combout  & ( (\regs~230_q  & \Selector80~1_combout ) ) ) ) # ( \regs~166_q  & ( !\Selector81~1_combout  
// & ( (!\Selector80~1_combout  & (\regs~134_q )) # (\Selector80~1_combout  & ((\regs~198_q ))) ) ) ) # ( !\regs~166_q  & ( !\Selector81~1_combout  & ( (!\Selector80~1_combout  & (\regs~134_q )) # (\Selector80~1_combout  & ((\regs~198_q ))) ) ) )

	.dataa(!\regs~230_q ),
	.datab(!\regs~134_q ),
	.datac(!\Selector80~1_combout ),
	.datad(!\regs~198_q ),
	.datae(!\regs~166_q ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~538 .extended_lut = "off";
defparam \regs~538 .lut_mask = 64'h303F303F0505F5F5;
defparam \regs~538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N12
cyclonev_lcell_comb \regs~541 (
// Equation(s):
// \regs~541_combout  = ( \regs~540_combout  & ( \regs~538_combout  & ( ((!\Selector78~1_combout  & (\regs~537_combout )) # (\Selector78~1_combout  & ((\regs~539_combout )))) # (\Selector79~1_combout ) ) ) ) # ( !\regs~540_combout  & ( \regs~538_combout  & ( 
// (!\Selector78~1_combout  & (((\Selector79~1_combout )) # (\regs~537_combout ))) # (\Selector78~1_combout  & (((!\Selector79~1_combout  & \regs~539_combout )))) ) ) ) # ( \regs~540_combout  & ( !\regs~538_combout  & ( (!\Selector78~1_combout  & 
// (\regs~537_combout  & (!\Selector79~1_combout ))) # (\Selector78~1_combout  & (((\regs~539_combout ) # (\Selector79~1_combout )))) ) ) ) # ( !\regs~540_combout  & ( !\regs~538_combout  & ( (!\Selector79~1_combout  & ((!\Selector78~1_combout  & 
// (\regs~537_combout )) # (\Selector78~1_combout  & ((\regs~539_combout ))))) ) ) )

	.dataa(!\regs~537_combout ),
	.datab(!\Selector78~1_combout ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~539_combout ),
	.datae(!\regs~540_combout ),
	.dataf(!\regs~538_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~541 .extended_lut = "off";
defparam \regs~541 .lut_mask = 64'h407043734C7C4F7F;
defparam \regs~541 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N6
cyclonev_lcell_comb \memin[6]~31 (
// Equation(s):
// \memin[6]~31_combout  = ( \Selector25~3_combout  & ( \memin[6]~30_combout  ) ) # ( !\Selector25~3_combout  & ( \memin[6]~30_combout  ) ) # ( \Selector25~3_combout  & ( !\memin[6]~30_combout  & ( ((\regs~541_combout  & \memin[0]~0_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector25~3_combout  & ( !\memin[6]~30_combout  & ( (\regs~541_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regs~541_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\Selector25~3_combout ),
	.dataf(!\memin[6]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~31 .extended_lut = "off";
defparam \memin[6]~31 .lut_mask = 64'h030303FFFFFFFFFF;
defparam \memin[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N2
dffeas \MAR[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[6] .is_wysiwyg = "true";
defparam \MAR[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N2
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[5]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N34
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N51
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( dmem_rtl_0_bypass[8] & ( dmem_rtl_0_bypass[7] & ( (!dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[9] $ (dmem_rtl_0_bypass[10])))) # (dmem_rtl_0_bypass[6] & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[9] $ 
// (dmem_rtl_0_bypass[10])))) ) ) ) # ( !dmem_rtl_0_bypass[8] & ( !dmem_rtl_0_bypass[7] & ( (!dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[9] $ (dmem_rtl_0_bypass[10])))) # (dmem_rtl_0_bypass[6] & (dmem_rtl_0_bypass[5] & 
// (!dmem_rtl_0_bypass[9] $ (dmem_rtl_0_bypass[10])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[6]),
	.datab(!dmem_rtl_0_bypass[5]),
	.datac(!dmem_rtl_0_bypass[9]),
	.datad(!dmem_rtl_0_bypass[10]),
	.datae(!dmem_rtl_0_bypass[8]),
	.dataf(!dmem_rtl_0_bypass[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h9009000000009009;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N47
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N32
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[11]~feeder_combout  = ( MAR[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N26
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N39
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[11] & ( (dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13]))) ) ) # ( !dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13]))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[14]),
	.datac(!dmem_rtl_0_bypass[12]),
	.datad(!dmem_rtl_0_bypass[13]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'hC030C0300C030C03;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[3]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[3]~feeder_combout  = ( MAR[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N38
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\MemWE~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N26
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[3]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N28
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N24
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( dmem_rtl_0_bypass[4] & ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[3] & (dmem_rtl_0_bypass[0] & dmem_rtl_0_bypass[1])) ) ) ) # ( !dmem_rtl_0_bypass[4] & ( dmem_rtl_0_bypass[2] & ( (!dmem_rtl_0_bypass[3] & (dmem_rtl_0_bypass[0] & 
// dmem_rtl_0_bypass[1])) ) ) ) # ( dmem_rtl_0_bypass[4] & ( !dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[3] & (dmem_rtl_0_bypass[0] & !dmem_rtl_0_bypass[1])) ) ) ) # ( !dmem_rtl_0_bypass[4] & ( !dmem_rtl_0_bypass[2] & ( (!dmem_rtl_0_bypass[3] & 
// (dmem_rtl_0_bypass[0] & !dmem_rtl_0_bypass[1])) ) ) )

	.dataa(!dmem_rtl_0_bypass[3]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[0]),
	.datad(!dmem_rtl_0_bypass[1]),
	.datae(!dmem_rtl_0_bypass[4]),
	.dataf(!dmem_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'h0A000500000A0005;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N50
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N41
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[22]~feeder_combout  = ( \memin[12]~70_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[12]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N32
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[10]~47_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N45
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[18] & ( (dmem_rtl_0_bypass[17] & (!dmem_rtl_0_bypass[21] $ (dmem_rtl_0_bypass[22]))) ) ) # ( !dmem_rtl_0_bypass[18] & ( (!dmem_rtl_0_bypass[17] & (!dmem_rtl_0_bypass[21] $ (dmem_rtl_0_bypass[22]))) ) )

	.dataa(!dmem_rtl_0_bypass[21]),
	.datab(!dmem_rtl_0_bypass[17]),
	.datac(!dmem_rtl_0_bypass[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h8484848421212121;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[16]~feeder_combout  = ( \memin[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N50
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[11]~44_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[15]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[15]~feeder_combout  = ( MAR[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!MAR[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N8
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[19] & ( dmem_rtl_0_bypass[15] & ( (dmem_rtl_0_bypass[16] & dmem_rtl_0_bypass[20]) ) ) ) # ( !dmem_rtl_0_bypass[19] & ( dmem_rtl_0_bypass[15] & ( (dmem_rtl_0_bypass[16] & !dmem_rtl_0_bypass[20]) ) ) ) # ( 
// dmem_rtl_0_bypass[19] & ( !dmem_rtl_0_bypass[15] & ( (!dmem_rtl_0_bypass[16] & dmem_rtl_0_bypass[20]) ) ) ) # ( !dmem_rtl_0_bypass[19] & ( !dmem_rtl_0_bypass[15] & ( (!dmem_rtl_0_bypass[16] & !dmem_rtl_0_bypass[20]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[16]),
	.datad(!dmem_rtl_0_bypass[20]),
	.datae(!dmem_rtl_0_bypass[19]),
	.dataf(!dmem_rtl_0_bypass[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'hF00000F00F00000F;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y17_N10
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[13]~67_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N14
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N52
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N58
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(MAR[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N56
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[15]~61_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y17_N58
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[14]~64_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N6
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[26] & ( (dmem_rtl_0_bypass[25] & (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[24] $ (dmem_rtl_0_bypass[23])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[26] & ( 
// (dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[24] $ (dmem_rtl_0_bypass[23])))) ) ) ) # ( dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[26] & ( (!dmem_rtl_0_bypass[25] & (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[24] $ 
// (dmem_rtl_0_bypass[23])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[26] & ( (!dmem_rtl_0_bypass[25] & (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[24] $ (dmem_rtl_0_bypass[23])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[24]),
	.datab(!dmem_rtl_0_bypass[25]),
	.datac(!dmem_rtl_0_bypass[23]),
	.datad(!dmem_rtl_0_bypass[27]),
	.datae(!dmem_rtl_0_bypass[28]),
	.dataf(!dmem_rtl_0_bypass[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8400008421000021;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y17_N12
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( \dmem~38_combout  & ( \dmem~33_combout  & ( (\dmem~35_combout  & (\dmem~36_combout  & (\dmem~34_combout  & \dmem~37_combout ))) ) ) )

	.dataa(!\dmem~35_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h0000000000000001;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y23_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[28]~109_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y21_N14
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[28]~109_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000680190048011004010018C10000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \dmem~66 (
// Equation(s):
// \dmem~66_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~29_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~66 .extended_lut = "off";
defparam \dmem~66 .lut_mask = 64'h01AB01AB51FB51FB;
defparam \dmem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \dmem~67 (
// Equation(s):
// \dmem~67_combout  = ( \dmem~66_combout  & ( ((dmem_rtl_0_bypass[86] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[85]) ) ) # ( !\dmem~66_combout  & ( (dmem_rtl_0_bypass[85] & ((!dmem_rtl_0_bypass[86]) # (\dmem~39_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[85]),
	.datac(!dmem_rtl_0_bypass[86]),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\dmem~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~67 .extended_lut = "off";
defparam \dmem~67 .lut_mask = 64'h303330333F333F33;
defparam \dmem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N15
cyclonev_lcell_comb \memin[28]~108 (
// Equation(s):
// \memin[28]~108_combout  = ( \memin[28]~107_combout  & ( (!\memin[10]~13_combout ) # (!\dmem~67_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[10]~13_combout ),
	.datad(!\dmem~67_combout ),
	.datae(gnd),
	.dataf(!\memin[28]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~108 .extended_lut = "off";
defparam \memin[28]~108 .lut_mask = 64'h00000000FFF0FFF0;
defparam \memin[28]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N21
cyclonev_lcell_comb \memin[28]~109 (
// Equation(s):
// \memin[28]~109_combout  = ( \Selector3~0_combout  & ( ((!\memin[28]~108_combout ) # ((\memin[0]~0_combout  & \regs~672_combout ))) # (\Selector75~0_combout ) ) ) # ( !\Selector3~0_combout  & ( (!\memin[28]~108_combout ) # ((\memin[0]~0_combout  & 
// \regs~672_combout )) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[28]~108_combout ),
	.datad(!\regs~672_combout ),
	.datae(gnd),
	.dataf(!\Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[28]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[28]~109 .extended_lut = "off";
defparam \memin[28]~109 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \memin[28]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N41
dffeas \MAR[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[28]~109_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[28]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[28] .is_wysiwyg = "true";
defparam \MAR[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N33
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !MAR[29] & ( !MAR[26] & ( (!MAR[28] & !MAR[27]) ) ) )

	.dataa(gnd),
	.datab(!MAR[28]),
	.datac(!MAR[27]),
	.datad(gnd),
	.datae(!MAR[29]),
	.dataf(!MAR[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hC0C0000000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N15
cyclonev_lcell_comb \memin[10]~13 (
// Equation(s):
// \memin[10]~13_combout  = ( \Decoder9~0_combout  & ( (\WideNor0~2_combout  & (\WideNor0~0_combout  & (\WideNor0~3_combout  & \WideNor0~1_combout ))) ) )

	.dataa(!\WideNor0~2_combout ),
	.datab(!\WideNor0~0_combout ),
	.datac(!\WideNor0~3_combout ),
	.datad(!\WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!\Decoder9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~13 .extended_lut = "off";
defparam \memin[10]~13 .lut_mask = 64'h0000000000010001;
defparam \memin[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \iomem[5] (
// Equation(s):
// iomem[5] = ( iomem[5] & ( (!\Equal3~0_combout  & ((!\Equal2~6_combout ) # (\SW[5]~input_o ))) ) ) # ( !iomem[5] & ( (!\Equal3~0_combout  & (\SW[5]~input_o  & \Equal2~6_combout )) ) )

	.dataa(!\Equal3~0_combout ),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!iomem[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[5] .extended_lut = "off";
defparam \iomem[5] .lut_mask = 64'h000A000AAA0AAA0A;
defparam \iomem[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \memin[5]~34 (
// Equation(s):
// \memin[5]~34_combout  = ( IR[13] & ( \Dr4xoff~0_combout  & ( (!\DrOff~0_combout  & (IR[11] & ((!\PC[5]~DUPLICATE_q ) # (!\DrPC~0_combout )))) ) ) ) # ( !IR[13] & ( \Dr4xoff~0_combout  & ( (IR[11] & ((!\PC[5]~DUPLICATE_q ) # (!\DrPC~0_combout ))) ) ) ) # ( 
// IR[13] & ( !\Dr4xoff~0_combout  & ( (!\DrOff~0_combout  & ((!\PC[5]~DUPLICATE_q ) # (!\DrPC~0_combout ))) ) ) ) # ( !IR[13] & ( !\Dr4xoff~0_combout  & ( (!\PC[5]~DUPLICATE_q ) # (!\DrPC~0_combout ) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\DrOff~0_combout ),
	.datac(!IR[11]),
	.datad(!\DrPC~0_combout ),
	.datae(!IR[13]),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~34 .extended_lut = "off";
defparam \memin[5]~34 .lut_mask = 64'hFFAACC880F0A0C08;
defparam \memin[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N10
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~4_combout  = ( !\memin[5]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[39]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N41
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N51
cyclonev_lcell_comb \dmem~82 (
// Equation(s):
// \dmem~82_combout  = ( !\memin[5]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~82 .extended_lut = "off";
defparam \dmem~82 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N53
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[5]~36_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_combout ,\memin[9]~52_combout ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,\memin[3]~5_combout ,
\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE45510EC7081202070C00420020FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N42
cyclonev_lcell_comb \memin[2]~10_Duplicate_272 (
// Equation(s):
// \memin[2]~10_Duplicate_273  = ( \memin[2]~9_combout  & ( \Selector29~3_combout  ) ) # ( !\memin[2]~9_combout  & ( \Selector29~3_combout  & ( ((\regs~521_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[2]~9_combout  & ( 
// !\Selector29~3_combout  ) ) # ( !\memin[2]~9_combout  & ( !\Selector29~3_combout  & ( (\regs~521_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\regs~521_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\memin[2]~9_combout ),
	.dataf(!\Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_273 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_272 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_272 .lut_mask = 64'h0303FFFF5757FFFF;
defparam \memin[2]~10_Duplicate_272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N12
cyclonev_lcell_comb \memin[7]~26_Duplicate_204 (
// Equation(s):
// \memin[7]~26_Duplicate_205  = ( \Selector24~3_combout  & ( (((\memin[0]~0_combout  & \regs~536_combout )) # (\memin[7]~25_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector24~3_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\memin[7]~25_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[7]~25_combout ),
	.datad(!\regs~536_combout ),
	.datae(gnd),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_205 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_204 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_204 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \memin[7]~26_Duplicate_204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N9
cyclonev_lcell_comb \memin[9]~52_Duplicate_196 (
// Equation(s):
// \memin[9]~52_Duplicate_197  = ( \regs~566_combout  & ( (((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # (\memin[9]~51_combout )) # (\memin[0]~0_combout ) ) ) # ( !\regs~566_combout  & ( ((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # 
// (\memin[9]~51_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[9]~51_combout ),
	.datad(!\Selector22~3_Duplicate_5 ),
	.datae(gnd),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_197 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_196 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_196 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \memin[9]~52_Duplicate_196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N30
cyclonev_lcell_comb \memin[10]~47_Duplicate_247 (
// Equation(s):
// \memin[10]~47_Duplicate_248  = ( \memin[10]~45_combout  & ( \Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\regs~561_combout  & \memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) ) 
// # ( \memin[10]~45_combout  & ( !\Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\regs~561_combout  & \memin[0]~0_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\regs~561_combout ),
	.datac(!\memin[10]~46_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[10]~45_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_248 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_247 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_247 .lut_mask = 64'hF0F3FFFFF5F7FFFF;
defparam \memin[10]~47_Duplicate_247 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N36
cyclonev_lcell_comb \memin[12]~70_Duplicate_468 (
// Equation(s):
// \memin[12]~70_Duplicate_469  = ( \regs~591_combout  & ( \Selector19~0_combout  & ( ((!\memin[12]~69_combout ) # ((\memin[12]~68_combout ) # (\memin[0]~0_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~591_combout  & ( \Selector19~0_combout  & ( 
// ((!\memin[12]~69_combout ) # (\memin[12]~68_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~591_combout  & ( !\Selector19~0_combout  & ( (!\memin[12]~69_combout ) # ((\memin[12]~68_combout ) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~591_combout  & 
// ( !\Selector19~0_combout  & ( (!\memin[12]~69_combout ) # (\memin[12]~68_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[12]~69_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[12]~68_combout ),
	.datae(!\regs~591_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_469 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_468 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_468 .lut_mask = 64'hCCFFCFFFDDFFDFFF;
defparam \memin[12]~70_Duplicate_468 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N18
cyclonev_lcell_comb \memin[14]~64_Duplicate_361 (
// Equation(s):
// \memin[14]~64_Duplicate_362  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( ((!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\Selector75~0_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\memin[14]~62_combout ) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[14]~63_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[14]~62_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_362 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_361 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_361 .lut_mask = 64'hCCFFCFFFDDFFDFFF;
defparam \memin[14]~64_Duplicate_361 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[5]~36_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_362 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_469 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_248 ,\memin[9]~52_Duplicate_197 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_205 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_273 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \memin[5]~32 (
// Equation(s):
// \memin[5]~32_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~6_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~6_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~6_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~32 .extended_lut = "off";
defparam \memin[5]~32 .lut_mask = 64'hC0E2C0E2D1F3D1F3;
defparam \memin[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \memin[5]~33 (
// Equation(s):
// \memin[5]~33_combout  = ( \dmem~39_combout  & ( !dmem_rtl_0_bypass[39] ) ) # ( !\dmem~39_combout  & ( (!dmem_rtl_0_bypass[40] & (!dmem_rtl_0_bypass[39])) # (dmem_rtl_0_bypass[40] & ((\memin[5]~32_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[40]),
	.datab(!dmem_rtl_0_bypass[39]),
	.datac(!\memin[5]~32_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~33 .extended_lut = "off";
defparam \memin[5]~33 .lut_mask = 64'h8D8D8D8DCCCCCCCC;
defparam \memin[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \memin[5]~35 (
// Equation(s):
// \memin[5]~35_combout  = ( \Decoder9~0_combout  & ( \memin[5]~33_combout  & ( ((!\memin[5]~34_combout ) # (iomem[5])) # (\memin[10]~13_combout ) ) ) ) # ( !\Decoder9~0_combout  & ( \memin[5]~33_combout  & ( (!\memin[5]~34_combout ) # (\memin[10]~13_combout 
// ) ) ) ) # ( \Decoder9~0_combout  & ( !\memin[5]~33_combout  & ( (!\memin[5]~34_combout ) # ((!\memin[10]~13_combout  & iomem[5])) ) ) ) # ( !\Decoder9~0_combout  & ( !\memin[5]~33_combout  & ( !\memin[5]~34_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[10]~13_combout ),
	.datac(!iomem[5]),
	.datad(!\memin[5]~34_combout ),
	.datae(!\Decoder9~0_combout ),
	.dataf(!\memin[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~35 .extended_lut = "off";
defparam \memin[5]~35 .lut_mask = 64'hFF00FF0CFF33FF3F;
defparam \memin[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( !\LdPC~1_combout  & ( (((\Add0~17_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((!\memin[0]~0_combout  & (\Selector26~3_combout  & (\Selector75~0_combout ))) # (\memin[0]~0_combout  & (((\Selector26~3_combout  & \Selector75~0_combout )) # 
// (\regs~546_combout )))) # (\memin[5]~35_combout ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[5]~35_combout ),
	.datac(!\Selector26~3_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\regs~546_combout ),
	.datag(!\Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "on";
defparam \PC~35 .lut_mask = 64'h0F0F333F0F0F777F;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N16
dffeas \PC[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y23_N24
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[2] & ( (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!PC[7])))) # (\PC[3]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (((PC[7]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[2] & ( 
// (!\PC[5]~DUPLICATE_q  & (((\PC[3]~DUPLICATE_q  & PC[7])))) # (\PC[5]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & !PC[7]))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q 
// ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[2] & ( (!\PC[5]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (!PC[7])))) # (\PC[5]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & !PC[7]))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h12084848400A5A45;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( PC[2] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ))) # (\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (\PC[6]~DUPLICATE_q )))) ) ) # ( !PC[2] & ( 
// (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((\PC[6]~DUPLICATE_q ))))) # (\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & \PC[6]~DUPLICATE_q ))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h8826882648104810;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N3
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( \imem~68_combout  & ( (\imem~1_combout  & ((!PC[9] & ((\imem~69_combout ))) # (PC[9] & (!PC[7])))) ) ) # ( !\imem~68_combout  & ( (\imem~1_combout  & (!PC[9] & \imem~69_combout )) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!PC[7]),
	.datad(!\imem~69_combout ),
	.datae(gnd),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h0044004410541054;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \IR[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~70_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8] .is_wysiwyg = "true";
defparam \IR[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N3
cyclonev_lcell_comb \memin[2]~8 (
// Equation(s):
// \memin[2]~8_combout  = ( PC[2] & ( \Dr4xoff~0_combout  & ( (!\DrPC~0_combout  & (!IR[8] & ((!\DrOff~0_combout ) # (IR[10])))) ) ) ) # ( !PC[2] & ( \Dr4xoff~0_combout  & ( (!IR[8] & ((!\DrOff~0_combout ) # (IR[10]))) ) ) ) # ( PC[2] & ( !\Dr4xoff~0_combout 
//  & ( (!\DrPC~0_combout  & ((!\DrOff~0_combout ) # (IR[10]))) ) ) ) # ( !PC[2] & ( !\Dr4xoff~0_combout  & ( (!\DrOff~0_combout ) # (IR[10]) ) ) )

	.dataa(!\DrPC~0_combout ),
	.datab(!\DrOff~0_combout ),
	.datac(!IR[8]),
	.datad(!IR[10]),
	.datae(!PC[2]),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~8 .extended_lut = "off";
defparam \memin[2]~8 .lut_mask = 64'hCCFF88AAC0F080A0;
defparam \memin[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \iomem[2]~1 (
// Equation(s):
// \iomem[2]~1_combout  = ( MAR[7] & ( \KEY[2]~input_o  & ( ((!MAR[4] & (\Equal2~4_combout  & !MAR[5]))) # (\SW[2]~input_o ) ) ) ) # ( !MAR[7] & ( \KEY[2]~input_o  & ( \SW[2]~input_o  ) ) ) # ( MAR[7] & ( !\KEY[2]~input_o  & ( (\SW[2]~input_o  & 
// (((!\Equal2~4_combout ) # (MAR[5])) # (MAR[4]))) ) ) ) # ( !MAR[7] & ( !\KEY[2]~input_o  & ( \SW[2]~input_o  ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(!MAR[4]),
	.datac(!\Equal2~4_combout ),
	.datad(!MAR[5]),
	.datae(!MAR[7]),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iomem[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[2]~1 .extended_lut = "off";
defparam \iomem[2]~1 .lut_mask = 64'h5555515555555D55;
defparam \iomem[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N57
cyclonev_lcell_comb \iomem[2] (
// Equation(s):
// iomem[2] = (!\Equal2~5_combout  & ((iomem[2]))) # (\Equal2~5_combout  & (\iomem[2]~1_combout ))

	.dataa(!\iomem[2]~1_combout ),
	.datab(!iomem[2]),
	.datac(!\Equal2~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[2] .extended_lut = "off";
defparam \iomem[2] .lut_mask = 64'h3535353535353535;
defparam \iomem[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y15_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y15_N7
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~1_combout  = ( !\memin[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[33]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N50
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N51
cyclonev_lcell_comb \dmem~79 (
// Equation(s):
// \dmem~79_combout  = ( !\memin[2]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~79 .extended_lut = "off";
defparam \dmem~79 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N52
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N12
cyclonev_lcell_comb \memin[2]~10_Duplicate_645 (
// Equation(s):
// \memin[2]~10_Duplicate_646  = ( \memin[0]~0_combout  & ( \memin[2]~9_combout  ) ) # ( !\memin[0]~0_combout  & ( \memin[2]~9_combout  ) ) # ( \memin[0]~0_combout  & ( !\memin[2]~9_combout  & ( ((\Selector75~0_combout  & \Selector29~3_combout )) # 
// (\regs~521_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\memin[2]~9_combout  & ( (\Selector75~0_combout  & \Selector29~3_combout ) ) ) )

	.dataa(!\regs~521_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector29~3_combout ),
	.datad(gnd),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_646 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_645 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_645 .lut_mask = 64'h03035757FFFFFFFF;
defparam \memin[2]~10_Duplicate_645 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y15_N12
cyclonev_lcell_comb \memin[7]~26_Duplicate_501 (
// Equation(s):
// \memin[7]~26_Duplicate_502  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_502 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_501 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_501 .lut_mask = 64'h00FF0FFF33FF3FFF;
defparam \memin[7]~26_Duplicate_501 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N48
cyclonev_lcell_comb \memin[9]~52_Duplicate_427 (
// Equation(s):
// \memin[9]~52_Duplicate_428  = ( \memin[9]~51_combout  & ( \regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( \regs~566_combout  & ( ((\Selector75~0_combout  & \Selector22~3_Duplicate_5 )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[9]~51_combout  & ( 
// !\regs~566_combout  ) ) # ( !\memin[9]~51_combout  & ( !\regs~566_combout  & ( (\Selector75~0_combout  & \Selector22~3_Duplicate_5 ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\Selector22~3_Duplicate_5 ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_428 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_427 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_427 .lut_mask = 64'h000FFFFF333FFFFF;
defparam \memin[9]~52_Duplicate_427 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N39
cyclonev_lcell_comb \memin[10]~47_Duplicate_548 (
// Equation(s):
// \memin[10]~47_Duplicate_549  = ( \memin[10]~45_combout  & ( \Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[0]~0_combout  & \regs~561_combout )) # (\Selector75~0_combout )) ) ) ) 
// # ( \memin[10]~45_combout  & ( !\Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout  & \regs~561_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~561_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[10]~45_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_549 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_548 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_548 .lut_mask = 64'hABABFFFFABFFFFFF;
defparam \memin[10]~47_Duplicate_548 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[2]~10_Duplicate_646 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_549 ,\memin[9]~52_Duplicate_428 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_502 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_Duplicate_646 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE164A27907C00E83D87818C1C3AFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X45_Y15_N54
cyclonev_lcell_comb \memin[2]~10_Duplicate_284 (
// Equation(s):
// \memin[2]~10_Duplicate_285  = ( \Selector29~3_combout  & ( \memin[2]~9_combout  ) ) # ( !\Selector29~3_combout  & ( \memin[2]~9_combout  ) ) # ( \Selector29~3_combout  & ( !\memin[2]~9_combout  & ( ((\memin[0]~0_combout  & \regs~521_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector29~3_combout  & ( !\memin[2]~9_combout  & ( (\memin[0]~0_combout  & \regs~521_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~521_combout ),
	.datae(!\Selector29~3_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_285 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_284 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_284 .lut_mask = 64'h000F333FFFFFFFFF;
defparam \memin[2]~10_Duplicate_284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y15_N30
cyclonev_lcell_comb \memin[5]~36_Duplicate_578 (
// Equation(s):
// \memin[5]~36_Duplicate_579  = ( \Selector26~3_combout  & ( \memin[5]~35_combout  ) ) # ( !\Selector26~3_combout  & ( \memin[5]~35_combout  ) ) # ( \Selector26~3_combout  & ( !\memin[5]~35_combout  & ( ((\memin[0]~0_combout  & \regs~546_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector26~3_combout  & ( !\memin[5]~35_combout  & ( (\memin[0]~0_combout  & \regs~546_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~546_combout ),
	.datae(!\Selector26~3_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_579 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_578 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_578 .lut_mask = 64'h000F333FFFFFFFFF;
defparam \memin[5]~36_Duplicate_578 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y15_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_214 (
// Equation(s):
// \memin[7]~26_Duplicate_215  = ( \regs~536_combout  & ( \Selector24~3_combout  & ( ((\memin[7]~25_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~536_combout  & ( \Selector24~3_combout  & ( (\memin[7]~25_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~536_combout  & ( !\Selector24~3_combout  & ( (\memin[7]~25_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_215 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_214 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_214 .lut_mask = 64'h00FF0FFF33FF3FFF;
defparam \memin[7]~26_Duplicate_214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y15_N24
cyclonev_lcell_comb \memin[9]~52_Duplicate (
// Equation(s):
// \memin[9]~52_Duplicate_160  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_160 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate .extended_lut = "off";
defparam \memin[9]~52_Duplicate .lut_mask = 64'h00FF33FF0FFF3FFF;
defparam \memin[9]~52_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N18
cyclonev_lcell_comb \memin[10]~47_Duplicate (
// Equation(s):
// \memin[10]~47_Duplicate_190  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_190 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate .extended_lut = "off";
defparam \memin[10]~47_Duplicate .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[10]~47_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y15_N54
cyclonev_lcell_comb \memin[12]~70_Duplicate (
// Equation(s):
// \memin[12]~70_Duplicate_338  = ( \Selector19~0_combout  & ( \memin[12]~68_combout  ) ) # ( !\Selector19~0_combout  & ( \memin[12]~68_combout  ) ) # ( \Selector19~0_combout  & ( !\memin[12]~68_combout  & ( ((!\memin[12]~69_combout ) # ((\memin[0]~0_combout 
//  & \regs~591_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\Selector19~0_combout  & ( !\memin[12]~68_combout  & ( (!\memin[12]~69_combout ) # ((\memin[0]~0_combout  & \regs~591_combout )) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[12]~69_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~591_combout ),
	.datae(!\Selector19~0_combout ),
	.dataf(!\memin[12]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_338 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate .extended_lut = "off";
defparam \memin[12]~70_Duplicate .lut_mask = 64'hCCCFDDDFFFFFFFFF;
defparam \memin[12]~70_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y15_N36
cyclonev_lcell_comb \memin[14]~64_Duplicate_404 (
// Equation(s):
// \memin[14]~64_Duplicate_405  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( (((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[14]~62_combout ),
	.datad(!\memin[14]~63_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_405 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_404 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_404 .lut_mask = 64'hFF0FFF3FFF5FFF7F;
defparam \memin[14]~64_Duplicate_404 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[2]~10_Duplicate_285 }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_405 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_338 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_190 ,\memin[9]~52_Duplicate_160 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_215 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_579 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_285 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N12
cyclonev_lcell_comb \memin[2]~6 (
// Equation(s):
// \memin[2]~6_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~3_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~3_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~3_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & !\dmem~3_q ) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~3_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~6 .extended_lut = "off";
defparam \memin[2]~6 .lut_mask = 64'hA0A0E4E4B1B1F5F5;
defparam \memin[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N30
cyclonev_lcell_comb \memin[2]~7 (
// Equation(s):
// \memin[2]~7_combout  = ( \dmem~39_combout  & ( \memin[2]~6_combout  & ( !dmem_rtl_0_bypass[33] ) ) ) # ( !\dmem~39_combout  & ( \memin[2]~6_combout  & ( (!dmem_rtl_0_bypass[33]) # (dmem_rtl_0_bypass[34]) ) ) ) # ( \dmem~39_combout  & ( 
// !\memin[2]~6_combout  & ( !dmem_rtl_0_bypass[33] ) ) ) # ( !\dmem~39_combout  & ( !\memin[2]~6_combout  & ( (!dmem_rtl_0_bypass[34] & !dmem_rtl_0_bypass[33]) ) ) )

	.dataa(!dmem_rtl_0_bypass[34]),
	.datab(gnd),
	.datac(!dmem_rtl_0_bypass[33]),
	.datad(gnd),
	.datae(!\dmem~39_combout ),
	.dataf(!\memin[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~7 .extended_lut = "off";
defparam \memin[2]~7 .lut_mask = 64'hA0A0F0F0F5F5F0F0;
defparam \memin[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \memin[2]~9 (
// Equation(s):
// \memin[2]~9_combout  = ( \WideNor0~combout  & ( \memin[2]~7_combout  & ( (!\memin[2]~8_combout ) # (\Decoder9~0_combout ) ) ) ) # ( !\WideNor0~combout  & ( \memin[2]~7_combout  & ( (!\memin[2]~8_combout ) # ((\Decoder9~0_combout  & iomem[2])) ) ) ) # ( 
// \WideNor0~combout  & ( !\memin[2]~7_combout  & ( !\memin[2]~8_combout  ) ) ) # ( !\WideNor0~combout  & ( !\memin[2]~7_combout  & ( (!\memin[2]~8_combout ) # ((\Decoder9~0_combout  & iomem[2])) ) ) )

	.dataa(gnd),
	.datab(!\Decoder9~0_combout ),
	.datac(!\memin[2]~8_combout ),
	.datad(!iomem[2]),
	.datae(!\WideNor0~combout ),
	.dataf(!\memin[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~9 .extended_lut = "off";
defparam \memin[2]~9 .lut_mask = 64'hF0F3F0F0F0F3F3F3;
defparam \memin[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \memin[2]~10 (
// Equation(s):
// \memin[2]~10_combout  = ( \regs~521_combout  & ( (((\Selector29~3_combout  & \Selector75~0_combout )) # (\memin[2]~9_combout )) # (\memin[0]~0_combout ) ) ) # ( !\regs~521_combout  & ( ((\Selector29~3_combout  & \Selector75~0_combout )) # 
// (\memin[2]~9_combout ) ) )

	.dataa(!\Selector29~3_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[2]~9_combout ),
	.datae(gnd),
	.dataf(!\regs~521_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10 .extended_lut = "off";
defparam \memin[2]~10 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \memin[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N40
dffeas \B[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr31~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\B[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \B[2]~DUPLICATE .is_wysiwyg = "true";
defparam \B[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N45
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( A[2] & ( (\B[2]~DUPLICATE_q  & ALUfunc[0]) ) ) # ( !A[2] & ( !\B[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!ALUfunc[0]),
	.datae(gnd),
	.dataf(!A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'hF0F0F0F0000F000F;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N15
cyclonev_lcell_comb \ALUout~1 (
// Equation(s):
// \ALUout~1_combout  = ( A[2] & ( B[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~1 .extended_lut = "off";
defparam \ALUout~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \ShiftLeft0~0_combout  & ( (!B[4] & (\ShiftLeft0~3_combout  & !\ShiftRight0~6_combout )) ) )

	.dataa(!B[4]),
	.datab(gnd),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h000000000A000A00;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N0
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( \B[0]~DUPLICATE_q  & ( A[3] & ( (!B[1]) # (\A[5]~DUPLICATE_q ) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( A[3] & ( (!B[1] & ((A[2]))) # (B[1] & (\A[4]~_Duplicate_15 )) ) ) ) # ( \B[0]~DUPLICATE_q  & ( !A[3] & ( (\A[5]~DUPLICATE_q  & 
// B[1]) ) ) ) # ( !\B[0]~DUPLICATE_q  & ( !A[3] & ( (!B[1] & ((A[2]))) # (B[1] & (\A[4]~_Duplicate_15 )) ) ) )

	.dataa(!\A[4]~_Duplicate_15 ),
	.datab(!\A[5]~DUPLICATE_q ),
	.datac(!A[2]),
	.datad(!B[1]),
	.datae(!\B[0]~DUPLICATE_q ),
	.dataf(!A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h0F5500330F55FF33;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N48
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~24_combout  & ( (!B[2] & (((\ShiftRight0~22_combout )) # (B[3]))) # (B[2] & ((!B[3]) # ((\ShiftRight0~25_combout )))) ) ) ) # ( !\ShiftRight0~23_combout  & ( \ShiftRight0~24_combout  & 
// ( (!B[2] & (((\ShiftRight0~22_combout )) # (B[3]))) # (B[2] & (B[3] & (\ShiftRight0~25_combout ))) ) ) ) # ( \ShiftRight0~23_combout  & ( !\ShiftRight0~24_combout  & ( (!B[2] & (!B[3] & ((\ShiftRight0~22_combout )))) # (B[2] & ((!B[3]) # 
// ((\ShiftRight0~25_combout )))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~24_combout  & ( (!B[2] & (!B[3] & ((\ShiftRight0~22_combout )))) # (B[2] & (B[3] & (\ShiftRight0~25_combout ))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!\ShiftRight0~22_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h018945CD23AB67EF;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N48
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \ShiftRight0~26_combout  & ( \ShiftRight0~21_combout  & ( (!\ShiftRight0~6_combout ) # (A[31]) ) ) ) # ( !\ShiftRight0~26_combout  & ( \ShiftRight0~21_combout  & ( (!\ShiftRight0~6_combout  & (B[4])) # (\ShiftRight0~6_combout  
// & ((A[31]))) ) ) ) # ( \ShiftRight0~26_combout  & ( !\ShiftRight0~21_combout  & ( (!\ShiftRight0~6_combout  & (!B[4])) # (\ShiftRight0~6_combout  & ((A[31]))) ) ) ) # ( !\ShiftRight0~26_combout  & ( !\ShiftRight0~21_combout  & ( (\ShiftRight0~6_combout  & 
// A[31]) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!B[4]),
	.datad(!A[31]),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h0033C0F30C3FCCFF;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \ShiftLeft0~4_combout  & ( \ShiftRight0~27_combout  & ( ((!ALUfunc[0] & (\Add1~5_sumout )) # (ALUfunc[0] & ((\ALUout~1_combout )))) # (ALUfunc[3]) ) ) ) # ( !\ShiftLeft0~4_combout  & ( \ShiftRight0~27_combout  & ( (!ALUfunc[0] & 
// (((\Add1~5_sumout )) # (ALUfunc[3]))) # (ALUfunc[0] & (!ALUfunc[3] & ((\ALUout~1_combout )))) ) ) ) # ( \ShiftLeft0~4_combout  & ( !\ShiftRight0~27_combout  & ( (!ALUfunc[0] & (!ALUfunc[3] & (\Add1~5_sumout ))) # (ALUfunc[0] & (((\ALUout~1_combout )) # 
// (ALUfunc[3]))) ) ) ) # ( !\ShiftLeft0~4_combout  & ( !\ShiftRight0~27_combout  & ( (!ALUfunc[3] & ((!ALUfunc[0] & (\Add1~5_sumout )) # (ALUfunc[0] & ((\ALUout~1_combout ))))) ) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[3]),
	.datac(!\Add1~5_sumout ),
	.datad(!\ALUout~1_combout ),
	.datae(!\ShiftLeft0~4_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \ALUout~1_combout  & ( (!ALUfunc[0] & \Add2~5_sumout ) ) ) # ( !\ALUout~1_combout  & ( (\Add2~5_sumout ) # (ALUfunc[0]) ) )

	.dataa(!ALUfunc[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\ALUout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h55FF55FF00AA00AA;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N24
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Selector29~2_combout  & ( \Selector29~1_combout  & ( (!\Selector29~0_combout  & ((!ALUfunc[3] & (ALUfunc[2])) # (ALUfunc[3] & ((!ALUfunc[1]))))) # (\Selector29~0_combout  & ((!ALUfunc[2] & ((ALUfunc[3]))) # (ALUfunc[2] & 
// (!ALUfunc[1])))) ) ) ) # ( !\Selector29~2_combout  & ( \Selector29~1_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((!ALUfunc[1]) # (\Selector29~0_combout )))) # (ALUfunc[2] & (!\Selector29~0_combout  & (ALUfunc[1] & !ALUfunc[3]))) ) ) ) # ( 
// \Selector29~2_combout  & ( !\Selector29~1_combout  & ( (!ALUfunc[2] & (\Selector29~0_combout  & (ALUfunc[1] & ALUfunc[3]))) # (ALUfunc[2] & ((!ALUfunc[1]) # ((!\Selector29~0_combout  & !ALUfunc[3])))) ) ) ) # ( !\Selector29~2_combout  & ( 
// !\Selector29~1_combout  & ( (ALUfunc[1] & ((!\Selector29~0_combout  & (ALUfunc[2] & !ALUfunc[3])) # (\Selector29~0_combout  & (!ALUfunc[2] & ALUfunc[3])))) ) ) )

	.dataa(!\Selector29~0_combout ),
	.datab(!ALUfunc[2]),
	.datac(!ALUfunc[1]),
	.datad(!ALUfunc[3]),
	.datae(!\Selector29~2_combout ),
	.dataf(!\Selector29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h0204323402C432F4;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( !\LdPC~1_combout  & ( (((\Add0~5_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((!\Selector75~0_combout  & (\memin[0]~0_combout  & ((\regs~521_combout )))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~521_combout )) # 
// (\Selector29~3_combout )))) # (\memin[2]~9_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector29~3_combout ),
	.datad(!\regs~521_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(!\Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "on";
defparam \PC~47 .lut_mask = 64'h0F0F05370F0FFFFF;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N56
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N6
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( PC[4] & ( \PC[5]~DUPLICATE_q  & ( (!PC[7] & ((!PC[2] & (!\PC[6]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q ))) # (PC[2] & ((\PC[3]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q ))))) ) ) ) # ( !PC[4] & ( \PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & 
// ((!\PC[6]~DUPLICATE_q  & (!PC[2])) # (\PC[6]~DUPLICATE_q  & ((!PC[7]))))) # (\PC[3]~DUPLICATE_q  & (!PC[2] & ((!PC[7])))) ) ) ) # ( PC[4] & ( !\PC[5]~DUPLICATE_q  & ( (!PC[2] & (!\PC[6]~DUPLICATE_q  & ((!PC[7]) # (\PC[3]~DUPLICATE_q )))) # (PC[2] & 
// (!\PC[6]~DUPLICATE_q  $ (((!PC[7]))))) ) ) ) # ( !PC[4] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  $ (!PC[7])))) # (\PC[3]~DUPLICATE_q  & (!PC[2] & (!\PC[6]~DUPLICATE_q  & !PC[7]))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!PC[7]),
	.datae(!PC[4]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h38C0994CBA809700;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( PC[7] & ( \PC[4]~DUPLICATE_q  & ( (!PC[2] & ((!\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) # (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( \PC[4]~DUPLICATE_q  & ( 
// (!\PC[6]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((!PC[2] & !\PC[5]~DUPLICATE_q ))))) ) ) ) # ( PC[7] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!PC[2] & ((\PC[3]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & ((!PC[2]) # 
// (\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( !\PC[4]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (PC[2] & (!\PC[6]~DUPLICATE_q  $ (\PC[3]~DUPLICATE_q )))) # (\PC[5]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!\PC[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h4334028B70800820;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \imem~12_combout  & ( (PC[9] & (\imem~11_combout  & \imem~1_combout )) ) ) # ( !\imem~12_combout  & ( (\imem~1_combout  & ((!PC[9]) # (\imem~11_combout ))) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~11_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h00AF00AF00050005;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N40
dffeas \IR[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[10] .is_wysiwyg = "true";
defparam \IR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( PC[4] & ( \PC[5]~DUPLICATE_q  & ( PC[7] ) ) ) # ( !PC[4] & ( \PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & (PC[2])) # (\PC[6]~DUPLICATE_q  & ((PC[7]))))) # (\PC[3]~DUPLICATE_q  & (((PC[7])))) ) ) ) # ( 
// PC[4] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[2] & ((!\PC[3]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (((PC[7])))) ) ) ) # ( !PC[4] & ( !\PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[2] & (!PC[7] $ (\PC[3]~DUPLICATE_q )))) # 
// (\PC[6]~DUPLICATE_q  & (((PC[7])))) ) ) )

	.dataa(!PC[2]),
	.datab(!PC[7]),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'h4133503353333333;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (PC[2] & (!\PC[4]~DUPLICATE_q  & (!PC[7] $ (\PC[6]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & ((!PC[7] & ((\PC[6]~DUPLICATE_q 
// ))) # (PC[7] & (!PC[2] & !\PC[6]~DUPLICATE_q )))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & ((!PC[7] & (!PC[2] $ (!\PC[4]~DUPLICATE_q ))) # (PC[7] & (!PC[2] & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  
// & ( !\PC[3]~DUPLICATE_q  & ( (!PC[7] & (PC[2] & (!\PC[4]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[7]),
	.datab(!PC[2]),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'h2000006840A02010;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N36
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( \imem~1_combout  & ( (!PC[9] & ((!\imem~120_combout ))) # (PC[9] & (!\imem~121_combout )) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(!\imem~121_combout ),
	.datad(!\imem~120_combout ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h00000000FC30FC30;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N37
dffeas \IR[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~95_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N54
cyclonev_lcell_comb \memin[4]~39 (
// Equation(s):
// \memin[4]~39_combout  = ( \IR[12]~DUPLICATE_q  & ( \DrPC~0_combout  & ( (!\PC[4]~DUPLICATE_q  & ((!\Dr4xoff~0_combout ) # (IR[10]))) ) ) ) # ( !\IR[12]~DUPLICATE_q  & ( \DrPC~0_combout  & ( (!\PC[4]~DUPLICATE_q  & (!\DrOff~0_combout  & 
// ((!\Dr4xoff~0_combout ) # (IR[10])))) ) ) ) # ( \IR[12]~DUPLICATE_q  & ( !\DrPC~0_combout  & ( (!\Dr4xoff~0_combout ) # (IR[10]) ) ) ) # ( !\IR[12]~DUPLICATE_q  & ( !\DrPC~0_combout  & ( (!\DrOff~0_combout  & ((!\Dr4xoff~0_combout ) # (IR[10]))) ) ) )

	.dataa(!IR[10]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\DrOff~0_combout ),
	.datad(!\Dr4xoff~0_combout ),
	.datae(!\IR[12]~DUPLICATE_q ),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~39 .extended_lut = "off";
defparam \memin[4]~39 .lut_mask = 64'hF050FF55C040CC44;
defparam \memin[4]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N35
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N59
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y21_N12
cyclonev_lcell_comb \memin[2]~10_Duplicate_249 (
// Equation(s):
// \memin[2]~10_Duplicate_250  = ( \Selector29~3_combout  & ( \memin[2]~9_combout  ) ) # ( !\Selector29~3_combout  & ( \memin[2]~9_combout  ) ) # ( \Selector29~3_combout  & ( !\memin[2]~9_combout  & ( ((\regs~521_combout  & \memin[0]~0_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector29~3_combout  & ( !\memin[2]~9_combout  & ( (\regs~521_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(!\regs~521_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\Selector29~3_combout ),
	.dataf(!\memin[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_250 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_249 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_249 .lut_mask = 64'h05053737FFFFFFFF;
defparam \memin[2]~10_Duplicate_249 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N36
cyclonev_lcell_comb \memin[5]~36_Duplicate_452 (
// Equation(s):
// \memin[5]~36_Duplicate_453  = ( \memin[0]~0_combout  & ( \regs~546_combout  ) ) # ( !\memin[0]~0_combout  & ( \regs~546_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) ) # ( \memin[0]~0_combout  & ( 
// !\regs~546_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\regs~546_combout  & ( ((\Selector75~0_combout  & \Selector26~3_combout )) # (\memin[5]~35_combout ) ) ) )

	.dataa(!\memin[5]~35_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector26~3_combout ),
	.datad(gnd),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\regs~546_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_453 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_452 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_452 .lut_mask = 64'h575757575757FFFF;
defparam \memin[5]~36_Duplicate_452 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N0
cyclonev_lcell_comb \memin[7]~26_Duplicate_198 (
// Equation(s):
// \memin[7]~26_Duplicate_199  = ( \memin[7]~25_combout  & ( \Selector24~3_combout  ) ) # ( !\memin[7]~25_combout  & ( \Selector24~3_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[7]~25_combout  & ( 
// !\Selector24~3_combout  ) ) # ( !\memin[7]~25_combout  & ( !\Selector24~3_combout  & ( (\memin[0]~0_combout  & \regs~536_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~536_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[7]~25_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_199 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_198 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_198 .lut_mask = 64'h0303FFFF03FFFFFF;
defparam \memin[7]~26_Duplicate_198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N12
cyclonev_lcell_comb \memin[8]~57_Duplicate_664 (
// Equation(s):
// \memin[8]~57_Duplicate_665  = ( \memin[8]~56_combout  ) # ( !\memin[8]~56_combout  & ( (!\Selector75~0_combout  & (\memin[0]~0_combout  & (\regs~571_combout ))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~571_combout )) # 
// (\Selector23~3_combout ))) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~571_combout ),
	.datad(!\Selector23~3_combout ),
	.datae(gnd),
	.dataf(!\memin[8]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~57_Duplicate_665 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~57_Duplicate_664 .extended_lut = "off";
defparam \memin[8]~57_Duplicate_664 .lut_mask = 64'h03570357FFFFFFFF;
defparam \memin[8]~57_Duplicate_664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y25_N12
cyclonev_lcell_comb \memin[9]~52_Duplicate_210 (
// Equation(s):
// \memin[9]~52_Duplicate_211  = ( \memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout  & \regs~566_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[9]~51_combout  
// & ( !\Selector22~3_Duplicate_5  ) ) # ( !\memin[9]~51_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout  & \regs~566_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\memin[9]~51_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_211 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_210 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_210 .lut_mask = 64'h0033FFFF0F3FFFFF;
defparam \memin[9]~52_Duplicate_210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y22_N30
cyclonev_lcell_comb \memin[10]~47_Duplicate_278 (
// Equation(s):
// \memin[10]~47_Duplicate_279  = ( \regs~561_combout  & ( \memin[10]~45_combout  ) ) # ( !\regs~561_combout  & ( \memin[10]~45_combout  ) ) # ( \regs~561_combout  & ( !\memin[10]~45_combout  & ( (!\memin[10]~46_combout ) # (((\Selector75~0_combout  & 
// \Selector21~3_combout )) # (\memin[0]~0_combout )) ) ) ) # ( !\regs~561_combout  & ( !\memin[10]~45_combout  & ( (!\memin[10]~46_combout ) # ((\Selector75~0_combout  & \Selector21~3_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector21~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\memin[10]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_279 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_278 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_278 .lut_mask = 64'hABABABFFFFFFFFFF;
defparam \memin[10]~47_Duplicate_278 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N18
cyclonev_lcell_comb \memin[12]~70_Duplicate_516 (
// Equation(s):
// \memin[12]~70_Duplicate_517  = ( \memin[12]~68_combout  & ( \Selector19~0_combout  ) ) # ( !\memin[12]~68_combout  & ( \Selector19~0_combout  & ( (!\memin[12]~69_combout ) # (((\regs~591_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout )) ) ) ) 
// # ( \memin[12]~68_combout  & ( !\Selector19~0_combout  ) ) # ( !\memin[12]~68_combout  & ( !\Selector19~0_combout  & ( (!\memin[12]~69_combout ) # ((\regs~591_combout  & \memin[0]~0_combout )) ) ) )

	.dataa(!\memin[12]~69_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~591_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[12]~68_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_517 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_516 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_516 .lut_mask = 64'hAAAFFFFFBBBFFFFF;
defparam \memin[12]~70_Duplicate_516 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y25_N6
cyclonev_lcell_comb \memin[14]~64_Duplicate_310 (
// Equation(s):
// \memin[14]~64_Duplicate_311  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector17~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_311 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_310 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_310 .lut_mask = 64'hABABFFFFABFFFFFF;
defparam \memin[14]~64_Duplicate_310 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[4]~41_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_311 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_517 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_279 ,\memin[9]~52_Duplicate_211 ,\memin[8]~57_Duplicate_665 ,\memin[7]~26_Duplicate_199 ,\memin[6]~31_combout ,
\memin[5]~36_Duplicate_453 ,\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_250 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y22_N30
cyclonev_lcell_comb \memin[5]~36_Duplicate_544 (
// Equation(s):
// \memin[5]~36_Duplicate_545  = ( \Selector26~3_combout  & ( \memin[5]~35_combout  ) ) # ( !\Selector26~3_combout  & ( \memin[5]~35_combout  ) ) # ( \Selector26~3_combout  & ( !\memin[5]~35_combout  & ( ((\memin[0]~0_combout  & \regs~546_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector26~3_combout  & ( !\memin[5]~35_combout  & ( (\memin[0]~0_combout  & \regs~546_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\regs~546_combout ),
	.datae(!\Selector26~3_combout ),
	.dataf(!\memin[5]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[5]~36_Duplicate_545 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[5]~36_Duplicate_544 .extended_lut = "off";
defparam \memin[5]~36_Duplicate_544 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \memin[5]~36_Duplicate_544 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y22_N12
cyclonev_lcell_comb \memin[7]~26_Duplicate_231 (
// Equation(s):
// \memin[7]~26_Duplicate_232  = ( \regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) # ( \regs~536_combout  & ( !\memin[7]~25_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # 
// (\memin[0]~0_combout ) ) ) ) # ( !\regs~536_combout  & ( !\memin[7]~25_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\Selector24~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~536_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_232 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_231 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_231 .lut_mask = 64'h050505FFFFFFFFFF;
defparam \memin[7]~26_Duplicate_231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y22_N24
cyclonev_lcell_comb \memin[9]~52_Duplicate_320 (
// Equation(s):
// \memin[9]~52_Duplicate_321  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[9]~51_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_321 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_320 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_320 .lut_mask = 64'h00FF0FFF33FF3FFF;
defparam \memin[9]~52_Duplicate_320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N18
cyclonev_lcell_comb \memin[10]~47_Duplicate_439 (
// Equation(s):
// \memin[10]~47_Duplicate_440  = ( \Selector21~3_combout  & ( \memin[0]~0_combout  & ( (((!\memin[10]~46_combout ) # (\regs~561_combout )) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector21~3_combout  & ( \memin[0]~0_combout  & ( 
// ((!\memin[10]~46_combout ) # (\regs~561_combout )) # (\memin[10]~45_combout ) ) ) ) # ( \Selector21~3_combout  & ( !\memin[0]~0_combout  & ( ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector21~3_combout 
//  & ( !\memin[0]~0_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~45_combout ),
	.datac(!\memin[10]~46_combout ),
	.datad(!\regs~561_combout ),
	.datae(!\Selector21~3_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_440 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_439 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_439 .lut_mask = 64'hF3F3F7F7F3FFF7FF;
defparam \memin[10]~47_Duplicate_439 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y22_N54
cyclonev_lcell_comb \memin[14]~64_Duplicate_433 (
// Equation(s):
// \memin[14]~64_Duplicate_434  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout ) # (\memin[0]~0_combout )) # (\memin[14]~62_combout )) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// (!\memin[14]~63_combout ) # ((\memin[0]~0_combout ) # (\memin[14]~62_combout )) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout ) # (\memin[14]~62_combout )) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\memin[14]~62_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_434 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_433 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_433 .lut_mask = 64'hBBBBBBFFBFBFBFFF;
defparam \memin[14]~64_Duplicate_433 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y22_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[4]~41_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_434 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_440 ,\memin[9]~52_Duplicate_321 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_232 ,\memin[6]~31_combout ,\memin[5]~36_Duplicate_545 ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000522F6BFD0E9E18000C00000D000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N27
cyclonev_lcell_comb \memin[4]~37 (
// Equation(s):
// \memin[4]~37_combout  = ( \dmem~5_q  & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ))) ) ) ) # ( \dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~5_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~37 .extended_lut = "off";
defparam \memin[4]~37 .lut_mask = 64'h0005FF0500AFFFAF;
defparam \memin[4]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N54
cyclonev_lcell_comb \memin[4]~38 (
// Equation(s):
// \memin[4]~38_combout  = ( \memin[4]~37_combout  & ( ((!\dmem~39_combout  & dmem_rtl_0_bypass[38])) # (dmem_rtl_0_bypass[37]) ) ) # ( !\memin[4]~37_combout  & ( (dmem_rtl_0_bypass[37] & ((!dmem_rtl_0_bypass[38]) # (\dmem~39_combout ))) ) )

	.dataa(gnd),
	.datab(!\dmem~39_combout ),
	.datac(!dmem_rtl_0_bypass[37]),
	.datad(!dmem_rtl_0_bypass[38]),
	.datae(gnd),
	.dataf(!\memin[4]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~38 .extended_lut = "off";
defparam \memin[4]~38 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \memin[4]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N30
cyclonev_lcell_comb \memin[4]~40 (
// Equation(s):
// \memin[4]~40_combout  = ( \memin[4]~38_combout  & ( \WideNor0~combout  & ( (!\memin[4]~39_combout ) # (\Decoder9~0_combout ) ) ) ) # ( !\memin[4]~38_combout  & ( \WideNor0~combout  & ( !\memin[4]~39_combout  ) ) ) # ( \memin[4]~38_combout  & ( 
// !\WideNor0~combout  & ( (!\memin[4]~39_combout ) # ((\Decoder9~0_combout  & iomem[4])) ) ) ) # ( !\memin[4]~38_combout  & ( !\WideNor0~combout  & ( (!\memin[4]~39_combout ) # ((\Decoder9~0_combout  & iomem[4])) ) ) )

	.dataa(!\Decoder9~0_combout ),
	.datab(!iomem[4]),
	.datac(!\memin[4]~39_combout ),
	.datad(gnd),
	.datae(!\memin[4]~38_combout ),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~40 .extended_lut = "off";
defparam \memin[4]~40 .lut_mask = 64'hF1F1F1F1F0F0F5F5;
defparam \memin[4]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N59
dffeas \regs~292 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~292 .is_wysiwyg = "true";
defparam \regs~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y18_N14
dffeas \regs~356 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~356 .is_wysiwyg = "true";
defparam \regs~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y20_N41
dffeas \regs~260 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~260 .is_wysiwyg = "true";
defparam \regs~260 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N18
cyclonev_lcell_comb \regs~324feeder (
// Equation(s):
// \regs~324feeder_combout  = ( \memin[4]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~324feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~324feeder .extended_lut = "off";
defparam \regs~324feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~324feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \regs~324 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~324 .is_wysiwyg = "true";
defparam \regs~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N18
cyclonev_lcell_comb \regs~549 (
// Equation(s):
// \regs~549_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~356_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~324_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~292_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~260_q  ) ) )

	.dataa(!\regs~292_q ),
	.datab(!\regs~356_q ),
	.datac(!\regs~260_q ),
	.datad(!\regs~324_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~549 .extended_lut = "off";
defparam \regs~549 .lut_mask = 64'h0F0F555500FF3333;
defparam \regs~549 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N10
dffeas \regs~132 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~132 .is_wysiwyg = "true";
defparam \regs~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y15_N9
cyclonev_lcell_comb \regs~196feeder (
// Equation(s):
// \regs~196feeder_combout  = ( \memin[4]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[4]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~196feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~196feeder .extended_lut = "off";
defparam \regs~196feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~196feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y15_N10
dffeas \regs~196 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~196 .is_wysiwyg = "true";
defparam \regs~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \regs~164 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~164 .is_wysiwyg = "true";
defparam \regs~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N16
dffeas \regs~228 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~228 .is_wysiwyg = "true";
defparam \regs~228 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N3
cyclonev_lcell_comb \regs~548 (
// Equation(s):
// \regs~548_combout  = ( \Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~228_q  ) ) ) # ( !\Selector81~1_combout  & ( \Selector80~1_combout  & ( \regs~196_q  ) ) ) # ( \Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~164_q  ) ) ) # ( 
// !\Selector81~1_combout  & ( !\Selector80~1_combout  & ( \regs~132_q  ) ) )

	.dataa(!\regs~132_q ),
	.datab(!\regs~196_q ),
	.datac(!\regs~164_q ),
	.datad(!\regs~228_q ),
	.datae(!\Selector81~1_combout ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~548 .extended_lut = "off";
defparam \regs~548 .lut_mask = 64'h55550F0F333300FF;
defparam \regs~548 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \regs~484 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~484 .is_wysiwyg = "true";
defparam \regs~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N4
dffeas \regs~452 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~452 .is_wysiwyg = "true";
defparam \regs~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N4
dffeas \regs~420 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~420 .is_wysiwyg = "true";
defparam \regs~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N55
dffeas \regs~388 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~388 .is_wysiwyg = "true";
defparam \regs~388 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \regs~550_Duplicate (
// Equation(s):
// \regs~550_Duplicate_692  = ( \Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~484_q  ) ) ) # ( !\Selector80~1_combout  & ( \Selector81~1_combout  & ( \regs~420_q  ) ) ) # ( \Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~452_q  ) ) 
// ) # ( !\Selector80~1_combout  & ( !\Selector81~1_combout  & ( \regs~388_q  ) ) )

	.dataa(!\regs~484_q ),
	.datab(!\regs~452_q ),
	.datac(!\regs~420_q ),
	.datad(!\regs~388_q ),
	.datae(!\Selector80~1_combout ),
	.dataf(!\Selector81~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~550_Duplicate_692 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~550_Duplicate .extended_lut = "off";
defparam \regs~550_Duplicate .lut_mask = 64'h00FF33330F0F5555;
defparam \regs~550_Duplicate .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N47
dffeas \regs~100 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~100 .is_wysiwyg = "true";
defparam \regs~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N8
dffeas \regs~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~4 .is_wysiwyg = "true";
defparam \regs~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \regs~68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~68 .is_wysiwyg = "true";
defparam \regs~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N14
dffeas \regs~36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~36 .is_wysiwyg = "true";
defparam \regs~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N12
cyclonev_lcell_comb \regs~547 (
// Equation(s):
// \regs~547_combout  = ( \regs~36_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~68_q ))) # (\Selector81~1_combout  & (\regs~100_q )) ) ) ) # ( !\regs~36_q  & ( \Selector80~1_combout  & ( (!\Selector81~1_combout  & ((\regs~68_q ))) # 
// (\Selector81~1_combout  & (\regs~100_q )) ) ) ) # ( \regs~36_q  & ( !\Selector80~1_combout  & ( (\Selector81~1_combout ) # (\regs~4_q ) ) ) ) # ( !\regs~36_q  & ( !\Selector80~1_combout  & ( (\regs~4_q  & !\Selector81~1_combout ) ) ) )

	.dataa(!\regs~100_q ),
	.datab(!\regs~4_q ),
	.datac(!\Selector81~1_combout ),
	.datad(!\regs~68_q ),
	.datae(!\regs~36_q ),
	.dataf(!\Selector80~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~547 .extended_lut = "off";
defparam \regs~547 .lut_mask = 64'h30303F3F05F505F5;
defparam \regs~547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N6
cyclonev_lcell_comb \regs~551 (
// Equation(s):
// \regs~551_combout  = ( \regs~550_Duplicate_692  & ( \regs~547_combout  & ( (!\Selector79~1_combout  & (((!\Selector78~1_combout )) # (\regs~549_combout ))) # (\Selector79~1_combout  & (((\Selector78~1_combout ) # (\regs~548_combout )))) ) ) ) # ( 
// !\regs~550_Duplicate_692  & ( \regs~547_combout  & ( (!\Selector79~1_combout  & (((!\Selector78~1_combout )) # (\regs~549_combout ))) # (\Selector79~1_combout  & (((\regs~548_combout  & !\Selector78~1_combout )))) ) ) ) # ( \regs~550_Duplicate_692  & ( 
// !\regs~547_combout  & ( (!\Selector79~1_combout  & (\regs~549_combout  & ((\Selector78~1_combout )))) # (\Selector79~1_combout  & (((\Selector78~1_combout ) # (\regs~548_combout )))) ) ) ) # ( !\regs~550_Duplicate_692  & ( !\regs~547_combout  & ( 
// (!\Selector79~1_combout  & (\regs~549_combout  & ((\Selector78~1_combout )))) # (\Selector79~1_combout  & (((\regs~548_combout  & !\Selector78~1_combout )))) ) ) )

	.dataa(!\regs~549_combout ),
	.datab(!\regs~548_combout ),
	.datac(!\Selector79~1_combout ),
	.datad(!\Selector78~1_combout ),
	.datae(!\regs~550_Duplicate_692 ),
	.dataf(!\regs~547_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~551 .extended_lut = "off";
defparam \regs~551 .lut_mask = 64'h0350035FF350F35F;
defparam \regs~551 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N42
cyclonev_lcell_comb \memin[4]~41 (
// Equation(s):
// \memin[4]~41_combout  = ( \regs~551_combout  & ( (((\Selector75~0_combout  & \Selector27~3_combout )) # (\memin[0]~0_combout )) # (\memin[4]~40_combout ) ) ) # ( !\regs~551_combout  & ( ((\Selector75~0_combout  & \Selector27~3_combout )) # 
// (\memin[4]~40_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[4]~40_combout ),
	.datac(!\Selector27~3_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(gnd),
	.dataf(!\regs~551_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[4]~41 .extended_lut = "off";
defparam \memin[4]~41 .lut_mask = 64'h3737373737FF37FF;
defparam \memin[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \MAR[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[4] .is_wysiwyg = "true";
defparam \MAR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ( \Equal2~5_combout  & ( MAR[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Equal2~5_combout ),
	.dataf(!MAR[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~6 .extended_lut = "off";
defparam \Equal2~6 .lut_mask = 64'h000000000000FFFF;
defparam \Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \iomem[6] (
// Equation(s):
// iomem[6] = ( iomem[6] & ( (!\Equal3~0_combout  & ((!\Equal2~6_combout ) # (\SW[6]~input_o ))) ) ) # ( !iomem[6] & ( (!\Equal3~0_combout  & (\SW[6]~input_o  & \Equal2~6_combout )) ) )

	.dataa(!\Equal3~0_combout ),
	.datab(gnd),
	.datac(!\SW[6]~input_o ),
	.datad(!\Equal2~6_combout ),
	.datae(gnd),
	.dataf(!iomem[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[6] .extended_lut = "off";
defparam \iomem[6] .lut_mask = 64'h000A000AAA0AAA0A;
defparam \iomem[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N38
dffeas \IR[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~95_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[12] .is_wysiwyg = "true";
defparam \IR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N48
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( PC[2] & ( PC[9] ) ) # ( !PC[2] & ( PC[9] ) ) # ( PC[2] & ( !PC[9] & ( (!\PC[3]~DUPLICATE_q  & (PC[5] & (\PC[6]~DUPLICATE_q ))) # (\PC[3]~DUPLICATE_q  & (!PC[4] & (!PC[5] $ (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[2] & ( !PC[9] & ( 
// (PC[5] & (!\PC[3]~DUPLICATE_q  & ((PC[4]) # (\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'h04441604FFFFFFFF;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N54
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( !\PC[6]~DUPLICATE_q  & ( !PC[5] & ( PC[9] ) ) )

	.dataa(gnd),
	.datab(!PC[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h3333000000000000;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N6
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( PC[2] & ( PC[9] ) ) # ( !PC[2] & ( PC[9] ) ) # ( PC[2] & ( !PC[9] & ( (PC[5] & (\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[4]))) ) ) ) # ( !PC[2] & ( !PC[9] & ( (!PC[5] & ((!\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[4])) 
// # (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (PC[4]))))) # (PC[5] & ((!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[4])) # (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[4])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h24920100FFFFFFFF;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N0
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( !PC[7] & ( (!\PC[8]~DUPLICATE_q  & (\imem~92_combout )) # (\PC[8]~DUPLICATE_q  & (((!PC[9]) # ((\imem~91_combout ))))) ) ) # ( PC[7] & ( (!\PC[8]~DUPLICATE_q  & ((((\imem~93_combout ))))) # (\PC[8]~DUPLICATE_q  & 
// (((!\imem~16_combout )))) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\imem~92_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\imem~93_combout ),
	.datae(!PC[7]),
	.dataf(!\imem~91_combout ),
	.datag(!PC[9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "on";
defparam \imem~122 .lut_mask = 64'h727250FA777750FA;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N21
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( \imem~0_combout  & ( !\imem~122_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~122_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'h00000000FF00FF00;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N56
dffeas \IR[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~94_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[14] .is_wysiwyg = "true";
defparam \IR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \memin[6]~29 (
// Equation(s):
// \memin[6]~29_combout  = ( \DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[12] & (IR[14] & ((!\PC[6]~DUPLICATE_q ) # (!\DrPC~0_combout )))) ) ) ) # ( !\DrOff~0_combout  & ( \Dr4xoff~0_combout  & ( (IR[12] & ((!\PC[6]~DUPLICATE_q ) # (!\DrPC~0_combout ))) 
// ) ) ) # ( \DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (IR[14] & ((!\PC[6]~DUPLICATE_q ) # (!\DrPC~0_combout ))) ) ) ) # ( !\DrOff~0_combout  & ( !\Dr4xoff~0_combout  & ( (!\PC[6]~DUPLICATE_q ) # (!\DrPC~0_combout ) ) ) )

	.dataa(!IR[12]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!IR[14]),
	.datad(!\DrPC~0_combout ),
	.datae(!\DrOff~0_combout ),
	.dataf(!\Dr4xoff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~29 .extended_lut = "off";
defparam \memin[6]~29 .lut_mask = 64'hFFCC0F0C55440504;
defparam \memin[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N35
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N23
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N53
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N15
cyclonev_lcell_comb \memin[2]~10_Duplicate_466 (
// Equation(s):
// \memin[2]~10_Duplicate_467  = ( \Selector29~3_combout  & ( (((\memin[0]~0_combout  & \regs~521_combout )) # (\memin[2]~9_combout )) # (\Selector75~0_combout ) ) ) # ( !\Selector29~3_combout  & ( ((\memin[0]~0_combout  & \regs~521_combout )) # 
// (\memin[2]~9_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~521_combout ),
	.datad(!\memin[2]~9_combout ),
	.datae(gnd),
	.dataf(!\Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_467 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_466 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_466 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \memin[2]~10_Duplicate_466 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y19_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_208 (
// Equation(s):
// \memin[9]~52_Duplicate_209  = ( \memin[0]~0_combout  & ( \Selector22~3_Duplicate_5  & ( ((\regs~566_combout ) # (\memin[9]~51_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) 
// # (\Selector75~0_combout ) ) ) ) # ( \memin[0]~0_combout  & ( !\Selector22~3_Duplicate_5  & ( (\regs~566_combout ) # (\memin[9]~51_combout ) ) ) ) # ( !\memin[0]~0_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[9]~51_combout ),
	.datad(!\regs~566_combout ),
	.datae(!\memin[0]~0_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_209 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_208 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_208 .lut_mask = 64'h0F0F0FFF5F5F5FFF;
defparam \memin[9]~52_Duplicate_208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_276 (
// Equation(s):
// \memin[10]~47_Duplicate_277  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( (((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # (\memin[0]~0_combout )) # (\memin[10]~45_combout ) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~45_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[10]~46_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_277 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_276 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_276 .lut_mask = 64'hFF33FF3FFF77FF7F;
defparam \memin[10]~47_Duplicate_276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y18_N30
cyclonev_lcell_comb \memin[12]~70_Duplicate_514 (
// Equation(s):
// \memin[12]~70_Duplicate_515  = ( \regs~591_combout  & ( \Selector19~0_combout  & ( ((!\memin[12]~69_combout ) # ((\memin[12]~68_combout ) # (\Selector75~0_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~591_combout  & ( \Selector19~0_combout  & ( 
// (!\memin[12]~69_combout ) # ((\memin[12]~68_combout ) # (\Selector75~0_combout )) ) ) ) # ( \regs~591_combout  & ( !\Selector19~0_combout  & ( ((!\memin[12]~69_combout ) # (\memin[12]~68_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~591_combout  & 
// ( !\Selector19~0_combout  & ( (!\memin[12]~69_combout ) # (\memin[12]~68_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[12]~69_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[12]~68_combout ),
	.datae(!\regs~591_combout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_515 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_514 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_514 .lut_mask = 64'hCCFFDDFFCFFFDFFF;
defparam \memin[12]~70_Duplicate_514 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N51
cyclonev_lcell_comb \memin[14]~64_Duplicate_655 (
// Equation(s):
// \memin[14]~64_Duplicate_656  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector17~0_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_656 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_655 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_655 .lut_mask = 64'hABABFFFFABFFFFFF;
defparam \memin[14]~64_Duplicate_655 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[6]~31_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_656 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_515 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_277 ,\memin[9]~52_Duplicate_209 ,\memin[8]~57_combout ,\memin[7]~26_combout ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_467 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000057FD0504001010000C00000D200000000000000000";
// synopsys translate_on

// Location: LABCELL_X39_Y16_N36
cyclonev_lcell_comb \memin[2]~10_Duplicate_409 (
// Equation(s):
// \memin[2]~10_Duplicate_410  = ( \regs~521_combout  & ( \Selector29~3_combout  & ( ((\memin[0]~0_combout ) # (\Selector75~0_combout )) # (\memin[2]~9_combout ) ) ) ) # ( !\regs~521_combout  & ( \Selector29~3_combout  & ( (\Selector75~0_combout ) # 
// (\memin[2]~9_combout ) ) ) ) # ( \regs~521_combout  & ( !\Selector29~3_combout  & ( (\memin[0]~0_combout ) # (\memin[2]~9_combout ) ) ) ) # ( !\regs~521_combout  & ( !\Selector29~3_combout  & ( \memin[2]~9_combout  ) ) )

	.dataa(!\memin[2]~9_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(gnd),
	.datae(!\regs~521_combout ),
	.dataf(!\Selector29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[2]~10_Duplicate_410 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[2]~10_Duplicate_409 .extended_lut = "off";
defparam \memin[2]~10_Duplicate_409 .lut_mask = 64'h55555F5F77777F7F;
defparam \memin[2]~10_Duplicate_409 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y16_N24
cyclonev_lcell_comb \memin[7]~26_Duplicate_296 (
// Equation(s):
// \memin[7]~26_Duplicate_297  = ( \memin[7]~25_combout  & ( \regs~536_combout  ) ) # ( !\memin[7]~25_combout  & ( \regs~536_combout  & ( ((\Selector75~0_combout  & \Selector24~3_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \memin[7]~25_combout  & ( 
// !\regs~536_combout  ) ) # ( !\memin[7]~25_combout  & ( !\regs~536_combout  & ( (\Selector75~0_combout  & \Selector24~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector24~3_combout ),
	.datae(!\memin[7]~25_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_297 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_296 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_296 .lut_mask = 64'h0033FFFF0F3FFFFF;
defparam \memin[7]~26_Duplicate_296 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y16_N0
cyclonev_lcell_comb \memin[9]~52_Duplicate_263 (
// Equation(s):
// \memin[9]~52_Duplicate_264  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[9]~51_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[9]~51_combout ),
	.datad(gnd),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_264 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_263 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_263 .lut_mask = 64'h0F0F3F3F5F5F7F7F;
defparam \memin[9]~52_Duplicate_263 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y16_N42
cyclonev_lcell_comb \memin[10]~47_Duplicate_341 (
// Equation(s):
// \memin[10]~47_Duplicate_342  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( (((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\memin[10]~46_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_342 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_341 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_341 .lut_mask = 64'hFF0FFF5FFF3FFF7F;
defparam \memin[10]~47_Duplicate_341 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y20_N42
cyclonev_lcell_comb \memin[12]~70_Duplicate_635 (
// Equation(s):
// \memin[12]~70_Duplicate_636  = ( \regs~591_combout  & ( \memin[0]~0_combout  ) ) # ( !\regs~591_combout  & ( \memin[0]~0_combout  & ( (!\memin[12]~69_combout ) # (((\Selector19~0_combout  & \Selector75~0_combout )) # (\memin[12]~68_combout )) ) ) ) # ( 
// \regs~591_combout  & ( !\memin[0]~0_combout  & ( (!\memin[12]~69_combout ) # (((\Selector19~0_combout  & \Selector75~0_combout )) # (\memin[12]~68_combout )) ) ) ) # ( !\regs~591_combout  & ( !\memin[0]~0_combout  & ( (!\memin[12]~69_combout ) # 
// (((\Selector19~0_combout  & \Selector75~0_combout )) # (\memin[12]~68_combout )) ) ) )

	.dataa(!\memin[12]~69_combout ),
	.datab(!\Selector19~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\memin[12]~68_combout ),
	.datae(!\regs~591_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_636 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_635 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_635 .lut_mask = 64'hABFFABFFABFFFFFF;
defparam \memin[12]~70_Duplicate_635 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y16_N36
cyclonev_lcell_comb \memin[14]~64_Duplicate_540 (
// Equation(s):
// \memin[14]~64_Duplicate_541  = ( \memin[14]~62_combout  & ( \regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( \regs~581_combout  & ( (!\memin[14]~63_combout ) # (((\Selector75~0_combout  & \Selector17~0_combout )) # (\memin[0]~0_combout )) ) ) ) # ( 
// \memin[14]~62_combout  & ( !\regs~581_combout  ) ) # ( !\memin[14]~62_combout  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # ((\Selector75~0_combout  & \Selector17~0_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\memin[14]~62_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_541 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_540 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_540 .lut_mask = 64'hAABBFFFFAFBFFFFF;
defparam \memin[14]~64_Duplicate_540 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[6]~31_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_541 ,\memin[13]~67_combout ,\memin[12]~70_Duplicate_636 ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_342 ,\memin[9]~52_Duplicate_264 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_297 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_Duplicate_410 }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N6
cyclonev_lcell_comb \memin[6]~27 (
// Equation(s):
// \memin[6]~27_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~7_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~27 .extended_lut = "off";
defparam \memin[6]~27 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \memin[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N30
cyclonev_lcell_comb \memin[6]~28 (
// Equation(s):
// \memin[6]~28_combout  = ( \memin[6]~27_combout  & ( ((dmem_rtl_0_bypass[42] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[41]) ) ) # ( !\memin[6]~27_combout  & ( (dmem_rtl_0_bypass[41] & ((!dmem_rtl_0_bypass[42]) # (\dmem~39_combout ))) ) )

	.dataa(!dmem_rtl_0_bypass[42]),
	.datab(gnd),
	.datac(!\dmem~39_combout ),
	.datad(!dmem_rtl_0_bypass[41]),
	.datae(gnd),
	.dataf(!\memin[6]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~28 .extended_lut = "off";
defparam \memin[6]~28 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \memin[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N42
cyclonev_lcell_comb \memin[6]~30 (
// Equation(s):
// \memin[6]~30_combout  = ( \memin[6]~29_combout  & ( \memin[6]~28_combout  & ( ((iomem[6] & \Decoder9~0_combout )) # (\memin[10]~13_combout ) ) ) ) # ( !\memin[6]~29_combout  & ( \memin[6]~28_combout  ) ) # ( \memin[6]~29_combout  & ( !\memin[6]~28_combout 
//  & ( (iomem[6] & (\Decoder9~0_combout  & !\memin[10]~13_combout )) ) ) ) # ( !\memin[6]~29_combout  & ( !\memin[6]~28_combout  ) )

	.dataa(!iomem[6]),
	.datab(gnd),
	.datac(!\Decoder9~0_combout ),
	.datad(!\memin[10]~13_combout ),
	.datae(!\memin[6]~29_combout ),
	.dataf(!\memin[6]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[6]~30 .extended_lut = "off";
defparam \memin[6]~30 .lut_mask = 64'hFFFF0500FFFF05FF;
defparam \memin[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N0
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( !\LdPC~1_combout  & ( (((\Add0~13_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((!\memin[0]~0_combout  & (\Selector25~3_combout  & ((\Selector75~0_combout )))) # (\memin[0]~0_combout  & (((\Selector25~3_combout  & \Selector75~0_combout )) # 
// (\regs~541_combout )))) # (\memin[6]~30_combout ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[6]~30_combout ),
	.datac(!\Selector25~3_combout ),
	.datad(!\regs~541_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\Selector75~0_combout ),
	.datag(!\Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "on";
defparam \PC~39 .lut_mask = 64'h0F0F33770F0F3F7F;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N1
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N24
cyclonev_lcell_comb \imem~130 (
// Equation(s):
// \imem~130_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[9] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) # (\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( 
// !\PC[4]~DUPLICATE_q  & ( PC[9] & ( (\PC[8]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (((!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!\PC[8]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & 
// \PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!\PC[8]~DUPLICATE_q  & (\PC[3]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~130 .extended_lut = "off";
defparam \imem~130 .lut_mask = 64'h002A002014441051;
defparam \imem~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N6
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[9] & ( (\PC[8]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[9] & ( (\PC[8]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!\PC[8]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((!\PC[6]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[9] & ( 
// (!\PC[8]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h8200A20840000040;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N0
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( \PC[4]~DUPLICATE_q  & ( PC[9] & ( (\PC[8]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( PC[9] & ( 
// (\PC[8]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ))))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[9] & ( (!\PC[8]~DUPLICATE_q  & \PC[5]~DUPLICATE_q ) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !PC[9] 
// & ( (!\PC[8]~DUPLICATE_q  & ((!\PC[5]~DUPLICATE_q  & ((\PC[3]~DUPLICATE_q ))) # (\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q ))))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h0AA20A0A11055144;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N30
cyclonev_lcell_comb \imem~129 (
// Equation(s):
// \imem~129_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (!PC[9] & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q 
//  & (!\PC[8]~DUPLICATE_q  $ (PC[9])))) # (\PC[5]~DUPLICATE_q  & (!\PC[8]~DUPLICATE_q  & ((!PC[9])))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[8]~DUPLICATE_q  & (!PC[9] & (!\PC[6]~DUPLICATE_q  $ (!\PC[5]~DUPLICATE_q )))) # 
// (\PC[8]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (PC[9] & !\PC[5]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (\PC[8]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (PC[9] & !\PC[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[8]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~129 .extended_lut = "off";
defparam \imem~129 .lut_mask = 64'h0400248084A02000;
defparam \imem~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y23_N18
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( PC[2] & ( PC[7] & ( \imem~129_combout  ) ) ) # ( !PC[2] & ( PC[7] & ( \imem~43_combout  ) ) ) # ( PC[2] & ( !PC[7] & ( \imem~130_combout  ) ) ) # ( !PC[2] & ( !PC[7] & ( \imem~42_combout  ) ) )

	.dataa(!\imem~130_combout ),
	.datab(!\imem~43_combout ),
	.datac(!\imem~42_combout ),
	.datad(!\imem~129_combout ),
	.datae(!PC[2]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h0F0F5555333300FF;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N21
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( \imem~44_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N56
dffeas \IR[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[29]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[29] .is_wysiwyg = "true";
defparam \IR[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N3
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( IR[28] & ( IR[27] & ( (!IR[29] & (IR[26] & (IR[31] & IR[30]))) ) ) )

	.dataa(!IR[29]),
	.datab(!IR[26]),
	.datac(!IR[31]),
	.datad(!IR[30]),
	.datae(!IR[28]),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h0000000000000002;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = ( IR[23] & ( IR[20] ) ) # ( !IR[23] & ( (!IR[18] & ((!IR[20]) # (!IR[19]))) # (IR[18] & (!IR[20] & !IR[19])) ) )

	.dataa(!IR[18]),
	.datab(gnd),
	.datac(!IR[20]),
	.datad(!IR[19]),
	.datae(gnd),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr16~0 .extended_lut = "off";
defparam \WideOr16~0 .lut_mask = 64'hFAA0FAA00F0F0F0F;
defparam \WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( !state[4] & ( (\Decoder1~0_combout  & (!\WideOr16~0_combout  & (\Selector62~0_combout  & !IR[21]))) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(!\WideOr16~0_combout ),
	.datac(!\Selector62~0_combout ),
	.datad(!IR[21]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h0400040000000000;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( !state[1] & ( state[0] & ( (!state[2] & (!\Selector43~0_combout  & (!state[4] & !state[3]))) ) ) ) # ( state[1] & ( !state[0] & ( (state[2] & (!state[4] & state[3])) ) ) ) # ( !state[1] & ( !state[0] & ( (!state[2] & 
// (((!state[4] & state[3])))) # (state[2] & (!\Selector43~0_combout  & ((!state[3])))) ) ) )

	.dataa(!state[2]),
	.datab(!\Selector43~0_combout ),
	.datac(!state[4]),
	.datad(!state[3]),
	.datae(!state[1]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h44A0005080000000;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N18
cyclonev_lcell_comb \ALUfunc[2] (
// Equation(s):
// ALUfunc[2] = ( \Selector63~1_combout  & ( \Selector43~1_combout  ) ) # ( !\Selector63~1_combout  & ( ALUfunc[2] ) )

	.dataa(!\Selector43~1_combout ),
	.datab(gnd),
	.datac(!ALUfunc[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector63~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALUfunc[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc[2] .extended_lut = "off";
defparam \ALUfunc[2] .lut_mask = 64'h0F0F0F0F55555555;
defparam \ALUfunc[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N3
cyclonev_lcell_comb \ALUout~6 (
// Equation(s):
// \ALUout~6_combout  = (A[4] & B[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!A[4]),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~6 .extended_lut = "off";
defparam \ALUout~6 .lut_mask = 64'h000F000F000F000F;
defparam \ALUout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N24
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \Add2~29_sumout  & ( (!ALUfunc[0]) # (!\ALUout~6_combout ) ) ) # ( !\Add2~29_sumout  & ( (ALUfunc[0] & !\ALUout~6_combout ) ) )

	.dataa(gnd),
	.datab(!ALUfunc[0]),
	.datac(!\ALUout~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h30303030FCFCFCFC;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N27
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( A[4] & ( (ALUfunc[0] & B[4]) ) ) # ( !A[4] & ( !B[4] ) )

	.dataa(gnd),
	.datab(!ALUfunc[0]),
	.datac(gnd),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'hFF00FF0000330033;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N9
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \ShiftLeft0~18_combout  & ( (!\ShiftRight0~6_combout  & !B[4]) ) )

	.dataa(!\ShiftRight0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!B[4]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h00000000AA00AA00;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( \ShiftRight0~47_combout  & ( \ShiftRight0~46_combout  & ( (!B[2] & (((B[3])) # (\ShiftRight0~45_combout ))) # (B[2] & (((!B[3]) # (\ShiftRight0~39_combout )))) ) ) ) # ( !\ShiftRight0~47_combout  & ( \ShiftRight0~46_combout  & 
// ( (!B[2] & (\ShiftRight0~45_combout  & (!B[3]))) # (B[2] & (((!B[3]) # (\ShiftRight0~39_combout )))) ) ) ) # ( \ShiftRight0~47_combout  & ( !\ShiftRight0~46_combout  & ( (!B[2] & (((B[3])) # (\ShiftRight0~45_combout ))) # (B[2] & (((B[3] & 
// \ShiftRight0~39_combout )))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\ShiftRight0~46_combout  & ( (!B[2] & (\ShiftRight0~45_combout  & (!B[3]))) # (B[2] & (((B[3] & \ShiftRight0~39_combout )))) ) ) )

	.dataa(!\ShiftRight0~45_combout ),
	.datab(!B[2]),
	.datac(!B[3]),
	.datad(!\ShiftRight0~39_combout ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\ShiftRight0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h40434C4F70737C7F;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N30
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( \ShiftRight0~58_combout  & ( (!\ShiftRight0~6_combout  & (((B[4]) # (\ShiftRight0~59_combout )))) # (\ShiftRight0~6_combout  & (A[31])) ) ) # ( !\ShiftRight0~58_combout  & ( (!\ShiftRight0~6_combout  & 
// (((\ShiftRight0~59_combout  & !B[4])))) # (\ShiftRight0~6_combout  & (A[31])) ) )

	.dataa(!A[31]),
	.datab(!\ShiftRight0~59_combout ),
	.datac(!B[4]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h305530553F553F55;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N42
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Add1~29_sumout  & ( \ShiftRight0~60_combout  & ( (!ALUfunc[0]) # ((!ALUfunc[3] & (\ALUout~6_combout )) # (ALUfunc[3] & ((\ShiftLeft0~19_combout )))) ) ) ) # ( !\Add1~29_sumout  & ( \ShiftRight0~60_combout  & ( (!ALUfunc[3] & 
// (\ALUout~6_combout  & (ALUfunc[0]))) # (ALUfunc[3] & (((!ALUfunc[0]) # (\ShiftLeft0~19_combout )))) ) ) ) # ( \Add1~29_sumout  & ( !\ShiftRight0~60_combout  & ( (!ALUfunc[3] & (((!ALUfunc[0])) # (\ALUout~6_combout ))) # (ALUfunc[3] & (((ALUfunc[0] & 
// \ShiftLeft0~19_combout )))) ) ) ) # ( !\Add1~29_sumout  & ( !\ShiftRight0~60_combout  & ( (ALUfunc[0] & ((!ALUfunc[3] & (\ALUout~6_combout )) # (ALUfunc[3] & ((\ShiftLeft0~19_combout ))))) ) ) )

	.dataa(!\ALUout~6_combout ),
	.datab(!ALUfunc[3]),
	.datac(!ALUfunc[0]),
	.datad(!\ShiftLeft0~19_combout ),
	.datae(!\Add1~29_sumout ),
	.dataf(!\ShiftRight0~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N48
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( \Selector27~0_combout  & ( \Selector27~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((ALUfunc[1]) # (\Selector27~1_combout )))) # (ALUfunc[2] & (((!ALUfunc[1])))) ) ) ) # ( !\Selector27~0_combout  & ( \Selector27~2_combout  & ( 
// (!ALUfunc[3] & (ALUfunc[2])) # (ALUfunc[3] & (!ALUfunc[1] & ((\Selector27~1_combout ) # (ALUfunc[2])))) ) ) ) # ( \Selector27~0_combout  & ( !\Selector27~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((ALUfunc[1]) # (\Selector27~1_combout )))) ) ) ) # ( 
// !\Selector27~0_combout  & ( !\Selector27~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & (\Selector27~1_combout  & !ALUfunc[1]))) # (ALUfunc[2] & (!ALUfunc[3] & ((ALUfunc[1])))) ) ) )

	.dataa(!ALUfunc[2]),
	.datab(!ALUfunc[3]),
	.datac(!\Selector27~1_combout ),
	.datad(!ALUfunc[1]),
	.datae(!\Selector27~0_combout ),
	.dataf(!\Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'h0244022257445722;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N12
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( !\LdPC~1_combout  & ( (((\Add0~21_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((!\memin[0]~0_combout  & (\Selector75~0_combout  & (\Selector27~3_combout ))) # (\memin[0]~0_combout  & (((\Selector75~0_combout  & \Selector27~3_combout )) # 
// (\regs~551_combout )))) # (\memin[4]~40_combout ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector27~3_combout ),
	.datad(!\memin[4]~40_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\regs~551_combout ),
	.datag(!\Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "on";
defparam \PC~31 .lut_mask = 64'h0F0F03FF0F0F57FF;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y17_N14
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N18
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( PC[7] & ( \PC[3]~DUPLICATE_q  & ( (PC[4] & (!\PC[5]~DUPLICATE_q  & (!PC[2] & !\PC[6]~DUPLICATE_q ))) ) ) ) # ( !PC[7] & ( \PC[3]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!PC[4] $ (((!PC[2] & \PC[6]~DUPLICATE_q ))))) # 
// (\PC[5]~DUPLICATE_q  & ((!PC[4]) # ((!\PC[6]~DUPLICATE_q )))) ) ) ) # ( PC[7] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (!PC[4] $ (!PC[2])))) ) ) ) # ( !PC[7] & ( !\PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & 
// (!\PC[5]~DUPLICATE_q  $ (((!PC[2]) # (PC[4]))))) # (\PC[6]~DUPLICATE_q  & ((!PC[4]) # ((PC[2])))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h39AF4800BB6A4000;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N12
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( \PC[5]~DUPLICATE_q  & ( (\PC[6]~DUPLICATE_q  & (!PC[2] $ (\PC[3]~DUPLICATE_q ))) ) ) # ( !\PC[5]~DUPLICATE_q  & ( (!PC[2] & (!\PC[3]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h0088008800990099;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N15
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( \PC[5]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & ((!PC[2]) # (\PC[3]~DUPLICATE_q ))) ) )

	.dataa(!PC[2]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h00000000B0B0B0B0;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N54
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[2] & \PC[5]~DUPLICATE_q )) # (\PC[3]~DUPLICATE_q  & ((\PC[5]~DUPLICATE_q ) # (PC[2]))) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & !\PC[5]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h33003300033F033F;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N36
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( \imem~65_combout  & ( PC[7] & ( (PC[4] & (!\imem~63_combout  & !PC[9])) ) ) ) # ( !\imem~65_combout  & ( PC[7] & ( (!PC[9] & ((!PC[4]) # (!\imem~63_combout ))) ) ) ) # ( \imem~65_combout  & ( !PC[7] & ( (!PC[9] & ((!\imem~64_combout 
// ) # (PC[4]))) ) ) ) # ( !\imem~65_combout  & ( !PC[7] & ( (!PC[9] & ((!\imem~64_combout ) # (PC[4]))) ) ) )

	.dataa(!PC[4]),
	.datab(!\imem~63_combout ),
	.datac(!PC[9]),
	.datad(!\imem~64_combout ),
	.datae(!\imem~65_combout ),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'hF050F050E0E04040;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N3
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \imem~1_combout  & ( (!\imem~66_combout  & ((!PC[9]) # (\imem~62_combout ))) ) )

	.dataa(!\imem~62_combout ),
	.datab(gnd),
	.datac(!\imem~66_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h00000000F050F050;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N4
dffeas \IR[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~67_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[4] .is_wysiwyg = "true";
defparam \IR[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N36
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( !\PC[6]~DUPLICATE_q  & ( PC[5] & ( (!\PC[3]~DUPLICATE_q  & (!PC[2] & (!PC[4] & PC[9]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[5] & ( (PC[9] & ((PC[2]) # (\PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h0077000000800000;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N6
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[5] & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & ((!PC[2]) # (PC[4]))) # (\PC[3]~DUPLICATE_q  & (PC[2])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[5] & ( (PC[4] & (!PC[9] & ((!\PC[3]~DUPLICATE_q ) # (!PC[2])))) ) ) 
// ) # ( \PC[6]~DUPLICATE_q  & ( !PC[5] & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & (!PC[2] & !PC[4])) # (\PC[3]~DUPLICATE_q  & ((PC[4]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[5] & ( (!PC[9] & ((!PC[2] & ((PC[4]))) # (PC[2] & (\PC[3]~DUPLICATE_q  & !PC[4])))) 
// ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h1C0085000E009B00;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N54
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[5] & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & ((PC[4]) # (PC[2]))) # (\PC[3]~DUPLICATE_q  & ((!PC[2]) # (!PC[4]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[5] & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & ((!PC[4]) # 
// (PC[2]))) # (\PC[3]~DUPLICATE_q  & (!PC[2] $ (!PC[4]))))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[5] & ( (!\PC[3]~DUPLICATE_q  & (!PC[9] & (!PC[2] $ (PC[4])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[5] & ( (!PC[9] & ((!PC[2]) # ((!\PC[3]~DUPLICATE_q  & 
// !PC[4])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'hEC008200B6007E00;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N24
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[5] & ( (PC[9] & ((!PC[2]) # ((\PC[3]~DUPLICATE_q  & !PC[4])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[5] & ( (\PC[3]~DUPLICATE_q  & PC[9]) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[5] & ( (PC[9] & 
// ((!\PC[3]~DUPLICATE_q  & (!PC[2])) # (\PC[3]~DUPLICATE_q  & (PC[2] & PC[4])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[5] & ( (PC[9] & (!\PC[3]~DUPLICATE_q  $ (((!PC[4]) # (PC[2]))))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[2]),
	.datac(!PC[4]),
	.datad(!PC[9]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h00590089005500DC;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N48
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( \imem~57_combout  & ( \imem~56_combout  & ( (PC[7] & ((!\PC[8]~DUPLICATE_q  & ((!\imem~59_combout ))) # (\PC[8]~DUPLICATE_q  & (!\imem~58_combout )))) ) ) ) # ( !\imem~57_combout  & ( \imem~56_combout  & ( (!\PC[8]~DUPLICATE_q  & 
// (((!PC[7]) # (!\imem~59_combout )))) # (\PC[8]~DUPLICATE_q  & (!\imem~58_combout  & (PC[7]))) ) ) ) # ( \imem~57_combout  & ( !\imem~56_combout  & ( (!\PC[8]~DUPLICATE_q  & (((PC[7] & !\imem~59_combout )))) # (\PC[8]~DUPLICATE_q  & ((!\imem~58_combout ) # 
// ((!PC[7])))) ) ) ) # ( !\imem~57_combout  & ( !\imem~56_combout  & ( (!PC[7]) # ((!\PC[8]~DUPLICATE_q  & ((!\imem~59_combout ))) # (\PC[8]~DUPLICATE_q  & (!\imem~58_combout ))) ) ) )

	.dataa(!\imem~58_combout ),
	.datab(!\PC[8]~DUPLICATE_q ),
	.datac(!PC[7]),
	.datad(!\imem~59_combout ),
	.datae(!\imem~57_combout ),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'hFEF23E32CEC20E02;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N57
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \imem~0_combout  & ( !\imem~60_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~60_combout ),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h00000000FF00FF00;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N58
dffeas \IR[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0]~DUPLICATE .is_wysiwyg = "true";
defparam \IR[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N10
dffeas \IR[8]~_Duplicate (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~70_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR[8]~_Duplicate_22 ),
	.prn(vcc));
// synopsys translate_off
defparam \IR[8]~_Duplicate .is_wysiwyg = "true";
defparam \IR[8]~_Duplicate .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N15
cyclonev_lcell_comb \Selector81~0 (
// Equation(s):
// \Selector81~0_combout  = ( state[3] & ( \Decoder1~0_combout  & ( (!state[0] & IR[4]) ) ) ) # ( !state[3] & ( \Decoder1~0_combout  & ( (!state[0] & \IR[8]~_Duplicate_22 ) ) ) ) # ( state[3] & ( !\Decoder1~0_combout  & ( (!state[0] & IR[4]) ) ) ) # ( 
// !state[3] & ( !\Decoder1~0_combout  & ( (!state[0] & !\IR[0]~DUPLICATE_q ) ) ) )

	.dataa(!state[0]),
	.datab(!IR[4]),
	.datac(!\IR[0]~DUPLICATE_q ),
	.datad(!\IR[8]~_Duplicate_22 ),
	.datae(!state[3]),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector81~0 .extended_lut = "off";
defparam \Selector81~0 .lut_mask = 64'hA0A0222200AA2222;
defparam \Selector81~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N59
dffeas \IR[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[0] .is_wysiwyg = "true";
defparam \IR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \Selector81~1 (
// Equation(s):
// \Selector81~1_combout  = ( !state[2] & ( (!state[1] & (((!IR[0] & (!state[3] $ (state[0])))))) # (state[1] & ((!state[3] & ((!state[0] & (IR[4])) # (state[0] & ((!IR[0]))))) # (state[3] & (((!IR[0])))))) ) ) # ( state[2] & ( (!state[1] & 
// ((((\Selector81~0_combout ))))) # (state[1] & (IR[4] & (!state[3] $ (((state[0])))))) ) )

	.dataa(!state[3]),
	.datab(!IR[4]),
	.datac(!\Selector81~0_combout ),
	.datad(!state[0]),
	.datae(!state[2]),
	.dataf(!state[1]),
	.datag(!IR[0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector81~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector81~1 .extended_lut = "on";
defparam \Selector81~1 .lut_mask = 64'hA0500F0F72F02211;
defparam \Selector81~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N35
dffeas \regs~103 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~103 .is_wysiwyg = "true";
defparam \regs~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N16
dffeas \regs~487 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~487 .is_wysiwyg = "true";
defparam \regs~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \regs~231 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~645_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~231 .is_wysiwyg = "true";
defparam \regs~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N14
dffeas \regs~359 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~359 .is_wysiwyg = "true";
defparam \regs~359 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N12
cyclonev_lcell_comb \regs~535 (
// Equation(s):
// \regs~535_combout  = ( \regs~359_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout ) # (\regs~487_q ) ) ) ) # ( !\regs~359_q  & ( \Selector78~1_combout  & ( (\regs~487_q  & \Selector79~1_combout ) ) ) ) # ( \regs~359_q  & ( !\Selector78~1_combout  
// & ( (!\Selector79~1_combout  & (\regs~103_q )) # (\Selector79~1_combout  & ((\regs~231_q ))) ) ) ) # ( !\regs~359_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout  & (\regs~103_q )) # (\Selector79~1_combout  & ((\regs~231_q ))) ) ) )

	.dataa(!\regs~103_q ),
	.datab(!\regs~487_q ),
	.datac(!\Selector79~1_combout ),
	.datad(!\regs~231_q ),
	.datae(!\regs~359_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~535 .extended_lut = "off";
defparam \regs~535 .lut_mask = 64'h505F505F0303F3F3;
defparam \regs~535 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N58
dffeas \regs~423 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~423 .is_wysiwyg = "true";
defparam \regs~423 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N57
cyclonev_lcell_comb \regs~295feeder (
// Equation(s):
// \regs~295feeder_combout  = ( \memin[7]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~295feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~295feeder .extended_lut = "off";
defparam \regs~295feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~295feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N59
dffeas \regs~295 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~295 .is_wysiwyg = "true";
defparam \regs~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N53
dffeas \regs~39 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~39 .is_wysiwyg = "true";
defparam \regs~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N23
dffeas \regs~167 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~167 .is_wysiwyg = "true";
defparam \regs~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N21
cyclonev_lcell_comb \regs~533 (
// Equation(s):
// \regs~533_combout  = ( \regs~167_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~423_q ) ) ) ) # ( !\regs~167_q  & ( \Selector79~1_combout  & ( (\regs~423_q  & \Selector78~1_combout ) ) ) ) # ( \regs~167_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~39_q ))) # (\Selector78~1_combout  & (\regs~295_q )) ) ) ) # ( !\regs~167_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~39_q ))) # (\Selector78~1_combout  & (\regs~295_q )) ) ) )

	.dataa(!\regs~423_q ),
	.datab(!\regs~295_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~39_q ),
	.datae(!\regs~167_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~533 .extended_lut = "off";
defparam \regs~533 .lut_mask = 64'h03F303F30505F5F5;
defparam \regs~533 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N48
cyclonev_lcell_comb \regs~455feeder (
// Equation(s):
// \regs~455feeder_combout  = ( \memin[7]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~455feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~455feeder .extended_lut = "off";
defparam \regs~455feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~455feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N49
dffeas \regs~455 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~455 .is_wysiwyg = "true";
defparam \regs~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N11
dffeas \regs~327 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~327 .is_wysiwyg = "true";
defparam \regs~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N46
dffeas \regs~199 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~199 .is_wysiwyg = "true";
defparam \regs~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \regs~71 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~71 .is_wysiwyg = "true";
defparam \regs~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N36
cyclonev_lcell_comb \regs~534 (
// Equation(s):
// \regs~534_combout  = ( \regs~71_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & ((\regs~327_q ))) # (\Selector79~1_combout  & (\regs~455_q )) ) ) ) # ( !\regs~71_q  & ( \Selector78~1_combout  & ( (!\Selector79~1_combout  & ((\regs~327_q ))) # 
// (\Selector79~1_combout  & (\regs~455_q )) ) ) ) # ( \regs~71_q  & ( !\Selector78~1_combout  & ( (!\Selector79~1_combout ) # (\regs~199_q ) ) ) ) # ( !\regs~71_q  & ( !\Selector78~1_combout  & ( (\Selector79~1_combout  & \regs~199_q ) ) ) )

	.dataa(!\Selector79~1_combout ),
	.datab(!\regs~455_q ),
	.datac(!\regs~327_q ),
	.datad(!\regs~199_q ),
	.datae(!\regs~71_q ),
	.dataf(!\Selector78~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~534 .extended_lut = "off";
defparam \regs~534 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \regs~534 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N49
dffeas \regs~263 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~263 .is_wysiwyg = "true";
defparam \regs~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N32
dffeas \regs~391 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~391 .is_wysiwyg = "true";
defparam \regs~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N59
dffeas \regs~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~7 .is_wysiwyg = "true";
defparam \regs~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N38
dffeas \regs~135 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~135 .is_wysiwyg = "true";
defparam \regs~135 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \regs~532 (
// Equation(s):
// \regs~532_combout  = ( \regs~135_q  & ( \Selector79~1_combout  & ( (!\Selector78~1_combout ) # (\regs~391_q ) ) ) ) # ( !\regs~135_q  & ( \Selector79~1_combout  & ( (\regs~391_q  & \Selector78~1_combout ) ) ) ) # ( \regs~135_q  & ( !\Selector79~1_combout  
// & ( (!\Selector78~1_combout  & ((\regs~7_q ))) # (\Selector78~1_combout  & (\regs~263_q )) ) ) ) # ( !\regs~135_q  & ( !\Selector79~1_combout  & ( (!\Selector78~1_combout  & ((\regs~7_q ))) # (\Selector78~1_combout  & (\regs~263_q )) ) ) )

	.dataa(!\regs~263_q ),
	.datab(!\regs~391_q ),
	.datac(!\Selector78~1_combout ),
	.datad(!\regs~7_q ),
	.datae(!\regs~135_q ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~532 .extended_lut = "off";
defparam \regs~532 .lut_mask = 64'h05F505F50303F3F3;
defparam \regs~532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N6
cyclonev_lcell_comb \regs~536 (
// Equation(s):
// \regs~536_combout  = ( \regs~534_combout  & ( \regs~532_combout  & ( (!\Selector81~1_combout ) # ((!\Selector80~1_combout  & ((\regs~533_combout ))) # (\Selector80~1_combout  & (\regs~535_combout ))) ) ) ) # ( !\regs~534_combout  & ( \regs~532_combout  & 
// ( (!\Selector81~1_combout  & (((!\Selector80~1_combout )))) # (\Selector81~1_combout  & ((!\Selector80~1_combout  & ((\regs~533_combout ))) # (\Selector80~1_combout  & (\regs~535_combout )))) ) ) ) # ( \regs~534_combout  & ( !\regs~532_combout  & ( 
// (!\Selector81~1_combout  & (((\Selector80~1_combout )))) # (\Selector81~1_combout  & ((!\Selector80~1_combout  & ((\regs~533_combout ))) # (\Selector80~1_combout  & (\regs~535_combout )))) ) ) ) # ( !\regs~534_combout  & ( !\regs~532_combout  & ( 
// (\Selector81~1_combout  & ((!\Selector80~1_combout  & ((\regs~533_combout ))) # (\Selector80~1_combout  & (\regs~535_combout )))) ) ) )

	.dataa(!\Selector81~1_combout ),
	.datab(!\regs~535_combout ),
	.datac(!\regs~533_combout ),
	.datad(!\Selector80~1_combout ),
	.datae(!\regs~534_combout ),
	.dataf(!\regs~532_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~536 .extended_lut = "off";
defparam \regs~536 .lut_mask = 64'h051105BBAF11AFBB;
defparam \regs~536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( !\LdPC~1_combout  & ( (((\Add0~9_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((!\Selector75~0_combout  & (\memin[0]~0_combout  & ((\regs~536_combout )))) # (\Selector75~0_combout  & (((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\Selector24~3_combout )))) # (\memin[7]~25_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector24~3_combout ),
	.datad(!\regs~536_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(!\Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "on";
defparam \PC~43 .lut_mask = 64'h0F0F05370F0FFFFF;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N37
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N15
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC[5] & ( (!\PC[3]~DUPLICATE_q  & (!\PC[4]~DUPLICATE_q  $ (PC[2]))) ) ) # ( !PC[5] & ( (!\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (PC[2]))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h8C8C8C8C84848484;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N12
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( !PC[2] & ( (!PC[5] & (!\PC[4]~DUPLICATE_q  $ (!\PC[3]~DUPLICATE_q ))) ) )

	.dataa(!\PC[4]~DUPLICATE_q ),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h6060606000000000;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( !\PC[4]~DUPLICATE_q  & ( PC[2] & ( (PC[5]) # (\PC[3]~DUPLICATE_q ) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !PC[2] & ( (\PC[3]~DUPLICATE_q  & !PC[5]) ) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h000030303F3F0000;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N54
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( \imem~28_combout  & ( PC[9] & ( (!PC[7] & (((\PC[6]~DUPLICATE_q )) # (\imem~27_combout ))) # (PC[7] & (((!\PC[6]~DUPLICATE_q  & \imem~26_combout )))) ) ) ) # ( !\imem~28_combout  & ( PC[9] & ( (!\PC[6]~DUPLICATE_q  & ((!PC[7] & 
// (\imem~27_combout )) # (PC[7] & ((\imem~26_combout ))))) ) ) )

	.dataa(!PC[7]),
	.datab(!\imem~27_combout ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\imem~26_combout ),
	.datae(!\imem~28_combout ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h0000000020702A7A;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( PC[7] & ( \PC[6]~DUPLICATE_q  & ( (!PC[2] & (\PC[3]~DUPLICATE_q  & ((!\PC[4]~DUPLICATE_q ) # (!\PC[5]~DUPLICATE_q )))) # (PC[2] & (((\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( \PC[6]~DUPLICATE_q  & ( (!PC[2] 
// & (\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) # (PC[2] & (\PC[5]~DUPLICATE_q  & ((!\PC[3]~DUPLICATE_q ) # (\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[7] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[4]~DUPLICATE_q  & (!\PC[5]~DUPLICATE_q  & 
// (!PC[2] $ (!\PC[3]~DUPLICATE_q )))) # (\PC[4]~DUPLICATE_q  & (!PC[2] $ (((!\PC[5]~DUPLICATE_q ) # (\PC[3]~DUPLICATE_q ))))) ) ) ) # ( !PC[7] & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[2] & ((\PC[5]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & 
// (!PC[2] $ (!\PC[4]~DUPLICATE_q  $ (\PC[5]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[2]),
	.datab(!\PC[4]~DUPLICATE_q ),
	.datac(!\PC[5]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h05695291250105A8;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( \imem~25_combout  & ( (!\imem~1_combout ) # ((!\imem~29_combout  & PC[9])) ) ) # ( !\imem~25_combout  & ( (!\imem~1_combout ) # (!\imem~29_combout ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~29_combout ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'hEEEEEEEEAEAEAEAE;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N44
dffeas \IR[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~30_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[31]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[31] .is_wysiwyg = "true";
defparam \IR[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \ALUfunc~1 (
// Equation(s):
// \ALUfunc~1_combout  = (IR[30] & (IR[31] & (IR[28] & IR[29])))

	.dataa(!IR[30]),
	.datab(!IR[31]),
	.datac(!IR[28]),
	.datad(!IR[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUfunc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc~1 .extended_lut = "off";
defparam \ALUfunc~1 .lut_mask = 64'h0001000100010001;
defparam \ALUfunc~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \Selector62~1 (
// Equation(s):
// \Selector62~1_combout  = ( !IR[19] & ( IR[23] & ( (!IR[20] & (!IR[21] & IR[26])) ) ) ) # ( IR[19] & ( !IR[23] & ( (IR[20] & (!IR[18] & IR[26])) ) ) ) # ( !IR[19] & ( !IR[23] & ( (IR[20] & (IR[18] & IR[26])) ) ) )

	.dataa(!IR[20]),
	.datab(!IR[21]),
	.datac(!IR[18]),
	.datad(!IR[26]),
	.datae(!IR[19]),
	.dataf(!IR[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector62~1 .extended_lut = "off";
defparam \Selector62~1 .lut_mask = 64'h0005005000880000;
defparam \Selector62~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N45
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( state[0] & ( (!state[2] & (!state[4] & \Decoder1~1_combout )) ) ) # ( !state[0] & ( (state[2] & (!state[4] & \Decoder1~1_combout )) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!state[4]),
	.datad(!\Decoder1~1_combout ),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h0050005000A000A0;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( !IR[28] & ( (!IR[31] & (((\Selector44~0_combout  & (!IR[27] $ (!IR[26])))))) ) ) # ( IR[28] & ( (IR[27] & (IR[31] & (\Selector62~0_combout  & (\Selector62~1_combout  & \Selector44~0_combout )))) ) )

	.dataa(!IR[27]),
	.datab(!IR[31]),
	.datac(!\Selector62~0_combout ),
	.datad(!\Selector62~1_combout ),
	.datae(!IR[28]),
	.dataf(!\Selector44~0_combout ),
	.datag(!IR[26]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "on";
defparam \Selector44~2 .lut_mask = 64'h0000000048480001;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N15
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( state[0] & ( (state[4] & !state[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[4]),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h000000000F000F00;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( \Mux3~0_combout  & ( IR[27] & ( (!state[3] & (!state[1] & ((!\ALUfunc~1_combout ) # (\Selector44~2_combout )))) ) ) ) # ( !\Mux3~0_combout  & ( IR[27] & ( (!state[3] & (!state[1] & \Selector44~2_combout )) ) ) ) # ( 
// \Mux3~0_combout  & ( !IR[27] & ( (!state[3] & !state[1]) ) ) ) # ( !\Mux3~0_combout  & ( !IR[27] & ( (!state[3] & (!state[1] & \Selector44~2_combout )) ) ) )

	.dataa(!\ALUfunc~1_combout ),
	.datab(!state[3]),
	.datac(!state[1]),
	.datad(!\Selector44~2_combout ),
	.datae(!\Mux3~0_combout ),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h00C0C0C000C080C0;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \ALUfunc[1] (
// Equation(s):
// ALUfunc[1] = ( ALUfunc[1] & ( (!\Selector63~1_combout ) # (\Selector44~1_combout ) ) ) # ( !ALUfunc[1] & ( (\Selector44~1_combout  & \Selector63~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector44~1_combout ),
	.datad(!\Selector63~1_combout ),
	.datae(gnd),
	.dataf(!ALUfunc[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALUfunc[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc[1] .extended_lut = "off";
defparam \ALUfunc[1] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \ALUfunc[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N21
cyclonev_lcell_comb \ALUout~3 (
// Equation(s):
// \ALUout~3_combout  = ( B[7] & ( A[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!A[7]),
	.datae(gnd),
	.dataf(!B[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~3 .extended_lut = "off";
defparam \ALUout~3 .lut_mask = 64'h0000000000FF00FF;
defparam \ALUout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N51
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \Add2~17_sumout  & ( (!ALUfunc[0]) # (!\ALUout~3_combout ) ) ) # ( !\Add2~17_sumout  & ( (ALUfunc[0] & !\ALUout~3_combout ) ) )

	.dataa(!ALUfunc[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ALUout~3_combout ),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h55005500FFAAFFAA;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N12
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( B[7] & ( (ALUfunc[0] & A[7]) ) ) # ( !B[7] & ( !A[7] ) )

	.dataa(!ALUfunc[0]),
	.datab(gnd),
	.datac(!A[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!B[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'hF0F0F0F005050505;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N57
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( !\ShiftRight0~6_combout  & ( (!B[4] & \ShiftLeft0~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[4]),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h00F000F000000000;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( \ShiftRight0~13_combout  & ( \ShiftRight0~7_combout  & ( ((!B[3] & ((\ShiftRight0~12_combout ))) # (B[3] & (\ShiftRight0~14_Duplicate_82 ))) # (\B[2]~DUPLICATE_q ) ) ) ) # ( !\ShiftRight0~13_combout  & ( \ShiftRight0~7_combout 
//  & ( (!B[3] & (((\ShiftRight0~12_combout  & !\B[2]~DUPLICATE_q )))) # (B[3] & (((\B[2]~DUPLICATE_q )) # (\ShiftRight0~14_Duplicate_82 ))) ) ) ) # ( \ShiftRight0~13_combout  & ( !\ShiftRight0~7_combout  & ( (!B[3] & (((\B[2]~DUPLICATE_q ) # 
// (\ShiftRight0~12_combout )))) # (B[3] & (\ShiftRight0~14_Duplicate_82  & ((!\B[2]~DUPLICATE_q )))) ) ) ) # ( !\ShiftRight0~13_combout  & ( !\ShiftRight0~7_combout  & ( (!\B[2]~DUPLICATE_q  & ((!B[3] & ((\ShiftRight0~12_combout ))) # (B[3] & 
// (\ShiftRight0~14_Duplicate_82 )))) ) ) )

	.dataa(!\ShiftRight0~14_Duplicate_82 ),
	.datab(!\ShiftRight0~12_combout ),
	.datac(!B[3]),
	.datad(!\B[2]~DUPLICATE_q ),
	.datae(!\ShiftRight0~13_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h350035F0350F35FF;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( \ShiftRight0~8_combout  & ( (!B[3] & (((!\B[2]~DUPLICATE_q ) # (\ShiftRight0~9_combout )))) # (B[3] & (A[31])) ) ) # ( !\ShiftRight0~8_combout  & ( (!B[3] & (((\B[2]~DUPLICATE_q  & \ShiftRight0~9_combout )))) # (B[3] & 
// (A[31])) ) )

	.dataa(!B[3]),
	.datab(!A[31]),
	.datac(!\B[2]~DUPLICATE_q ),
	.datad(!\ShiftRight0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( \ShiftRight0~6_combout  & ( A[31] ) ) # ( !\ShiftRight0~6_combout  & ( (!B[4] & (\ShiftRight0~49_combout )) # (B[4] & ((\ShiftRight0~50_combout ))) ) )

	.dataa(!B[4]),
	.datab(!A[31]),
	.datac(!\ShiftRight0~49_combout ),
	.datad(!\ShiftRight0~50_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h0A5F0A5F33333333;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N12
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \Add1~17_sumout  & ( \ShiftRight0~51_combout  & ( (!ALUfunc[0]) # ((!ALUfunc[3] & (\ALUout~3_combout )) # (ALUfunc[3] & ((\ShiftLeft0~10_combout )))) ) ) ) # ( !\Add1~17_sumout  & ( \ShiftRight0~51_combout  & ( (!ALUfunc[3] & 
// (\ALUout~3_combout  & ((ALUfunc[0])))) # (ALUfunc[3] & (((!ALUfunc[0]) # (\ShiftLeft0~10_combout )))) ) ) ) # ( \Add1~17_sumout  & ( !\ShiftRight0~51_combout  & ( (!ALUfunc[3] & (((!ALUfunc[0])) # (\ALUout~3_combout ))) # (ALUfunc[3] & 
// (((\ShiftLeft0~10_combout  & ALUfunc[0])))) ) ) ) # ( !\Add1~17_sumout  & ( !\ShiftRight0~51_combout  & ( (ALUfunc[0] & ((!ALUfunc[3] & (\ALUout~3_combout )) # (ALUfunc[3] & ((\ShiftLeft0~10_combout ))))) ) ) )

	.dataa(!\ALUout~3_combout ),
	.datab(!ALUfunc[3]),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(!ALUfunc[0]),
	.datae(!\Add1~17_sumout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h0047CC473347FF47;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N18
cyclonev_lcell_comb \Selector24~3 (
// Equation(s):
// \Selector24~3_combout  = ( \Selector24~0_combout  & ( \Selector24~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((\Selector24~1_combout ) # (ALUfunc[1])))) # (ALUfunc[2] & (!ALUfunc[1])) ) ) ) # ( !\Selector24~0_combout  & ( \Selector24~2_combout  & ( 
// (!ALUfunc[3] & (((ALUfunc[2])))) # (ALUfunc[3] & (!ALUfunc[1] & ((\Selector24~1_combout ) # (ALUfunc[2])))) ) ) ) # ( \Selector24~0_combout  & ( !\Selector24~2_combout  & ( (!ALUfunc[2] & (ALUfunc[3] & ((\Selector24~1_combout ) # (ALUfunc[1])))) ) ) ) # ( 
// !\Selector24~0_combout  & ( !\Selector24~2_combout  & ( (!ALUfunc[1] & (!ALUfunc[2] & (\Selector24~1_combout  & ALUfunc[3]))) # (ALUfunc[1] & (ALUfunc[2] & ((!ALUfunc[3])))) ) ) )

	.dataa(!ALUfunc[1]),
	.datab(!ALUfunc[2]),
	.datac(!\Selector24~1_combout ),
	.datad(!ALUfunc[3]),
	.datae(!\Selector24~0_combout ),
	.dataf(!\Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~3 .extended_lut = "off";
defparam \Selector24~3 .lut_mask = 64'h1108004C332A226E;
defparam \Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \memin[7]~26 (
// Equation(s):
// \memin[7]~26_combout  = ( \Selector75~0_combout  & ( \regs~536_combout  & ( ((\memin[7]~25_combout ) # (\Selector24~3_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector75~0_combout  & ( \regs~536_combout  & ( (\memin[7]~25_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector75~0_combout  & ( !\regs~536_combout  & ( (\memin[7]~25_combout ) # (\Selector24~3_combout ) ) ) ) # ( !\Selector75~0_combout  & ( !\regs~536_combout  & ( \memin[7]~25_combout  ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector24~3_combout ),
	.datad(!\memin[7]~25_combout ),
	.datae(!\Selector75~0_combout ),
	.dataf(!\regs~536_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26 .extended_lut = "off";
defparam \memin[7]~26 .lut_mask = 64'h00FF0FFF33FF3FFF;
defparam \memin[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N2
dffeas \MAR[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\LdMAR~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(MAR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR[7] .is_wysiwyg = "true";
defparam \MAR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N9
cyclonev_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = ( \Equal2~4_combout  & ( (MAR[7] & !MAR[5]) ) )

	.dataa(!MAR[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!MAR[5]),
	.datae(gnd),
	.dataf(!\Equal2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~5 .extended_lut = "off";
defparam \Equal2~5 .lut_mask = 64'h0000000055005500;
defparam \Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N18
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !MAR[4] & ( \Equal2~5_combout  ) )

	.dataa(gnd),
	.datab(!\Equal2~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!MAR[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h3333000033330000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \iomem[8] (
// Equation(s):
// iomem[8] = ( \Equal2~6_combout  & ( iomem[8] & ( (\SW[8]~input_o  & !\Equal3~0_combout ) ) ) ) # ( !\Equal2~6_combout  & ( iomem[8] & ( !\Equal3~0_combout  ) ) ) # ( \Equal2~6_combout  & ( !iomem[8] & ( (\SW[8]~input_o  & !\Equal3~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\SW[8]~input_o ),
	.datac(!\Equal3~0_combout ),
	.datad(gnd),
	.datae(!\Equal2~6_combout ),
	.dataf(!iomem[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(iomem[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iomem[8] .extended_lut = "off";
defparam \iomem[8] .lut_mask = 64'h00003030F0F03030;
defparam \iomem[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N6
cyclonev_lcell_comb \memin[8]~55 (
// Equation(s):
// \memin[8]~55_combout  = ( IR[16] & ( \DrPC~0_combout  & ( (PC[8] & ((!\Dr4xoff~0_combout ) # (IR[14]))) ) ) ) # ( !IR[16] & ( \DrPC~0_combout  & ( (PC[8] & (!\DrOff~0_combout  & ((!\Dr4xoff~0_combout ) # (IR[14])))) ) ) ) # ( IR[16] & ( !\DrPC~0_combout  
// & ( (!\Dr4xoff~0_combout ) # (IR[14]) ) ) ) # ( !IR[16] & ( !\DrPC~0_combout  & ( (!\DrOff~0_combout  & ((!\Dr4xoff~0_combout ) # (IR[14]))) ) ) )

	.dataa(!IR[14]),
	.datab(!PC[8]),
	.datac(!\DrOff~0_combout ),
	.datad(!\Dr4xoff~0_combout ),
	.datae(!IR[16]),
	.dataf(!\DrPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~55 .extended_lut = "off";
defparam \memin[8]~55 .lut_mask = 64'hF050FF5530103311;
defparam \memin[8]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N10
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N30
cyclonev_lcell_comb \memin[7]~26_Duplicate_328 (
// Equation(s):
// \memin[7]~26_Duplicate_329  = ( \Selector24~3_combout  & ( \memin[7]~25_combout  ) ) # ( !\Selector24~3_combout  & ( \memin[7]~25_combout  ) ) # ( \Selector24~3_combout  & ( !\memin[7]~25_combout  & ( ((\memin[0]~0_combout  & \regs~536_combout )) # 
// (\Selector75~0_combout ) ) ) ) # ( !\Selector24~3_combout  & ( !\memin[7]~25_combout  & ( (\memin[0]~0_combout  & \regs~536_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[0]~0_combout ),
	.datac(!\Selector75~0_combout ),
	.datad(!\regs~536_combout ),
	.datae(!\Selector24~3_combout ),
	.dataf(!\memin[7]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_329 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_328 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_328 .lut_mask = 64'h00330F3FFFFFFFFF;
defparam \memin[7]~26_Duplicate_328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N0
cyclonev_lcell_comb \memin[9]~52_Duplicate_324 (
// Equation(s):
// \memin[9]~52_Duplicate_325  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout ) # (\memin[9]~51_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout ) # (\memin[9]~51_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[9]~51_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_325 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_324 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_324 .lut_mask = 64'h0F0F0FFF5F5F5FFF;
defparam \memin[9]~52_Duplicate_324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y18_N0
cyclonev_lcell_comb \memin[10]~47_Duplicate_441 (
// Equation(s):
// \memin[10]~47_Duplicate_442  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout ))) # (\Selector75~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\Selector75~0_combout ) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_442 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_441 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_441 .lut_mask = 64'hCFCFCFFFDFDFDFFF;
defparam \memin[10]~47_Duplicate_441 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y18_N24
cyclonev_lcell_comb \memin[14]~64_Duplicate_600 (
// Equation(s):
// \memin[14]~64_Duplicate_601  = ( \Selector17~0_combout  & ( \regs~581_combout  & ( (((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout  & ( \regs~581_combout  & ( 
// ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\memin[0]~0_combout ) ) ) ) # ( \Selector17~0_combout  & ( !\regs~581_combout  & ( ((!\memin[14]~63_combout ) # (\memin[14]~62_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector17~0_combout 
//  & ( !\regs~581_combout  & ( (!\memin[14]~63_combout ) # (\memin[14]~62_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[14]~62_combout ),
	.datad(!\memin[14]~63_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\regs~581_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_601 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_600 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_600 .lut_mask = 64'hFF0FFF5FFF3FFF7F;
defparam \memin[14]~64_Duplicate_600 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[8]~57_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_Duplicate_601 ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_442 ,\memin[9]~52_Duplicate_325 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_329 ,\memin[6]~31_combout ,\memin[5]~36_combout ,
\memin[4]~41_combout ,\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y18_N53
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[8]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y16_N15
cyclonev_lcell_comb \memin[7]~26_Duplicate_505 (
// Equation(s):
// \memin[7]~26_Duplicate_506  = ( \memin[7]~25_combout  & ( \Selector24~3_combout  ) ) # ( !\memin[7]~25_combout  & ( \Selector24~3_combout  & ( ((\regs~536_combout  & \memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( \memin[7]~25_combout  & ( 
// !\Selector24~3_combout  ) ) # ( !\memin[7]~25_combout  & ( !\Selector24~3_combout  & ( (\regs~536_combout  & \memin[0]~0_combout ) ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\regs~536_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\memin[7]~25_combout ),
	.dataf(!\Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[7]~26_Duplicate_506 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[7]~26_Duplicate_505 .extended_lut = "off";
defparam \memin[7]~26_Duplicate_505 .lut_mask = 64'h000FFFFF555FFFFF;
defparam \memin[7]~26_Duplicate_505 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y15_N6
cyclonev_lcell_comb \memin[9]~52_Duplicate_594 (
// Equation(s):
// \memin[9]~52_Duplicate_595  = ( \Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( ((\memin[9]~51_combout ) # (\Selector75~0_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( \regs~566_combout  & ( (\memin[9]~51_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( (\memin[9]~51_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector22~3_Duplicate_5  & ( !\regs~566_combout  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\memin[9]~51_combout ),
	.datad(gnd),
	.datae(!\Selector22~3_Duplicate_5 ),
	.dataf(!\regs~566_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_595 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_594 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_594 .lut_mask = 64'h0F0F3F3F5F5F7F7F;
defparam \memin[9]~52_Duplicate_594 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y17_N36
cyclonev_lcell_comb \memin[10]~47_Duplicate_726 (
// Equation(s):
// \memin[10]~47_Duplicate_727  = ( \regs~561_combout  & ( \Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # ((\Selector75~0_combout ) # (\memin[10]~45_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~561_combout  & ( \Selector21~3_combout  & ( 
// (!\memin[10]~46_combout ) # ((\Selector75~0_combout ) # (\memin[10]~45_combout )) ) ) ) # ( \regs~561_combout  & ( !\Selector21~3_combout  & ( ((!\memin[10]~46_combout ) # (\memin[10]~45_combout )) # (\memin[0]~0_combout ) ) ) ) # ( !\regs~561_combout  & 
// ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (\memin[10]~45_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\memin[10]~46_combout ),
	.datac(!\memin[10]~45_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~561_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_727 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_726 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_726 .lut_mask = 64'hCFCFDFDFCFFFDFFF;
defparam \memin[10]~47_Duplicate_726 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~77_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\LdMAR~0_combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem~77_combout ),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memin[8]~57_combout }),
	.portaaddr({MAR[14],MAR[13],MAR[12],MAR[11],MAR[10],MAR[9],MAR[8],MAR[7],MAR[6],MAR[5],MAR[4],MAR[3],MAR[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\memin[14]~64_combout ,\memin[13]~67_combout ,\memin[12]~70_combout ,\memin[11]~44_combout ,\memin[10]~47_Duplicate_727 ,\memin[9]~52_Duplicate_595 ,\memin[8]~57_combout ,\memin[7]~26_Duplicate_506 ,\memin[6]~31_combout ,\memin[5]~36_combout ,\memin[4]~41_combout ,
\memin[3]~5_combout ,\memin[2]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "fmedian.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_1km1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000148403218B04008C238C12400000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N51
cyclonev_lcell_comb \memin[8]~53 (
// Equation(s):
// \memin[8]~53_combout  = ( \dmem~9_q  & ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )) ) ) ) # ( !\dmem~9_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( \dmem~9_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )) ) ) ) # ( !\dmem~9_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~9_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~53 .extended_lut = "off";
defparam \memin[8]~53 .lut_mask = 64'h0005FF0500AFFFAF;
defparam \memin[8]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \memin[8]~54 (
// Equation(s):
// \memin[8]~54_combout  = ( \memin[8]~53_combout  & ( ((dmem_rtl_0_bypass[46] & !\dmem~39_combout )) # (dmem_rtl_0_bypass[45]) ) ) # ( !\memin[8]~53_combout  & ( (dmem_rtl_0_bypass[45] & ((!dmem_rtl_0_bypass[46]) # (\dmem~39_combout ))) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[45]),
	.datac(!dmem_rtl_0_bypass[46]),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\memin[8]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~54 .extended_lut = "off";
defparam \memin[8]~54 .lut_mask = 64'h303330333F333F33;
defparam \memin[8]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \memin[8]~56 (
// Equation(s):
// \memin[8]~56_combout  = ( \memin[10]~13_combout  & ( \memin[8]~54_combout  ) ) # ( !\memin[10]~13_combout  & ( \memin[8]~54_combout  & ( (!\memin[8]~55_combout ) # ((\Decoder9~0_combout  & iomem[8])) ) ) ) # ( \memin[10]~13_combout  & ( 
// !\memin[8]~54_combout  & ( !\memin[8]~55_combout  ) ) ) # ( !\memin[10]~13_combout  & ( !\memin[8]~54_combout  & ( (!\memin[8]~55_combout ) # ((\Decoder9~0_combout  & iomem[8])) ) ) )

	.dataa(gnd),
	.datab(!\Decoder9~0_combout ),
	.datac(!iomem[8]),
	.datad(!\memin[8]~55_combout ),
	.datae(!\memin[10]~13_combout ),
	.dataf(!\memin[8]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[8]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[8]~56 .extended_lut = "off";
defparam \memin[8]~56 .lut_mask = 64'hFF03FF00FF03FFFF;
defparam \memin[8]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( !\LdPC~1_combout  & ( (((\Add0~37_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((!\Selector75~0_combout  & (((\regs~571_combout  & \memin[0]~0_combout )))) # (\Selector75~0_combout  & (((\regs~571_combout  & \memin[0]~0_combout )) # 
// (\Selector23~3_combout )))) # (\memin[8]~56_combout ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(!\memin[8]~56_combout ),
	.datac(!\Selector23~3_combout ),
	.datad(!\regs~571_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\memin[0]~0_combout ),
	.datag(!\Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "on";
defparam \PC~23 .lut_mask = 64'h0F0F37370F0F37FF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N39
cyclonev_lcell_comb \PC[8]~55 (
// Equation(s):
// \PC[8]~55_combout  = ( !\PC~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC[8]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC[8]~55 .extended_lut = "off";
defparam \PC[8]~55 .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC[8]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N41
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC[8]~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( \imem~0_combout  & ( !PC[9] $ (PC[8]) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h00000000AA55AA55;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( PC[7] & ( PC[2] & ( (!\PC[4]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  $ (((!\PC[5]~DUPLICATE_q  & !\PC[6]~DUPLICATE_q ))))) ) ) ) # ( !PC[7] & ( PC[2] & ( (!\PC[5]~DUPLICATE_q  & (!\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ 
// (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( PC[7] & ( !PC[2] & ( (!\PC[3]~DUPLICATE_q  & (\PC[5]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (\PC[4]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & (((!\PC[6]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )))) ) ) ) # ( !PC[7] & ( 
// !PC[2] & ( (!\PC[5]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & (\PC[4]~DUPLICATE_q  & \PC[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[5]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[4]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[7]),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h000241C028007080;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N48
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & (((\PC[3]~DUPLICATE_q  & !\PC[4]~DUPLICATE_q )) # (PC[2]))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[7] & (((!\PC[3]~DUPLICATE_q  & !PC[2])) # 
// (\PC[4]~DUPLICATE_q ))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[3]~DUPLICATE_q  & (!PC[7] $ (!\PC[4]~DUPLICATE_q )))) # (PC[2] & (!PC[7] & (!\PC[3]~DUPLICATE_q  $ (!\PC[4]~DUPLICATE_q )))) ) ) ) # ( !\PC[5]~DUPLICATE_q  
// & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & ((!\PC[3]~DUPLICATE_q ) # ((!PC[2]) # (\PC[4]~DUPLICATE_q )))) # (PC[7] & (((!\PC[3]~DUPLICATE_q  & \PC[4]~DUPLICATE_q )) # (PC[2]))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!PC[2]),
	.datad(!\PC[4]~DUPLICATE_q ),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'hCBEF248880CC4C0C;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N57
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \imem~76_combout  & ( (\imem~1_combout  & ((!\imem~77_combout ) # (PC[9]))) ) ) # ( !\imem~76_combout  & ( (\imem~1_combout  & (!\imem~77_combout  & !PC[9])) ) )

	.dataa(!\imem~1_combout ),
	.datab(gnd),
	.datac(!\imem~77_combout ),
	.datad(!PC[9]),
	.datae(gnd),
	.dataf(!\imem~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h5000500050555055;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N23
dffeas \IR[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[5] .is_wysiwyg = "true";
defparam \IR[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N42
cyclonev_lcell_comb \imem~126 (
// Equation(s):
// \imem~126_combout  = ( PC[6] & ( \PC[3]~DUPLICATE_q  & ( (!PC[4] & (!PC[9] $ ((\PC[8]~DUPLICATE_q )))) # (PC[4] & (PC[2] & (!PC[9] $ (\PC[8]~DUPLICATE_q )))) ) ) ) # ( !PC[6] & ( \PC[3]~DUPLICATE_q  & ( (PC[9] & (\PC[8]~DUPLICATE_q  & ((!PC[4]) # 
// (PC[2])))) ) ) ) # ( PC[6] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[4] $ (PC[2])))) # (PC[9] & (((\PC[8]~DUPLICATE_q  & !PC[2])))) ) ) ) # ( !PC[6] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!PC[4] $ 
// (!PC[2])))) # (PC[9] & (((\PC[8]~DUPLICATE_q  & !PC[2])))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[9]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!PC[2]),
	.datae(!PC[6]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~126 .extended_lut = "off";
defparam \imem~126 .lut_mask = 64'h43808340020382C3;
defparam \imem~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N54
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( \PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (!PC[2] & (!PC[9] $ (\PC[8]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (!PC[9] & ((!\PC[8]~DUPLICATE_q )))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  
// & ( (!PC[9] & (((!PC[2] & !\PC[8]~DUPLICATE_q )))) # (PC[9] & (!\PC[6]~DUPLICATE_q  & ((\PC[8]~DUPLICATE_q )))) ) ) ) # ( \PC[4]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (((!PC[2] & !\PC[8]~DUPLICATE_q )))) # (PC[9] & (!\PC[6]~DUPLICATE_q  & 
// (PC[2] & \PC[8]~DUPLICATE_q ))) ) ) ) # ( !\PC[4]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!PC[2])))) # (PC[9] & (!\PC[6]~DUPLICATE_q  & (!PC[2] & \PC[8]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[2]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\PC[4]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h2840A004A044A240;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( PC[6] & ( PC[9] & ( (\PC[8]~DUPLICATE_q  & ((!PC[4] & ((!PC[2]) # (\PC[3]~DUPLICATE_q ))) # (PC[4] & ((!\PC[3]~DUPLICATE_q ) # (PC[2]))))) ) ) ) # ( !PC[6] & ( PC[9] & ( (\PC[8]~DUPLICATE_q  & ((!PC[4] $ (PC[2])) # 
// (\PC[3]~DUPLICATE_q ))) ) ) ) # ( PC[6] & ( !PC[9] & ( (!PC[4] & (!PC[2] & (!\PC[8]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q ))) ) ) ) # ( !PC[6] & ( !PC[9] & ( (!\PC[8]~DUPLICATE_q  & ((!PC[4] & (PC[2] & \PC[3]~DUPLICATE_q )) # (PC[4] & (!PC[2] & 
// !\PC[3]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[2]),
	.datac(!\PC[8]~DUPLICATE_q ),
	.datad(!\PC[3]~DUPLICATE_q ),
	.datae(!PC[6]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h40208000090F0D0B;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N18
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( PC[2] & ( \PC[3]~DUPLICATE_q  & ( (!PC[9] & (\PC[6]~DUPLICATE_q  & !\PC[8]~DUPLICATE_q )) ) ) ) # ( !PC[2] & ( \PC[3]~DUPLICATE_q  & ( (PC[4] & (!PC[9] & (!\PC[6]~DUPLICATE_q  & !\PC[8]~DUPLICATE_q ))) ) ) ) # ( PC[2] & ( 
// !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & ((\PC[6]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( !PC[2] & ( !\PC[3]~DUPLICATE_q  & ( (!PC[9] & (!\PC[8]~DUPLICATE_q  & ((\PC[6]~DUPLICATE_q ) # (PC[4])))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[9]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!PC[2]),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h4C004C0040000C00;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N24
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \imem~72_combout  & ( \imem~73_combout  & ( ((!PC[7] & (\imem~126_combout )) # (PC[7] & ((\imem~71_combout )))) # (PC[5]) ) ) ) # ( !\imem~72_combout  & ( \imem~73_combout  & ( (!PC[5] & ((!PC[7] & (\imem~126_combout )) # (PC[7] & 
// ((\imem~71_combout ))))) # (PC[5] & (PC[7])) ) ) ) # ( \imem~72_combout  & ( !\imem~73_combout  & ( (!PC[5] & ((!PC[7] & (\imem~126_combout )) # (PC[7] & ((\imem~71_combout ))))) # (PC[5] & (!PC[7])) ) ) ) # ( !\imem~72_combout  & ( !\imem~73_combout  & ( 
// (!PC[5] & ((!PC[7] & (\imem~126_combout )) # (PC[7] & ((\imem~71_combout ))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[7]),
	.datac(!\imem~126_combout ),
	.datad(!\imem~71_combout ),
	.datae(!\imem~72_combout ),
	.dataf(!\imem~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N51
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( \imem~74_combout  & ( \imem~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N53
dffeas \IR[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\imem~75_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[1] .is_wysiwyg = "true";
defparam \IR[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \Selector80~0 (
// Equation(s):
// \Selector80~0_combout  = ( IR[1] & ( \Decoder1~0_combout  & ( (!state[0] & ((!state[3] & (!IR[9])) # (state[3] & ((!IR[5]))))) ) ) ) # ( !IR[1] & ( \Decoder1~0_combout  & ( (!state[0] & ((!state[3] & (!IR[9])) # (state[3] & ((!IR[5]))))) ) ) ) # ( IR[1] & 
// ( !\Decoder1~0_combout  & ( (!state[0] & ((!state[3]) # (!IR[5]))) ) ) ) # ( !IR[1] & ( !\Decoder1~0_combout  & ( (state[3] & (!IR[5] & !state[0])) ) ) )

	.dataa(!state[3]),
	.datab(!IR[9]),
	.datac(!IR[5]),
	.datad(!state[0]),
	.datae(!IR[1]),
	.dataf(!\Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector80~0 .extended_lut = "off";
defparam \Selector80~0 .lut_mask = 64'h5000FA00D800D800;
defparam \Selector80~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \Selector80~1 (
// Equation(s):
// \Selector80~1_combout  = ( !state[2] & ( (!state[1] & (((IR[1] & (!state[0] $ (state[3])))))) # (state[1] & ((!state[0] & ((!state[3] & (!IR[5])) # (state[3] & ((IR[1]))))) # (state[0] & (((IR[1])))))) ) ) # ( state[2] & ( (!state[1] & 
// (((\Selector80~0_combout )))) # (state[1] & (!IR[5] & ((!state[0] $ (state[3]))))) ) )

	.dataa(!IR[5]),
	.datab(!state[1]),
	.datac(!\Selector80~0_combout ),
	.datad(!state[0]),
	.datae(!state[2]),
	.dataf(!state[3]),
	.datag(!IR[1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector80~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector80~1 .extended_lut = "on";
defparam \Selector80~1 .lut_mask = 64'h2E032E0C030F0C2E;
defparam \Selector80~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N3
cyclonev_lcell_comb \WideOr9~1 (
// Equation(s):
// \WideOr9~1_combout  = ( \WideOr9~0_combout  & ( !\Decoder1~1_combout  ) ) # ( !\WideOr9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr9~1 .extended_lut = "off";
defparam \WideOr9~1 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y19_N18
cyclonev_lcell_comb \Selector77~0 (
// Equation(s):
// \Selector77~0_combout  = ( state[2] & ( \WideOr9~1_combout  & ( (!state[4] & ((!state[3] & (state[1] & !state[0])) # (state[3] & (!state[1] $ (state[0]))))) ) ) ) # ( !state[2] & ( \WideOr9~1_combout  & ( (!state[4] & (state[0] & (!state[3] $ 
// (!state[1])))) # (state[4] & (!state[3] & (!state[1] & !state[0]))) ) ) ) # ( state[2] & ( !\WideOr9~1_combout  & ( (!state[4] & ((!state[3] & (state[1] & !state[0])) # (state[3] & (!state[1] $ (state[0]))))) ) ) ) # ( !state[2] & ( !\WideOr9~1_combout  & 
// ( (!state[0] & (!state[3] & (!state[4] $ (!state[1])))) # (state[0] & (!state[4] & (!state[3] $ (!state[1])))) ) ) )

	.dataa(!state[3]),
	.datab(!state[4]),
	.datac(!state[1]),
	.datad(!state[0]),
	.datae(!state[2]),
	.dataf(!\WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector77~0 .extended_lut = "off";
defparam \Selector77~0 .lut_mask = 64'h2848480420484804;
defparam \Selector77~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y19_N24
cyclonev_lcell_comb \memin[0]~0 (
// Equation(s):
// \memin[0]~0_combout  = ( \Selector77~0_combout  & ( \Selector79~1_combout  ) ) # ( \Selector77~0_combout  & ( !\Selector79~1_combout  & ( ((\Selector81~1_combout ) # (\Selector78~1_combout )) # (\Selector80~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Selector80~1_combout ),
	.datac(!\Selector78~1_combout ),
	.datad(!\Selector81~1_combout ),
	.datae(!\Selector77~0_combout ),
	.dataf(!\Selector79~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~0 .extended_lut = "off";
defparam \memin[0]~0 .lut_mask = 64'h00003FFF0000FFFF;
defparam \memin[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \Selector22~3 (
// Equation(s):
// \Selector22~3_combout  = ( \Selector22~1_combout  & ( \Selector22~2_combout  & ( (!ALUfunc[3] & (ALUfunc[2] & ((!ALUfunc[1]) # (!\Selector22~0_combout )))) # (ALUfunc[3] & ((!ALUfunc[1]) # ((!ALUfunc[2] & \Selector22~0_combout )))) ) ) ) # ( 
// !\Selector22~1_combout  & ( \Selector22~2_combout  & ( (!ALUfunc[1] & (((ALUfunc[2])))) # (ALUfunc[1] & ((!ALUfunc[3] & (ALUfunc[2] & !\Selector22~0_combout )) # (ALUfunc[3] & (!ALUfunc[2] & \Selector22~0_combout )))) ) ) ) # ( \Selector22~1_combout  & ( 
// !\Selector22~2_combout  & ( (!ALUfunc[3] & (ALUfunc[1] & (ALUfunc[2] & !\Selector22~0_combout ))) # (ALUfunc[3] & (!ALUfunc[2] & ((!ALUfunc[1]) # (\Selector22~0_combout )))) ) ) ) # ( !\Selector22~1_combout  & ( !\Selector22~2_combout  & ( (ALUfunc[1] & 
// ((!ALUfunc[3] & (ALUfunc[2] & !\Selector22~0_combout )) # (ALUfunc[3] & (!ALUfunc[2] & \Selector22~0_combout )))) ) ) )

	.dataa(!ALUfunc[3]),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[2]),
	.datad(!\Selector22~0_combout ),
	.datae(!\Selector22~1_combout ),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~3 .extended_lut = "off";
defparam \Selector22~3 .lut_mask = 64'h021042500E1C4E5C;
defparam \Selector22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y15_N48
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( !\LdPC~1_combout  & ( (((\Add0~33_sumout ))) ) ) # ( \LdPC~1_combout  & ( ((!\memin[0]~0_combout  & (\Selector75~0_combout  & (\Selector22~3_combout ))) # (\memin[0]~0_combout  & (((\Selector75~0_combout  & \Selector22~3_combout )) # 
// (\regs~566_combout )))) # (\memin[9]~51_combout ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\Selector22~3_combout ),
	.datad(!\memin[9]~51_combout ),
	.datae(!\LdPC~1_combout ),
	.dataf(!\regs~566_combout ),
	.datag(!\Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "on";
defparam \PC~27 .lut_mask = 64'h0F0F03FF0F0F57FF;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y15_N50
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (\PC[3]~DUPLICATE_q  & ((!PC[4] & (!PC[7])) # (PC[4] & ((!PC[2]))))) ) ) ) # ( !\PC[5]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (!PC[4] $ (((PC[2]))))) # 
// (\PC[3]~DUPLICATE_q  & (((PC[7] & PC[2])))) ) ) ) # ( \PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[7] & (!PC[2] & (!\PC[3]~DUPLICATE_q  $ (PC[4])))) # (PC[7] & ((!\PC[3]~DUPLICATE_q  & (PC[4] & PC[2])) # (\PC[3]~DUPLICATE_q  & (!PC[4])))) ) ) ) # 
// ( !\PC[5]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[2] & (!\PC[3]~DUPLICATE_q  $ (!PC[4] $ (PC[7])))) # (PC[2] & (!\PC[3]~DUPLICATE_q  & (!PC[4] & !PC[7]))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[7]),
	.datad(!PC[2]),
	.datae(!\PC[5]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h6980940688275140;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N27
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( PC[4] & ( (!PC[2] & (\PC[5]~DUPLICATE_q  & \PC[3]~DUPLICATE_q )) # (PC[2] & ((!\PC[3]~DUPLICATE_q ))) ) ) # ( !PC[4] & ( (PC[2] & (!\PC[5]~DUPLICATE_q  & !\PC[3]~DUPLICATE_q )) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!\PC[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h4040404052525252;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y22_N24
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( \PC[3]~DUPLICATE_q  & ( (!PC[2] & (!\PC[5]~DUPLICATE_q )) # (PC[2] & (\PC[5]~DUPLICATE_q  & PC[4])) ) ) # ( !\PC[3]~DUPLICATE_q  & ( (!PC[2] & PC[4]) ) )

	.dataa(!PC[2]),
	.datab(!\PC[5]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h0A0A0A0A89898989;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( PC[9] & ( \imem~37_combout  & ( (!PC[7] & ((!\PC[6]~DUPLICATE_q ) # (\imem~38_combout ))) ) ) ) # ( PC[9] & ( !\imem~37_combout  & ( (!PC[7] & (\PC[6]~DUPLICATE_q  & \imem~38_combout )) ) ) )

	.dataa(!PC[7]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\imem~38_combout ),
	.datae(!PC[9]),
	.dataf(!\imem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h00000022000088AA;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N33
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( !\PC[5]~DUPLICATE_q  & ( (!\PC[3]~DUPLICATE_q  & (PC[7] & (!\PC[6]~DUPLICATE_q  & !PC[4]))) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[7]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\PC[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h2000200000000000;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \imem~40_combout  & ( (!\imem~1_combout ) # ((!PC[9] & (!\imem~36_combout  & !\imem~39_combout ))) ) ) # ( !\imem~40_combout  & ( (!\imem~1_combout ) # ((!\imem~39_combout  & ((!\imem~36_combout ) # (PC[9])))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~36_combout ),
	.datac(!\imem~39_combout ),
	.datad(!\imem~1_combout ),
	.datae(gnd),
	.dataf(!\imem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'hFFD0FFD0FF80FF80;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N38
dffeas \IR[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[30]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[30] .is_wysiwyg = "true";
defparam \IR[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( IR[31] & ( (!IR[30] & (IR[26] & (!IR[27] & IR[28]))) ) )

	.dataa(!IR[30]),
	.datab(!IR[26]),
	.datac(!IR[27]),
	.datad(!IR[28]),
	.datae(gnd),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h0000000000200020;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( IR[27] & ( IR[28] & ( (IR[29] & (IR[30] & IR[31])) ) ) ) # ( !IR[27] & ( IR[28] & ( (IR[29] & (IR[30] & IR[31])) ) ) ) # ( IR[27] & ( !IR[28] & ( (IR[26] & (IR[29] & (IR[30] & IR[31]))) ) ) )

	.dataa(!IR[26]),
	.datab(!IR[29]),
	.datac(!IR[30]),
	.datad(!IR[31]),
	.datae(!IR[27]),
	.dataf(!IR[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0000000100030003;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N36
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( !state[3] & ( (!state[4] & (state[0] & ((!state[2] & (!state[1] & \Mux2~0_combout )) # (state[2] & (state[1]))))) ) ) # ( state[3] & ( (!state[4] & ((!state[2] & ((!state[1] & (\Equal6~0_combout  & !state[0])) # (state[1] & 
// ((state[0]))))) # (state[2] & (!state[1])))) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!\Equal6~0_combout ),
	.datad(!state[4]),
	.datae(!state[3]),
	.dataf(!state[0]),
	.datag(!\Mux2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "on";
defparam \Mux2~1 .lut_mask = 64'h00004C0019006600;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N51
cyclonev_lcell_comb \next_state[3] (
// Equation(s):
// next_state[3] = ( next_state[3] & ( (!\Mux0~0_combout ) # (\Mux2~1_combout ) ) ) # ( !next_state[3] & ( (\Mux0~0_combout  & \Mux2~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux0~0_combout ),
	.datad(!\Mux2~1_combout ),
	.datae(gnd),
	.dataf(!next_state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(next_state[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state[3] .extended_lut = "off";
defparam \next_state[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \next_state[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N50
dffeas \state[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(next_state[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \ALUfunc~0 (
// Equation(s):
// \ALUfunc~0_combout  = ( IR[26] & ( (IR[29] & (IR[31] & (IR[30] & IR[28]))) ) )

	.dataa(!IR[29]),
	.datab(!IR[31]),
	.datac(!IR[30]),
	.datad(!IR[28]),
	.datae(!IR[26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUfunc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc~0 .extended_lut = "off";
defparam \ALUfunc~0 .lut_mask = 64'h0000000100000001;
defparam \ALUfunc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N51
cyclonev_lcell_comb \Selector74~0 (
// Equation(s):
// \Selector74~0_combout  = ( IR[31] & ( (IR[28] & (IR[27] & IR[26])) ) ) # ( !IR[31] & ( (!IR[28] & IR[26]) ) )

	.dataa(gnd),
	.datab(!IR[28]),
	.datac(!IR[27]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector74~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector74~0 .extended_lut = "off";
defparam \Selector74~0 .lut_mask = 64'h00CC00CC00030003;
defparam \Selector74~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = ( IR[19] & ( IR[18] & ( (!IR[20] & ((!IR[21] & ((!IR[22]))) # (IR[21] & (!IR[23])))) ) ) ) # ( !IR[19] & ( IR[18] & ( (IR[23] & (!IR[22] & (!IR[20] & !IR[21]))) ) ) ) # ( IR[19] & ( !IR[18] & ( (!IR[23] & (!IR[22] & IR[20])) ) ) )

	.dataa(!IR[23]),
	.datab(!IR[22]),
	.datac(!IR[20]),
	.datad(!IR[21]),
	.datae(!IR[19]),
	.dataf(!IR[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector67~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector67~0 .extended_lut = "off";
defparam \Selector67~0 .lut_mask = 64'h000008084000C0A0;
defparam \Selector67~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N48
cyclonev_lcell_comb \Selector74~1 (
// Equation(s):
// \Selector74~1_combout  = ( \Selector67~0_combout  & ( (\Selector74~0_combout  & (\Selector44~0_combout  & ((!IR[28]) # (!IR[25])))) ) ) # ( !\Selector67~0_combout  & ( (\Selector74~0_combout  & \Selector44~0_combout ) ) )

	.dataa(!\Selector74~0_combout ),
	.datab(!IR[28]),
	.datac(!IR[25]),
	.datad(!\Selector44~0_combout ),
	.datae(gnd),
	.dataf(!\Selector67~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector74~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector74~1 .extended_lut = "off";
defparam \Selector74~1 .lut_mask = 64'h0055005500540054;
defparam \Selector74~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N57
cyclonev_lcell_comb \Selector74~2 (
// Equation(s):
// \Selector74~2_combout  = ( \Selector74~1_combout  & ( (!state[1] & !state[3]) ) ) # ( !\Selector74~1_combout  & ( (!state[1] & (!state[3] & (\Mux3~0_combout  & !\ALUfunc~0_combout ))) ) )

	.dataa(!state[1]),
	.datab(!state[3]),
	.datac(!\Mux3~0_combout ),
	.datad(!\ALUfunc~0_combout ),
	.datae(gnd),
	.dataf(!\Selector74~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector74~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector74~2 .extended_lut = "off";
defparam \Selector74~2 .lut_mask = 64'h0800080088888888;
defparam \Selector74~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y21_N48
cyclonev_lcell_comb \ALUfunc[0] (
// Equation(s):
// ALUfunc[0] = ( \Selector63~1_combout  & ( ALUfunc[0] & ( \Selector74~2_combout  ) ) ) # ( !\Selector63~1_combout  & ( ALUfunc[0] ) ) # ( \Selector63~1_combout  & ( !ALUfunc[0] & ( \Selector74~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector74~2_combout ),
	.datad(gnd),
	.datae(!\Selector63~1_combout ),
	.dataf(!ALUfunc[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ALUfunc[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUfunc[0] .extended_lut = "off";
defparam \ALUfunc[0] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \ALUfunc[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N48
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \A[25]~DUPLICATE_q  & ( (!ALUfunc[3] & (ALUfunc[2] & ((!ALUfunc[0]) # (!B[25])))) # (ALUfunc[3] & (ALUfunc[0] & (B[25] & !ALUfunc[2]))) ) ) # ( !\A[25]~DUPLICATE_q  & ( (!ALUfunc[3] & (B[25] & ALUfunc[2])) # (ALUfunc[3] & (!B[25] 
// & !ALUfunc[2])) ) )

	.dataa(!ALUfunc[0]),
	.datab(!ALUfunc[3]),
	.datac(!B[25]),
	.datad(!ALUfunc[2]),
	.datae(gnd),
	.dataf(!\A[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h300C300C01C801C8;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y16_N42
cyclonev_lcell_comb \ShiftLeft0~65 (
// Equation(s):
// \ShiftLeft0~65_combout  = ( \ShiftLeft0~57_combout  & ( \ShiftLeft0~64_combout  & ( (!B[3]) # ((!B[2] & (\ShiftLeft0~46_combout )) # (B[2] & ((\ShiftLeft0~36_combout )))) ) ) ) # ( !\ShiftLeft0~57_combout  & ( \ShiftLeft0~64_combout  & ( (!B[2] & ((!B[3]) 
// # ((\ShiftLeft0~46_combout )))) # (B[2] & (B[3] & ((\ShiftLeft0~36_combout )))) ) ) ) # ( \ShiftLeft0~57_combout  & ( !\ShiftLeft0~64_combout  & ( (!B[2] & (B[3] & (\ShiftLeft0~46_combout ))) # (B[2] & ((!B[3]) # ((\ShiftLeft0~36_combout )))) ) ) ) # ( 
// !\ShiftLeft0~57_combout  & ( !\ShiftLeft0~64_combout  & ( (B[3] & ((!B[2] & (\ShiftLeft0~46_combout )) # (B[2] & ((\ShiftLeft0~36_combout ))))) ) ) )

	.dataa(!B[2]),
	.datab(!B[3]),
	.datac(!\ShiftLeft0~46_combout ),
	.datad(!\ShiftLeft0~36_combout ),
	.datae(!\ShiftLeft0~57_combout ),
	.dataf(!\ShiftLeft0~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~65 .extended_lut = "off";
defparam \ShiftLeft0~65 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftLeft0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N30
cyclonev_lcell_comb \ShiftLeft0~66 (
// Equation(s):
// \ShiftLeft0~66_combout  = ( \ShiftLeft0~65_combout  & ( \ShiftLeft0~26_combout  & ( !\ShiftRight0~6_combout  ) ) ) # ( !\ShiftLeft0~65_combout  & ( \ShiftLeft0~26_combout  & ( (!\ShiftRight0~6_combout  & B[4]) ) ) ) # ( \ShiftLeft0~65_combout  & ( 
// !\ShiftLeft0~26_combout  & ( (!\ShiftRight0~6_combout  & !B[4]) ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!B[4]),
	.datad(gnd),
	.datae(!\ShiftLeft0~65_combout ),
	.dataf(!\ShiftLeft0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~66 .extended_lut = "off";
defparam \ShiftLeft0~66 .lut_mask = 64'h0000C0C00C0CCCCC;
defparam \ShiftLeft0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N6
cyclonev_lcell_comb \ALUout~10 (
// Equation(s):
// \ALUout~10_combout  = ( \A[25]~DUPLICATE_q  & ( B[25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!B[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\A[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ALUout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALUout~10 .extended_lut = "off";
defparam \ALUout~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \ALUout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \Selector6~6 (
// Equation(s):
// \Selector6~6_combout  = ( !B[2] & ( (!B[3] & ((!\ShiftRight0~6_combout  & ((!B[4] & ((\ShiftRight0~30_combout ))) # (B[4] & (A[31])))) # (\ShiftRight0~6_combout  & (A[31])))) # (B[3] & (A[31])) ) ) # ( B[2] & ( (!B[3] & ((!\ShiftRight0~6_combout  & 
// ((!B[4] & ((\ShiftRight0~31_combout ))) # (B[4] & (A[31])))) # (\ShiftRight0~6_combout  & (A[31])))) # (B[3] & (A[31])) ) )

	.dataa(!B[3]),
	.datab(!A[31]),
	.datac(!\ShiftRight0~31_combout ),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!B[2]),
	.dataf(!B[4]),
	.datag(!\ShiftRight0~30_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~6 .extended_lut = "on";
defparam \Selector6~6 .lut_mask = 64'h1B331B3333333333;
defparam \Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N30
cyclonev_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = ( !ALUfunc[0] & ( ((!ALUfunc[2] & (((ALUfunc[3])))) # (ALUfunc[2] & ((!ALUfunc[3] & (\Add1~101_sumout )) # (ALUfunc[3] & ((\Selector6~6_combout )))))) ) ) # ( ALUfunc[0] & ( (!ALUfunc[2] & (((!\ALUout~10_combout  & (ALUfunc[3]))))) 
// # (ALUfunc[2] & ((!ALUfunc[3] & (((\ALUout~10_combout )))) # (ALUfunc[3] & (\ShiftLeft0~66_combout )))) ) )

	.dataa(!\ShiftLeft0~66_combout ),
	.datab(!ALUfunc[2]),
	.datac(!\ALUout~10_combout ),
	.datad(!ALUfunc[3]),
	.datae(!ALUfunc[0]),
	.dataf(!\Selector6~6_combout ),
	.datag(!\Add1~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~2 .extended_lut = "on";
defparam \Selector6~2 .lut_mask = 64'h03CC03D103FF03D1;
defparam \Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N36
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Add2~101_sumout  & ( \Selector6~2_combout  & ( (!ALUfunc[1]) # (\Selector6~1_combout ) ) ) ) # ( !\Add2~101_sumout  & ( \Selector6~2_combout  & ( (!ALUfunc[1] & (((ALUfunc[2]) # (ALUfunc[0])))) # (ALUfunc[1] & 
// (\Selector6~1_combout )) ) ) ) # ( \Add2~101_sumout  & ( !\Selector6~2_combout  & ( (\Selector6~1_combout  & ALUfunc[1]) ) ) ) # ( !\Add2~101_sumout  & ( !\Selector6~2_combout  & ( (\Selector6~1_combout  & ALUfunc[1]) ) ) )

	.dataa(!\Selector6~1_combout ),
	.datab(!ALUfunc[1]),
	.datac(!ALUfunc[0]),
	.datad(!ALUfunc[2]),
	.datae(!\Add2~101_sumout ),
	.dataf(!\Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h111111111DDDDDDD;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N39
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( !\Selector2~0_combout  & ( (!\Selector6~0_combout  & (!\Selector5~0_combout  & (!\Selector4~0_combout  & !\Selector3~0_combout ))) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector5~0_combout ),
	.datac(!\Selector4~0_combout ),
	.datad(!\Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'h8000800000000000;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \Equal8~1 (
// Equation(s):
// \Equal8~1_combout  = ( !\Selector10~1_combout  & ( !\Selector11~1_combout  & ( (!\Selector12~2_combout  & (!\Selector9~1_combout  & (!\Selector8~0_combout  & !\Selector7~0_combout ))) ) ) )

	.dataa(!\Selector12~2_combout ),
	.datab(!\Selector9~1_combout ),
	.datac(!\Selector8~0_combout ),
	.datad(!\Selector7~0_combout ),
	.datae(!\Selector10~1_combout ),
	.dataf(!\Selector11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~1 .extended_lut = "off";
defparam \Equal8~1 .lut_mask = 64'h8000000000000000;
defparam \Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y20_N48
cyclonev_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = ( \Equal8~1_combout  & ( \Equal8~0_combout  ) )

	.dataa(gnd),
	.datab(!\Equal8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~5 .extended_lut = "off";
defparam \Mux4~5 .lut_mask = 64'h0000000033333333;
defparam \Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N27
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!IR[29] & (!state[0] & (\Equal6~0_combout  & \Decoder6~2_combout )))

	.dataa(!IR[29]),
	.datab(!state[0]),
	.datac(!\Equal6~0_combout ),
	.datad(!\Decoder6~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0008000800080008;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N6
cyclonev_lcell_comb \Mux4~8 (
// Equation(s):
// \Mux4~8_combout  = ( state[1] & ( \Mux4~0_combout  & ( (!state[2]) # ((!state[3] & (!state[0] & !state[4]))) ) ) ) # ( !state[1] & ( \Mux4~0_combout  & ( (!state[2]) # ((state[3] & (state[0] & !state[4]))) ) ) ) # ( state[1] & ( !\Mux4~0_combout  & ( 
// (!state[3] & ((!state[2]) # ((!state[0] & !state[4])))) ) ) ) # ( !state[1] & ( !\Mux4~0_combout  & ( (!state[2] & (!state[3])) # (state[2] & (state[3] & (state[0] & !state[4]))) ) ) )

	.dataa(!state[2]),
	.datab(!state[3]),
	.datac(!state[0]),
	.datad(!state[4]),
	.datae(!state[1]),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~8 .extended_lut = "off";
defparam \Mux4~8 .lut_mask = 64'h8988C888ABAAEAAA;
defparam \Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N45
cyclonev_lcell_comb \Mux4~7 (
// Equation(s):
// \Mux4~7_combout  = (!\Selector23~3_combout  & (!\Selector24~3_combout  & (!\Selector19~0_combout  & !\Selector20~0_combout )))

	.dataa(!\Selector23~3_combout ),
	.datab(!\Selector24~3_combout ),
	.datac(!\Selector19~0_combout ),
	.datad(!\Selector20~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~7 .extended_lut = "off";
defparam \Mux4~7 .lut_mask = 64'h8000800080008000;
defparam \Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N30
cyclonev_lcell_comb \Equal8~3 (
// Equation(s):
// \Equal8~3_combout  = ( !\Selector27~3_combout  & ( (!\Selector25~3_combout  & (!\Selector28~3_combout  & !\Selector26~3_combout )) ) )

	.dataa(!\Selector25~3_combout ),
	.datab(gnd),
	.datac(!\Selector28~3_combout ),
	.datad(!\Selector26~3_combout ),
	.datae(!\Selector27~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~3 .extended_lut = "off";
defparam \Equal8~3 .lut_mask = 64'hA0000000A0000000;
defparam \Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N0
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( !\Selector1~4_combout  & ( \Equal8~3_combout  & ( (\Selector31~12_combout  & (!\Selector21~3_combout  & (\Mux4~7_combout  & !\Selector22~3_combout ))) ) ) )

	.dataa(!\Selector31~12_combout ),
	.datab(!\Selector21~3_combout ),
	.datac(!\Mux4~7_combout ),
	.datad(!\Selector22~3_combout ),
	.datae(!\Selector1~4_combout ),
	.dataf(!\Equal8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h0000000004000000;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N36
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( IR[28] & ( IR[29] & ( !IR[31] ) ) ) # ( !IR[28] & ( IR[29] & ( (!IR[31]) # (!IR[27]) ) ) ) # ( IR[28] & ( !IR[29] & ( (!IR[27]) # ((IR[31] & ((!\WideOr12~0_combout ) # (!IR[25])))) ) ) ) # ( !IR[28] & ( !IR[29] & ( IR[31] ) ) )

	.dataa(!IR[31]),
	.datab(!\WideOr12~0_combout ),
	.datac(!IR[25]),
	.datad(!IR[27]),
	.datae(!IR[28]),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h5555FF54FFAAAAAA;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( !IR[26] & ( (!IR[30]) # ((!IR[31] & (((!IR[27]) # (IR[28])) # (IR[29]))) # (IR[31] & ((!IR[29]) # ((!IR[28]))))) ) ) # ( IR[26] & ( (!IR[30] & ((!IR[31]) # (((!IR[28]) # (IR[27]))))) # (IR[30] & (((\Selector45~0_combout )))) ) )

	.dataa(!IR[30]),
	.datab(!IR[31]),
	.datac(!\Selector45~0_combout ),
	.datad(!IR[27]),
	.datae(!IR[26]),
	.dataf(!IR[28]),
	.datag(!IR[29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "on";
defparam \Selector45~1 .lut_mask = 64'hFFBFAFAFFEFE8DAF;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N45
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( state[4] & ( (state[1] & !state[0]) ) ) # ( !state[4] & ( (!state[1] & (((!\Selector45~1_combout  & state[0])))) # (state[1] & (\Decoder1~0_combout  & ((!state[0])))) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(!state[1]),
	.datac(!\Selector45~1_combout ),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h11C011C033003300;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N42
cyclonev_lcell_comb \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = ( !state[3] & ( (!state[2] & !\Mux4~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[2]),
	.datad(!\Mux4~2_combout ),
	.datae(gnd),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~6 .extended_lut = "off";
defparam \Mux4~6 .lut_mask = 64'hF000F00000000000;
defparam \Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N0
cyclonev_lcell_comb \Equal8~5 (
// Equation(s):
// \Equal8~5_combout  = ( !\Selector15~2_combout  & ( !\Selector16~2_combout  & ( (!\Selector18~1_combout  & (!\Selector14~2_combout  & (!\Selector17~0_combout  & !\Selector13~2_combout ))) ) ) )

	.dataa(!\Selector18~1_combout ),
	.datab(!\Selector14~2_combout ),
	.datac(!\Selector17~0_combout ),
	.datad(!\Selector13~2_combout ),
	.datae(!\Selector15~2_combout ),
	.dataf(!\Selector16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~5 .extended_lut = "off";
defparam \Equal8~5 .lut_mask = 64'h8000000000000000;
defparam \Equal8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \Equal8~4 (
// Equation(s):
// \Equal8~4_combout  = ( !\Selector30~3_combout  & ( !\Selector29~3_combout  ) )

	.dataa(gnd),
	.datab(!\Selector29~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~4 .extended_lut = "off";
defparam \Equal8~4 .lut_mask = 64'hCCCCCCCC00000000;
defparam \Equal8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N12
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \Mux4~2_combout  & ( state[4] & ( (!state[0]) # ((!state[1]) # ((!\Equal8~4_combout ) # (\Selector0~2_combout ))) ) ) ) # ( !\Mux4~2_combout  & ( state[4] & ( (state[0] & (!state[1] & (!\Selector0~2_combout  & \Equal8~4_combout ))) ) 
// ) ) # ( \Mux4~2_combout  & ( !state[4] & ( (!state[0]) # ((!state[1]) # ((!\Equal8~4_combout ) # (\Selector0~2_combout ))) ) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(!\Selector0~2_combout ),
	.datad(!\Equal8~4_combout ),
	.datae(!\Mux4~2_combout ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h0000FFEF0040FFEF;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N18
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \Equal8~5_combout  & ( \Mux4~3_combout  & ( (\Mux4~8_combout  & ((!\Mux4~6_combout ) # ((\Mux4~5_combout  & \Mux4~4_combout )))) ) ) ) # ( !\Equal8~5_combout  & ( \Mux4~3_combout  & ( (\Mux4~8_combout  & !\Mux4~6_combout ) ) ) ) # ( 
// \Equal8~5_combout  & ( !\Mux4~3_combout  & ( (\Mux4~8_combout  & !\Mux4~6_combout ) ) ) ) # ( !\Equal8~5_combout  & ( !\Mux4~3_combout  & ( (\Mux4~8_combout  & !\Mux4~6_combout ) ) ) )

	.dataa(!\Mux4~5_combout ),
	.datab(!\Mux4~8_combout ),
	.datac(!\Mux4~4_combout ),
	.datad(!\Mux4~6_combout ),
	.datae(!\Equal8~5_combout ),
	.dataf(!\Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h3300330033003301;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \next_state[1] (
// Equation(s):
// next_state[1] = ( next_state[1] & ( (!\Mux0~0_combout ) # (\Mux4~1_combout ) ) ) # ( !next_state[1] & ( (\Mux4~1_combout  & \Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux4~1_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(gnd),
	.dataf(!next_state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(next_state[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state[1] .extended_lut = "off";
defparam \next_state[1] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \next_state[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N41
dffeas \state[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(next_state[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N21
cyclonev_lcell_comb \Decoder6~2 (
// Equation(s):
// \Decoder6~2_combout  = ( !state[1] & ( !state[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!state[4]),
	.datae(!state[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder6~2 .extended_lut = "off";
defparam \Decoder6~2 .lut_mask = 64'hFF000000FF000000;
defparam \Decoder6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( state[1] & ( state[4] & ( (!state[2]) # ((!state[0] & \WideOr9~1_combout )) ) ) ) # ( !state[1] & ( state[4] & ( (!state[0] & ((!state[2]) # (\WideOr9~1_combout ))) ) ) ) # ( state[1] & ( !state[4] & ( (!state[0] & \WideOr9~1_combout 
// ) ) ) ) # ( !state[1] & ( !state[4] & ( (!state[2] & (state[0] & ((\Selector45~1_combout )))) # (state[2] & (!state[0] & (\WideOr9~1_combout ))) ) ) )

	.dataa(!state[2]),
	.datab(!state[0]),
	.datac(!\WideOr9~1_combout ),
	.datad(!\Selector45~1_combout ),
	.datae(!state[1]),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h04260C0C8C8CAEAE;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( state[4] & ( (!state[2] & (((\Mux1~0_combout ) # (\Equal8~1_combout )))) # (state[2] & (\Decoder6~2_combout  & ((\Mux1~0_combout )))) ) ) # ( !state[4] & ( (\Mux1~0_combout  & ((!state[2]) # (\Decoder6~2_combout ))) ) )

	.dataa(!state[2]),
	.datab(!\Decoder6~2_combout ),
	.datac(!\Equal8~1_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!state[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h00BB0ABB00BB0ABB;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N45
cyclonev_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = ( state[2] & ( (state[0] & (!state[4] & state[1])) ) ) # ( !state[2] & ( (!state[0] & (!state[4] & (!\Equal6~0_combout  & !state[1]))) ) )

	.dataa(!state[0]),
	.datab(!state[4]),
	.datac(!\Equal6~0_combout ),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~6 .extended_lut = "off";
defparam \Mux1~6 .lut_mask = 64'h8000800000440044;
defparam \Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N18
cyclonev_lcell_comb \Equal8~7 (
// Equation(s):
// \Equal8~7_combout  = ( !\Selector13~2_combout  & ( !\Selector17~0_combout  & ( (\Equal8~4_combout  & (\Equal8~3_combout  & (!\Selector1~4_combout  & !\Selector14~2_combout ))) ) ) )

	.dataa(!\Equal8~4_combout ),
	.datab(!\Equal8~3_combout ),
	.datac(!\Selector1~4_combout ),
	.datad(!\Selector14~2_combout ),
	.datae(!\Selector13~2_combout ),
	.dataf(!\Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~7 .extended_lut = "off";
defparam \Equal8~7 .lut_mask = 64'h1000000000000000;
defparam \Equal8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N24
cyclonev_lcell_comb \Equal8~2 (
// Equation(s):
// \Equal8~2_combout  = ( !\Selector24~3_combout  & ( !\Selector22~3_Duplicate_5  & ( (!\Selector23~3_combout  & (!\Selector19~0_combout  & (!\Selector20~0_combout  & !\Selector21~3_combout ))) ) ) )

	.dataa(!\Selector23~3_combout ),
	.datab(!\Selector19~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\Selector21~3_combout ),
	.datae(!\Selector24~3_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~2 .extended_lut = "off";
defparam \Equal8~2 .lut_mask = 64'h8000000000000000;
defparam \Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N0
cyclonev_lcell_comb \Equal8~6 (
// Equation(s):
// \Equal8~6_combout  = ( !\Selector16~2_combout  & ( !\Selector18~1_combout  & ( (\Equal8~7_combout  & (\Equal8~2_combout  & (!\Selector15~2_combout  & \Selector31~12_combout ))) ) ) )

	.dataa(!\Equal8~7_combout ),
	.datab(!\Equal8~2_combout ),
	.datac(!\Selector15~2_combout ),
	.datad(!\Selector31~12_combout ),
	.datae(!\Selector16~2_combout ),
	.dataf(!\Selector18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~6 .extended_lut = "off";
defparam \Equal8~6 .lut_mask = 64'h0010000000000000;
defparam \Equal8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N57
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( !state[3] & ( (\Mux1~1_combout  & (((\Equal8~0_combout  & (!\Selector0~2_combout  & \Equal8~6_combout ))) # (\Mux1~0_combout ))) ) ) # ( state[3] & ( (((\Mux1~6_combout ))) ) )

	.dataa(!\Mux1~1_combout ),
	.datab(!\Equal8~0_combout ),
	.datac(!\Mux1~6_combout ),
	.datad(!\Selector0~2_combout ),
	.datae(!state[3]),
	.dataf(!\Equal8~6_combout ),
	.datag(!\Mux1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "on";
defparam \Mux1~2 .lut_mask = 64'h05050F0F15050F0F;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \next_state[4] (
// Equation(s):
// next_state[4] = ( next_state[4] & ( (!\Mux0~0_combout ) # (\Mux1~2_combout ) ) ) # ( !next_state[4] & ( (\Mux0~0_combout  & \Mux1~2_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!next_state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(next_state[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state[4] .extended_lut = "off";
defparam \next_state[4] .lut_mask = 64'h03030303CFCFCFCF;
defparam \next_state[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N59
dffeas \state[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(next_state[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[4]),
	.prn(vcc));
// synopsys translate_off
defparam \state[4] .is_wysiwyg = "true";
defparam \state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( state[3] & ( state[2] & ( !state[4] ) ) ) # ( !state[3] & ( state[2] & ( (!state[4]) # ((!state[0] & !state[1])) ) ) ) # ( state[3] & ( !state[2] & ( !state[4] ) ) ) # ( !state[3] & ( !state[2] ) )

	.dataa(!state[0]),
	.datab(!state[4]),
	.datac(!state[1]),
	.datad(gnd),
	.datae(!state[3]),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'hFFFFCCCCECECCCCC;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N18
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( !IR[29] & ( (!\WideOr12~0_combout ) # ((!IR[25]) # (!IR[28])) ) )

	.dataa(gnd),
	.datab(!\WideOr12~0_combout ),
	.datac(!IR[25]),
	.datad(!IR[28]),
	.datae(gnd),
	.dataf(!IR[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'hFFFCFFFC00000000;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N21
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( state[0] & ( (!state[2] & ((!state[3]) # (state[1]))) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(!state[3]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h00000000A0AAA0AA;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N0
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( IR[31] & ( (!state[4] & (\Mux3~2_combout  & ((!IR[26]) # (\Mux3~1_combout )))) ) )

	.dataa(!IR[26]),
	.datab(!state[4]),
	.datac(!\Mux3~1_combout ),
	.datad(!\Mux3~2_combout ),
	.datae(gnd),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h00000000008C008C;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N9
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( state[0] & ( (state[1] & (!state[3] & (!\Decoder1~0_combout  & !state[2]))) ) ) # ( !state[0] & ( (state[1] & (!state[3] & ((!\Decoder1~0_combout ) # (state[2])))) ) )

	.dataa(!state[1]),
	.datab(!state[3]),
	.datac(!\Decoder1~0_combout ),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h4044404440004000;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y20_N24
cyclonev_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = ( state[2] & ( (!state[1] & ((!\Selector82~0_combout ) # (\WideOr9~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\WideOr9~1_combout ),
	.datac(!\Selector82~0_combout ),
	.datad(!state[1]),
	.datae(!state[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~9 .extended_lut = "off";
defparam \Mux3~9 .lut_mask = 64'h0000F3000000F300;
defparam \Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N9
cyclonev_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = ( IR[30] & ( (!state[1] & ((!IR[27] & (!IR[28] & IR[26])) # (IR[27] & ((!IR[28]) # (IR[26]))))) ) )

	.dataa(!state[1]),
	.datab(!IR[27]),
	.datac(!IR[28]),
	.datad(!IR[26]),
	.datae(gnd),
	.dataf(!IR[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~6 .extended_lut = "off";
defparam \Mux3~6 .lut_mask = 64'h0000000020A220A2;
defparam \Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N27
cyclonev_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = ( !state[0] & ( (!\Equal6~0_combout  & (state[3] & !state[1])) ) )

	.dataa(gnd),
	.datab(!\Equal6~0_combout ),
	.datac(!state[3]),
	.datad(!state[1]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~7 .extended_lut = "off";
defparam \Mux3~7 .lut_mask = 64'h0C000C0000000000;
defparam \Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N24
cyclonev_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = ( IR[27] & ( (IR[29] & ((!IR[31]) # (IR[28]))) ) ) # ( !IR[27] & ( IR[29] ) )

	.dataa(!IR[29]),
	.datab(gnd),
	.datac(!IR[31]),
	.datad(!IR[28]),
	.datae(gnd),
	.dataf(!IR[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~5 .extended_lut = "off";
defparam \Mux3~5 .lut_mask = 64'h5555555550555055;
defparam \Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N42
cyclonev_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = ( \Mux3~5_combout  & ( (!\Mux3~2_combout  & !\Mux3~7_combout ) ) ) # ( !\Mux3~5_combout  & ( (!\Mux3~7_combout  & ((!\Mux3~2_combout ) # (\Mux3~6_combout ))) ) )

	.dataa(gnd),
	.datab(!\Mux3~6_combout ),
	.datac(!\Mux3~2_combout ),
	.datad(!\Mux3~7_combout ),
	.datae(gnd),
	.dataf(!\Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~8 .extended_lut = "off";
defparam \Mux3~8 .lut_mask = 64'hF300F300F000F000;
defparam \Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N3
cyclonev_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = ( \Mux3~8_combout  & ( (!state[4] & ((\Mux3~9_combout ) # (\Mux3~4_combout ))) ) ) # ( !\Mux3~8_combout  & ( !state[4] ) )

	.dataa(gnd),
	.datab(!state[4]),
	.datac(!\Mux3~4_combout ),
	.datad(!\Mux3~9_combout ),
	.datae(gnd),
	.dataf(!\Mux3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~10 .extended_lut = "off";
defparam \Mux3~10 .lut_mask = 64'hCCCCCCCC0CCC0CCC;
defparam \Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y21_N6
cyclonev_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = ( \Mux3~0_combout  & ( (((state[1] & !state[3])) # (\Mux3~10_combout )) # (\Mux3~3_combout ) ) ) # ( !\Mux3~0_combout  & ( (\Mux3~10_combout ) # (\Mux3~3_combout ) ) )

	.dataa(!state[1]),
	.datab(!state[3]),
	.datac(!\Mux3~3_combout ),
	.datad(!\Mux3~10_combout ),
	.datae(gnd),
	.dataf(!\Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~11 .extended_lut = "off";
defparam \Mux3~11 .lut_mask = 64'h0FFF0FFF4FFF4FFF;
defparam \Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N39
cyclonev_lcell_comb \next_state[2] (
// Equation(s):
// next_state[2] = ( next_state[2] & ( (!\Mux0~0_combout ) # (\Mux3~11_combout ) ) ) # ( !next_state[2] & ( (\Mux0~0_combout  & \Mux3~11_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux0~0_combout ),
	.datad(!\Mux3~11_combout ),
	.datae(gnd),
	.dataf(!next_state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(next_state[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state[2] .extended_lut = "off";
defparam \next_state[2] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \next_state[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N53
dffeas \state[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(next_state[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N33
cyclonev_lcell_comb \LdPC~1 (
// Equation(s):
// \LdPC~1_combout  = ( \LdPC~0_combout  & ( state[2] ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LdPC~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LdPC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LdPC~1 .extended_lut = "off";
defparam \LdPC~1 .lut_mask = 64'h0000000055555555;
defparam \LdPC~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N0
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \memin[11]~44_combout  & ( (\Add0~25_sumout ) # (\LdPC~1_combout ) ) ) # ( !\memin[11]~44_combout  & ( (!\LdPC~1_combout  & \Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\LdPC~1_combout ),
	.datac(!\Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( !PC[12] & ( !PC[14] & ( (!PC[11] & (!\PC[13]~DUPLICATE_q  & (!PC[15] & !\PC[10]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[11]),
	.datab(!\PC[13]~DUPLICATE_q ),
	.datac(!PC[15]),
	.datad(!\PC[10]~DUPLICATE_q ),
	.datae(!PC[12]),
	.dataf(!PC[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h8000000000000000;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N0
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[5] & ( (!PC[9] & ((!PC[4] & (\PC[3]~DUPLICATE_q )) # (PC[4] & ((!PC[2]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[5] & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & (!PC[4] & !PC[2])) # (\PC[3]~DUPLICATE_q  & 
// (!PC[4] $ (!PC[2]))))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[5] & ( (!\PC[3]~DUPLICATE_q  & (!PC[9] & (!PC[4] $ (PC[2])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[5] & ( (!PC[9] & ((!\PC[3]~DUPLICATE_q  & (!PC[4] $ (!PC[2]))) # (\PC[3]~DUPLICATE_q  & 
// (!PC[4] & !PC[2])))) ) ) )

	.dataa(!\PC[3]~DUPLICATE_q ),
	.datab(!PC[9]),
	.datac(!PC[4]),
	.datad(!PC[2]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h4880800884404C40;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N42
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (PC[4] & (PC[9] & PC[5])) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[3]~DUPLICATE_q  & ( (PC[9] & ((!PC[5] & ((!PC[2]))) # (PC[5] & (PC[4] & PC[2])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( 
// !\PC[3]~DUPLICATE_q  & ( (PC[9] & ((!PC[4] & (!PC[5])) # (PC[4] & ((PC[2]))))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[3]~DUPLICATE_q  & ( (PC[9] & ((!PC[4] & (PC[5] & PC[2])) # (PC[4] & ((!PC[2]))))) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[9]),
	.datac(!PC[5]),
	.datad(!PC[2]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h1102203130010101;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N42
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( PC[2] & ( !PC[9] & ( (!\PC[3]~DUPLICATE_q  & (PC[4] & (!PC[5] $ (!\PC[6]~DUPLICATE_q )))) # (\PC[3]~DUPLICATE_q  & ((!PC[5] & (\PC[6]~DUPLICATE_q )) # (PC[5] & ((!PC[4]))))) ) ) ) # ( !PC[2] & ( !PC[9] & ( (!PC[5] & 
// ((!\PC[3]~DUPLICATE_q  & ((!PC[4]))) # (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & PC[4])))) # (PC[5] & (\PC[3]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (PC[4])))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[2]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h9821134A00000000;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y17_N36
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( !PC[4] & ( (!\PC[3]~DUPLICATE_q  & \imem~16_combout ) ) )

	.dataa(gnd),
	.datab(!\PC[3]~DUPLICATE_q ),
	.datac(!\imem~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h0C0C0C0C00000000;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y17_N30
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \imem~18_combout  & ( \imem~17_combout  & ( ((!\PC[8]~DUPLICATE_q  & (\imem~15_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~14_combout )))) # (PC[7]) ) ) ) # ( !\imem~18_combout  & ( \imem~17_combout  & ( (!PC[7] & 
// ((!\PC[8]~DUPLICATE_q  & (\imem~15_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~14_combout ))))) # (PC[7] & (((\PC[8]~DUPLICATE_q )))) ) ) ) # ( \imem~18_combout  & ( !\imem~17_combout  & ( (!PC[7] & ((!\PC[8]~DUPLICATE_q  & (\imem~15_combout )) # 
// (\PC[8]~DUPLICATE_q  & ((\imem~14_combout ))))) # (PC[7] & (((!\PC[8]~DUPLICATE_q )))) ) ) ) # ( !\imem~18_combout  & ( !\imem~17_combout  & ( (!PC[7] & ((!\PC[8]~DUPLICATE_q  & (\imem~15_combout )) # (\PC[8]~DUPLICATE_q  & ((\imem~14_combout ))))) ) ) )

	.dataa(!\imem~15_combout ),
	.datab(!\imem~14_combout ),
	.datac(!PC[7]),
	.datad(!\PC[8]~DUPLICATE_q ),
	.datae(!\imem~18_combout ),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h50305F30503F5F3F;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N33
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \imem~19_combout  & ( !\imem~0_combout  ) ) # ( !\imem~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N35
dffeas \IR[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder6~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(IR[27]),
	.prn(vcc));
// synopsys translate_off
defparam \IR[27] .is_wysiwyg = "true";
defparam \IR[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N33
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( IR[31] & ( (IR[27] & \Decoder6~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!IR[27]),
	.datad(!\Decoder6~2_combout ),
	.datae(gnd),
	.dataf(!IR[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h00000000000F000F;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N30
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( !state[2] & ( (\Mux5~1_combout  & (!state[3] & ((!\WideOr12~0_combout ) # (!IR[25])))) ) )

	.dataa(!\Mux5~1_combout ),
	.datab(!\WideOr12~0_combout ),
	.datac(!state[3]),
	.datad(!IR[25]),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h5040504000000000;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y20_N36
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \WideOr9~1_combout  & ( state[3] & ( ((!IR[29] & (!state[2] & \Equal6~0_combout ))) # (state[1]) ) ) ) # ( !\WideOr9~1_combout  & ( state[3] & ( ((!IR[29] & (!state[2] & \Equal6~0_combout ))) # (state[1]) ) ) ) # ( !\WideOr9~1_combout 
//  & ( !state[3] & ( !state[1] ) ) )

	.dataa(!IR[29]),
	.datab(!state[1]),
	.datac(!state[2]),
	.datad(!\Equal6~0_combout ),
	.datae(!\WideOr9~1_combout ),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'hCCCC000033B333B3;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( IR[30] & ( IR[28] & ( (IR[26] & (!IR[29] & IR[27])) ) ) ) # ( !IR[30] & ( IR[28] & ( (IR[26] & (IR[31] & !IR[27])) ) ) ) # ( IR[30] & ( !IR[28] & ( (!IR[31] & (!IR[29] & ((IR[27]) # (IR[26])))) ) ) )

	.dataa(!IR[26]),
	.datab(!IR[31]),
	.datac(!IR[29]),
	.datad(!IR[27]),
	.datae(!IR[30]),
	.dataf(!IR[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h000040C011000050;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~3_combout  & ( (!state[2] & (!state[0] & !state[3])) ) ) # ( !\Mux5~3_combout  & ( (!state[2] & (!state[3] & ((!state[0]) # (\Decoder6~2_combout )))) ) )

	.dataa(!state[2]),
	.datab(!\Decoder6~2_combout ),
	.datac(!state[0]),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!\Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'hA200A200A000A000;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = ( state[0] & ( (\Mux5~4_combout ) # (\Mux5~2_combout ) ) ) # ( !state[0] & ( (((!state[4] & !\Mux5~0_combout )) # (\Mux5~4_combout )) # (\Mux5~2_combout ) ) )

	.dataa(!\Mux5~2_combout ),
	.datab(!state[4]),
	.datac(!\Mux5~0_combout ),
	.datad(!\Mux5~4_combout ),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~5 .extended_lut = "off";
defparam \Mux5~5 .lut_mask = 64'hD5FFD5FF55FF55FF;
defparam \Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \next_state[0] (
// Equation(s):
// next_state[0] = ( next_state[0] & ( (!\Mux0~0_combout ) # (\Mux5~5_combout ) ) ) # ( !next_state[0] & ( (\Mux5~5_combout  & \Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux5~5_combout ),
	.datad(!\Mux0~0_combout ),
	.datae(gnd),
	.dataf(!next_state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(next_state[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state[0] .extended_lut = "off";
defparam \next_state[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \next_state[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N44
dffeas \state[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(next_state[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y20_N42
cyclonev_lcell_comb \Selector75~0 (
// Equation(s):
// \Selector75~0_combout  = ( !state[2] & ( (!state[1] & ((!state[0] & (\Equal6~0_combout  & (state[3] & !state[4]))) # (state[0] & (((!state[3] & state[4])))))) ) ) # ( state[2] & ( (!state[0] & ((!state[1] & (!state[3] & ((!\WideOr9~1_combout ) # 
// (state[4])))) # (state[1] & (((state[3] & !state[4])))))) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(!\WideOr9~1_combout ),
	.datad(!state[3]),
	.datae(!state[2]),
	.dataf(!state[4]),
	.datag(!\Equal6~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector75~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector75~0 .extended_lut = "on";
defparam \Selector75~0 .lut_mask = 64'h0008802244008800;
defparam \Selector75~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N15
cyclonev_lcell_comb \memin[3]~5 (
// Equation(s):
// \memin[3]~5_combout  = ( \Selector28~3_combout  & ( \regs~516_combout  & ( ((\memin[3]~4_combout ) # (\memin[0]~0_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector28~3_combout  & ( \regs~516_combout  & ( (\memin[3]~4_combout ) # 
// (\memin[0]~0_combout ) ) ) ) # ( \Selector28~3_combout  & ( !\regs~516_combout  & ( (\memin[3]~4_combout ) # (\Selector75~0_combout ) ) ) ) # ( !\Selector28~3_combout  & ( !\regs~516_combout  & ( \memin[3]~4_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[0]~0_combout ),
	.datad(!\memin[3]~4_combout ),
	.datae(!\Selector28~3_combout ),
	.dataf(!\regs~516_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[3]~5 .extended_lut = "off";
defparam \memin[3]~5 .lut_mask = 64'h00FF55FF0FFF5FFF;
defparam \memin[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y16_N36
cyclonev_lcell_comb \memin[0]~21_Duplicate_136 (
// Equation(s):
// \memin[0]~21_Duplicate_137  = ( \regs~531_combout  & ( \Selector31~12_combout  & ( (((\Selector75~0_combout ) # (\memin[0]~0_combout )) # (\memin[0]~19_combout )) # (\memin[0]~20_combout ) ) ) ) # ( !\regs~531_combout  & ( \Selector31~12_combout  & ( 
// ((\Selector75~0_combout ) # (\memin[0]~19_combout )) # (\memin[0]~20_combout ) ) ) ) # ( \regs~531_combout  & ( !\Selector31~12_combout  & ( ((\memin[0]~0_combout ) # (\memin[0]~19_combout )) # (\memin[0]~20_combout ) ) ) ) # ( !\regs~531_combout  & ( 
// !\Selector31~12_combout  & ( (\memin[0]~19_combout ) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\memin[0]~20_combout ),
	.datab(!\memin[0]~19_combout ),
	.datac(!\memin[0]~0_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\regs~531_combout ),
	.dataf(!\Selector31~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_137 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_136 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_136 .lut_mask = 64'h77777F7F77FF7FFF;
defparam \memin[0]~21_Duplicate_136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N39
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( \memin[1]~16_combout  & ( (\memin[3]~5_combout  & (!\memin[2]~10_combout  & \memin[0]~21_Duplicate_137 )) ) ) # ( !\memin[1]~16_combout  & ( (!\memin[3]~5_combout  & (!\memin[2]~10_combout  $ (!\memin[0]~21_Duplicate_137 ))) # 
// (\memin[3]~5_combout  & (\memin[2]~10_combout  & \memin[0]~21_Duplicate_137 )) ) )

	.dataa(gnd),
	.datab(!\memin[3]~5_combout ),
	.datac(!\memin[2]~10_combout ),
	.datad(!\memin[0]~21_Duplicate_137 ),
	.datae(gnd),
	.dataf(!\memin[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h0CC30CC300300030;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y15_N57
cyclonev_lcell_comb \always7~0 (
// Equation(s):
// \always7~0_combout  = ( \Equal2~4_combout  & ( (!MAR[7] & (\Decoder6~0_combout  & (!MAR[5] & !MAR[4]))) ) )

	.dataa(!MAR[7]),
	.datab(!\Decoder6~0_combout ),
	.datac(!MAR[5]),
	.datad(!MAR[4]),
	.datae(!\Equal2~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~0 .extended_lut = "off";
defparam \always7~0 .lut_mask = 64'h0000200000002000;
defparam \always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N40
dffeas \ss0|OUT~0_NEW_REG70 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~0_OTERM71 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~0_NEW_REG70 .is_wysiwyg = "true";
defparam \ss0|OUT~0_NEW_REG70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N54
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( \memin[2]~10_combout  & ( (!\memin[3]~5_combout  & (!\memin[1]~16_combout  $ (!\memin[0]~21_Duplicate_137 ))) # (\memin[3]~5_combout  & ((!\memin[0]~21_Duplicate_137 ) # (\memin[1]~16_combout ))) ) ) # ( !\memin[2]~10_combout  & ( 
// (\memin[3]~5_combout  & (\memin[1]~16_combout  & \memin[0]~21_Duplicate_137 )) ) )

	.dataa(gnd),
	.datab(!\memin[3]~5_combout ),
	.datac(!\memin[1]~16_combout ),
	.datad(!\memin[0]~21_Duplicate_137 ),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h000300033FC33FC3;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N55
dffeas \ss0|OUT~1_NEW_REG72 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~1_OTERM73 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~1_NEW_REG72 .is_wysiwyg = "true";
defparam \ss0|OUT~1_NEW_REG72 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N51
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( \memin[2]~10_combout  & ( (\memin[3]~5_combout  & ((!\memin[0]~21_Duplicate_137 ) # (\memin[1]~16_combout ))) ) ) # ( !\memin[2]~10_combout  & ( (\memin[1]~16_combout  & (!\memin[3]~5_combout  & !\memin[0]~21_Duplicate_137 )) ) )

	.dataa(!\memin[1]~16_combout ),
	.datab(gnd),
	.datac(!\memin[3]~5_combout ),
	.datad(!\memin[0]~21_Duplicate_137 ),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h500050000F050F05;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N52
dffeas \ss0|OUT~2_NEW_REG74 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~2_OTERM75 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~2_NEW_REG74 .is_wysiwyg = "true";
defparam \ss0|OUT~2_NEW_REG74 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N42
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( \memin[3]~5_combout  & ( (\memin[1]~16_combout  & (!\memin[2]~10_combout  $ (\memin[0]~21_Duplicate_137 ))) ) ) # ( !\memin[3]~5_combout  & ( (!\memin[2]~10_combout  & (!\memin[1]~16_combout  & \memin[0]~21_Duplicate_137 )) # 
// (\memin[2]~10_combout  & (!\memin[1]~16_combout  $ (\memin[0]~21_Duplicate_137 ))) ) )

	.dataa(gnd),
	.datab(!\memin[2]~10_combout ),
	.datac(!\memin[1]~16_combout ),
	.datad(!\memin[0]~21_Duplicate_137 ),
	.datae(gnd),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h30C330C30C030C03;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N43
dffeas \ss0|OUT~3_NEW_REG76 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~3_OTERM77 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~3_NEW_REG76 .is_wysiwyg = "true";
defparam \ss0|OUT~3_NEW_REG76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N15
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( !\memin[1]~16_combout  & ( \memin[3]~5_combout  & ( (!\memin[2]~10_combout  & \memin[0]~21_Duplicate_137 ) ) ) ) # ( \memin[1]~16_combout  & ( !\memin[3]~5_combout  & ( \memin[0]~21_Duplicate_137  ) ) ) # ( !\memin[1]~16_combout  & 
// ( !\memin[3]~5_combout  & ( (\memin[0]~21_Duplicate_137 ) # (\memin[2]~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[2]~10_combout ),
	.datac(!\memin[0]~21_Duplicate_137 ),
	.datad(gnd),
	.datae(!\memin[1]~16_combout ),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h3F3F0F0F0C0C0000;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N16
dffeas \ss0|OUT~4_NEW_REG78 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~4_OTERM79 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~4_NEW_REG78 .is_wysiwyg = "true";
defparam \ss0|OUT~4_NEW_REG78 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N6
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( !\memin[1]~16_combout  & ( \memin[3]~5_combout  & ( (\memin[2]~10_combout  & \memin[0]~21_Duplicate_137 ) ) ) ) # ( \memin[1]~16_combout  & ( !\memin[3]~5_combout  & ( (!\memin[2]~10_combout ) # (\memin[0]~21_Duplicate_137 ) ) ) ) 
// # ( !\memin[1]~16_combout  & ( !\memin[3]~5_combout  & ( (!\memin[2]~10_combout  & \memin[0]~21_Duplicate_137 ) ) ) )

	.dataa(gnd),
	.datab(!\memin[2]~10_combout ),
	.datac(gnd),
	.datad(!\memin[0]~21_Duplicate_137 ),
	.datae(!\memin[1]~16_combout ),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h00CCCCFF00330000;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N7
dffeas \ss0|OUT~5_NEW_REG80 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~5_OTERM81 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~5_NEW_REG80 .is_wysiwyg = "true";
defparam \ss0|OUT~5_NEW_REG80 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N0
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( \memin[2]~10_combout  & ( (!\memin[3]~5_combout  & ((!\memin[1]~16_combout ) # (!\memin[0]~21_Duplicate_137 ))) # (\memin[3]~5_combout  & ((\memin[0]~21_Duplicate_137 ) # (\memin[1]~16_combout ))) ) ) # ( !\memin[2]~10_combout  & ( 
// (\memin[1]~16_combout ) # (\memin[3]~5_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[3]~5_combout ),
	.datac(!\memin[1]~16_combout ),
	.datad(!\memin[0]~21_Duplicate_137 ),
	.datae(gnd),
	.dataf(!\memin[2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'h3F3F3F3FCFF3CFF3;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N1
dffeas \ss0|OUT~6_NEW_REG82 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss0|OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss0|OUT~6_OTERM83 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss0|OUT~6_NEW_REG82 .is_wysiwyg = "true";
defparam \ss0|OUT~6_NEW_REG82 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N0
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( \memin[4]~41_combout  & ( \memin[5]~36_combout  & ( (\memin[7]~26_combout  & !\memin[6]~31_combout ) ) ) ) # ( \memin[4]~41_combout  & ( !\memin[5]~36_combout  & ( !\memin[7]~26_combout  $ (\memin[6]~31_combout ) ) ) ) # ( 
// !\memin[4]~41_combout  & ( !\memin[5]~36_combout  & ( (!\memin[7]~26_combout  & \memin[6]~31_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[7]~26_combout ),
	.datac(!\memin[6]~31_combout ),
	.datad(gnd),
	.datae(!\memin[4]~41_combout ),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0C0CC3C300003030;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N1
dffeas \ss1|OUT~0_NEW_REG56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~0_OTERM57 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~0_NEW_REG56 .is_wysiwyg = "true";
defparam \ss1|OUT~0_NEW_REG56 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N9
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( \memin[4]~41_combout  & ( \memin[5]~36_combout  & ( \memin[7]~26_combout  ) ) ) # ( !\memin[4]~41_combout  & ( \memin[5]~36_combout  & ( \memin[6]~31_combout  ) ) ) # ( \memin[4]~41_combout  & ( !\memin[5]~36_combout  & ( 
// (!\memin[7]~26_combout  & \memin[6]~31_combout ) ) ) ) # ( !\memin[4]~41_combout  & ( !\memin[5]~36_combout  & ( (\memin[7]~26_combout  & \memin[6]~31_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memin[7]~26_combout ),
	.datac(gnd),
	.datad(!\memin[6]~31_combout ),
	.datae(!\memin[4]~41_combout ),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h003300CC00FF3333;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N10
dffeas \ss1|OUT~1_NEW_REG58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~1_OTERM59 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~1_NEW_REG58 .is_wysiwyg = "true";
defparam \ss1|OUT~1_NEW_REG58 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N24
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( \memin[5]~36_combout  & ( \memin[7]~26_combout  & ( \memin[6]~31_combout  ) ) ) # ( !\memin[5]~36_combout  & ( \memin[7]~26_combout  & ( (\memin[6]~31_combout  & !\memin[4]~41_combout ) ) ) ) # ( \memin[5]~36_combout  & ( 
// !\memin[7]~26_combout  & ( (!\memin[6]~31_combout  & !\memin[4]~41_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[6]~31_combout ),
	.datad(!\memin[4]~41_combout ),
	.datae(!\memin[5]~36_combout ),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h0000F0000F000F0F;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N25
dffeas \ss1|OUT~2_NEW_REG60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~2_OTERM61 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~2_NEW_REG60 .is_wysiwyg = "true";
defparam \ss1|OUT~2_NEW_REG60 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N57
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( \memin[5]~36_combout  & ( \memin[7]~26_combout  & ( !\memin[4]~41_combout  $ (\memin[6]~31_combout ) ) ) ) # ( \memin[5]~36_combout  & ( !\memin[7]~26_combout  & ( (\memin[4]~41_combout  & \memin[6]~31_combout ) ) ) ) # ( 
// !\memin[5]~36_combout  & ( !\memin[7]~26_combout  & ( !\memin[4]~41_combout  $ (!\memin[6]~31_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[4]~41_combout ),
	.datad(!\memin[6]~31_combout ),
	.datae(!\memin[5]~36_combout ),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h0FF0000F0000F00F;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N58
dffeas \ss1|OUT~3_NEW_REG62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~3_OTERM63 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~3_NEW_REG62 .is_wysiwyg = "true";
defparam \ss1|OUT~3_NEW_REG62 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N51
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( !\memin[5]~36_combout  & ( \memin[7]~26_combout  & ( (\memin[4]~41_combout  & !\memin[6]~31_combout ) ) ) ) # ( \memin[5]~36_combout  & ( !\memin[7]~26_combout  & ( \memin[4]~41_combout  ) ) ) # ( !\memin[5]~36_combout  & ( 
// !\memin[7]~26_combout  & ( (\memin[6]~31_combout ) # (\memin[4]~41_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[4]~41_combout ),
	.datad(!\memin[6]~31_combout ),
	.datae(!\memin[5]~36_combout ),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h0FFF0F0F0F000000;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N52
dffeas \ss1|OUT~4_NEW_REG64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~4_OTERM65 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~4_NEW_REG64 .is_wysiwyg = "true";
defparam \ss1|OUT~4_NEW_REG64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N21
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( !\memin[5]~36_combout  & ( \memin[7]~26_combout  & ( (\memin[4]~41_combout  & \memin[6]~31_combout ) ) ) ) # ( \memin[5]~36_combout  & ( !\memin[7]~26_combout  & ( (!\memin[6]~31_combout ) # (\memin[4]~41_combout ) ) ) ) # ( 
// !\memin[5]~36_combout  & ( !\memin[7]~26_combout  & ( (\memin[4]~41_combout  & !\memin[6]~31_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[4]~41_combout ),
	.datad(!\memin[6]~31_combout ),
	.datae(!\memin[5]~36_combout ),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h0F00FF0F000F0000;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N22
dffeas \ss1|OUT~5_NEW_REG66 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~5_OTERM67 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~5_NEW_REG66 .is_wysiwyg = "true";
defparam \ss1|OUT~5_NEW_REG66 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N39
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( \memin[5]~36_combout  & ( \memin[7]~26_combout  ) ) # ( !\memin[5]~36_combout  & ( \memin[7]~26_combout  & ( (!\memin[6]~31_combout ) # (\memin[4]~41_combout ) ) ) ) # ( \memin[5]~36_combout  & ( !\memin[7]~26_combout  & ( 
// (!\memin[4]~41_combout ) # (!\memin[6]~31_combout ) ) ) ) # ( !\memin[5]~36_combout  & ( !\memin[7]~26_combout  & ( \memin[6]~31_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[4]~41_combout ),
	.datad(!\memin[6]~31_combout ),
	.datae(!\memin[5]~36_combout ),
	.dataf(!\memin[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'h00FFFFF0FF0FFFFF;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N40
dffeas \ss1|OUT~6_NEW_REG68 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss1|OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss1|OUT~6_OTERM69 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss1|OUT~6_NEW_REG68 .is_wysiwyg = "true";
defparam \ss1|OUT~6_NEW_REG68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N51
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( \memin[11]~44_combout  & ( \memin[10]~47_combout  & ( (!\memin[9]~52_combout  & \memin[8]~57_combout ) ) ) ) # ( !\memin[11]~44_combout  & ( \memin[10]~47_combout  & ( (!\memin[9]~52_combout  & !\memin[8]~57_combout ) ) ) ) # ( 
// \memin[11]~44_combout  & ( !\memin[10]~47_combout  & ( (\memin[9]~52_combout  & \memin[8]~57_combout ) ) ) ) # ( !\memin[11]~44_combout  & ( !\memin[10]~47_combout  & ( (!\memin[9]~52_combout  & \memin[8]~57_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[9]~52_combout ),
	.datad(!\memin[8]~57_combout ),
	.datae(!\memin[11]~44_combout ),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h00F0000FF00000F0;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N52
dffeas \ss2|OUT~0_NEW_REG0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~0_OTERM1 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~0_NEW_REG0 .is_wysiwyg = "true";
defparam \ss2|OUT~0_NEW_REG0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N45
cyclonev_lcell_comb \memin[10]~47_Duplicate_400 (
// Equation(s):
// \memin[10]~47_Duplicate_401  = ( \memin[10]~45_combout  & ( \Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( \Selector21~3_combout  & ( (!\memin[10]~46_combout ) # (((\memin[0]~0_combout  & \regs~561_combout )) # (\Selector75~0_combout )) ) ) ) 
// # ( \memin[10]~45_combout  & ( !\Selector21~3_combout  ) ) # ( !\memin[10]~45_combout  & ( !\Selector21~3_combout  & ( (!\memin[10]~46_combout ) # ((\memin[0]~0_combout  & \regs~561_combout )) ) ) )

	.dataa(!\memin[10]~46_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~561_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[10]~45_combout ),
	.dataf(!\Selector21~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[10]~47_Duplicate_401 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[10]~47_Duplicate_400 .extended_lut = "off";
defparam \memin[10]~47_Duplicate_400 .lut_mask = 64'hABABFFFFABFFFFFF;
defparam \memin[10]~47_Duplicate_400 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N30
cyclonev_lcell_comb \memin[9]~52_Duplicate_398 (
// Equation(s):
// \memin[9]~52_Duplicate_399  = ( \regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( ((\memin[0]~0_combout ) # (\memin[9]~51_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\regs~566_combout  & ( \Selector22~3_Duplicate_5  & ( (\memin[9]~51_combout ) # 
// (\Selector75~0_combout ) ) ) ) # ( \regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( (\memin[0]~0_combout ) # (\memin[9]~51_combout ) ) ) ) # ( !\regs~566_combout  & ( !\Selector22~3_Duplicate_5  & ( \memin[9]~51_combout  ) ) )

	.dataa(!\Selector75~0_combout ),
	.datab(gnd),
	.datac(!\memin[9]~51_combout ),
	.datad(!\memin[0]~0_combout ),
	.datae(!\regs~566_combout ),
	.dataf(!\Selector22~3_Duplicate_5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[9]~52_Duplicate_399 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[9]~52_Duplicate_398 .extended_lut = "off";
defparam \memin[9]~52_Duplicate_398 .lut_mask = 64'h0F0F0FFF5F5F5FFF;
defparam \memin[9]~52_Duplicate_398 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N3
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( \memin[11]~44_combout  & ( (!\memin[8]~57_combout  & (\memin[10]~47_Duplicate_401 )) # (\memin[8]~57_combout  & ((\memin[9]~52_Duplicate_399 ))) ) ) # ( !\memin[11]~44_combout  & ( (\memin[10]~47_Duplicate_401  & 
// (!\memin[9]~52_Duplicate_399  $ (!\memin[8]~57_combout ))) ) )

	.dataa(!\memin[10]~47_Duplicate_401 ),
	.datab(gnd),
	.datac(!\memin[9]~52_Duplicate_399 ),
	.datad(!\memin[8]~57_combout ),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'h05500550550F550F;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N5
dffeas \ss2|OUT~1_NEW_REG2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~1_OTERM3 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~1_NEW_REG2 .is_wysiwyg = "true";
defparam \ss2|OUT~1_NEW_REG2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N57
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( \memin[11]~44_combout  & ( (\memin[10]~47_Duplicate_401  & ((!\memin[8]~57_combout ) # (\memin[9]~52_Duplicate_399 ))) ) ) # ( !\memin[11]~44_combout  & ( (!\memin[10]~47_Duplicate_401  & (\memin[9]~52_Duplicate_399  & 
// !\memin[8]~57_combout )) ) )

	.dataa(!\memin[10]~47_Duplicate_401 ),
	.datab(gnd),
	.datac(!\memin[9]~52_Duplicate_399 ),
	.datad(!\memin[8]~57_combout ),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h0A000A0055055505;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N58
dffeas \ss2|OUT~2_NEW_REG4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~2_OTERM5 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~2_NEW_REG4 .is_wysiwyg = "true";
defparam \ss2|OUT~2_NEW_REG4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N18
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( \memin[8]~57_combout  & ( \memin[10]~47_combout  & ( \memin[9]~52_combout  ) ) ) # ( !\memin[8]~57_combout  & ( \memin[10]~47_combout  & ( (!\memin[11]~44_combout  & !\memin[9]~52_combout ) ) ) ) # ( \memin[8]~57_combout  & ( 
// !\memin[10]~47_combout  & ( (!\memin[11]~44_combout  & !\memin[9]~52_combout ) ) ) ) # ( !\memin[8]~57_combout  & ( !\memin[10]~47_combout  & ( (\memin[11]~44_combout  & \memin[9]~52_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[11]~44_combout ),
	.datad(!\memin[9]~52_combout ),
	.datae(!\memin[8]~57_combout ),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h000FF000F00000FF;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \ss2|OUT~3_NEW_REG6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~3_OTERM7 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~3_NEW_REG6 .is_wysiwyg = "true";
defparam \ss2|OUT~3_NEW_REG6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N48
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( \memin[11]~44_combout  & ( (!\memin[9]~52_Duplicate_399  & (!\memin[10]~47_Duplicate_401  & \memin[8]~57_combout )) ) ) # ( !\memin[11]~44_combout  & ( ((!\memin[9]~52_Duplicate_399  & \memin[10]~47_Duplicate_401 )) # 
// (\memin[8]~57_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[9]~52_Duplicate_399 ),
	.datac(!\memin[10]~47_Duplicate_401 ),
	.datad(!\memin[8]~57_combout ),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h0CFF0CFF00C000C0;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N49
dffeas \ss2|OUT~4_NEW_REG8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~4_OTERM9 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~4_NEW_REG8 .is_wysiwyg = "true";
defparam \ss2|OUT~4_NEW_REG8 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N15
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( \memin[11]~44_combout  & ( \memin[10]~47_combout  & ( (!\memin[9]~52_combout  & \memin[8]~57_combout ) ) ) ) # ( !\memin[11]~44_combout  & ( \memin[10]~47_combout  & ( (\memin[9]~52_combout  & \memin[8]~57_combout ) ) ) ) # ( 
// !\memin[11]~44_combout  & ( !\memin[10]~47_combout  & ( (\memin[8]~57_combout ) # (\memin[9]~52_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[9]~52_combout ),
	.datad(!\memin[8]~57_combout ),
	.datae(!\memin[11]~44_combout ),
	.dataf(!\memin[10]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h0FFF0000000F00F0;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N16
dffeas \ss2|OUT~5_NEW_REG10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~5_OTERM11 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~5_NEW_REG10 .is_wysiwyg = "true";
defparam \ss2|OUT~5_NEW_REG10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N18
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( \memin[11]~44_combout  & ( ((!\memin[10]~47_Duplicate_401 ) # (\memin[8]~57_combout )) # (\memin[9]~52_Duplicate_399 ) ) ) # ( !\memin[11]~44_combout  & ( (!\memin[9]~52_Duplicate_399  & (\memin[10]~47_Duplicate_401 )) # 
// (\memin[9]~52_Duplicate_399  & ((!\memin[10]~47_Duplicate_401 ) # (!\memin[8]~57_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[9]~52_Duplicate_399 ),
	.datac(!\memin[10]~47_Duplicate_401 ),
	.datad(!\memin[8]~57_combout ),
	.datae(gnd),
	.dataf(!\memin[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'h3F3C3F3CF3FFF3FF;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N19
dffeas \ss2|OUT~6_NEW_REG12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss2|OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss2|OUT~6_OTERM13 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss2|OUT~6_NEW_REG12 .is_wysiwyg = "true";
defparam \ss2|OUT~6_NEW_REG12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N36
cyclonev_lcell_comb \memin[12]~70_Duplicate_584 (
// Equation(s):
// \memin[12]~70_Duplicate_585  = ( \memin[12]~68_combout  & ( \regs~591_combout  ) ) # ( !\memin[12]~68_combout  & ( \regs~591_combout  & ( ((!\memin[12]~69_combout ) # ((\Selector19~0_combout  & \Selector75~0_combout ))) # (\memin[0]~0_combout ) ) ) ) # ( 
// \memin[12]~68_combout  & ( !\regs~591_combout  ) ) # ( !\memin[12]~68_combout  & ( !\regs~591_combout  & ( (!\memin[12]~69_combout ) # ((\Selector19~0_combout  & \Selector75~0_combout )) ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\memin[12]~69_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\memin[12]~68_combout ),
	.dataf(!\regs~591_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[12]~70_Duplicate_585 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[12]~70_Duplicate_584 .extended_lut = "off";
defparam \memin[12]~70_Duplicate_584 .lut_mask = 64'hF0F5FFFFF3F7FFFF;
defparam \memin[12]~70_Duplicate_584 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N54
cyclonev_lcell_comb \memin[14]~64_Duplicate_586 (
// Equation(s):
// \memin[14]~64_Duplicate_587  = ( \Selector17~0_combout  & ( \memin[14]~62_combout  ) ) # ( !\Selector17~0_combout  & ( \memin[14]~62_combout  ) ) # ( \Selector17~0_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # (((\memin[0]~0_combout 
//  & \regs~581_combout )) # (\Selector75~0_combout )) ) ) ) # ( !\Selector17~0_combout  & ( !\memin[14]~62_combout  & ( (!\memin[14]~63_combout ) # ((\memin[0]~0_combout  & \regs~581_combout )) ) ) )

	.dataa(!\memin[14]~63_combout ),
	.datab(!\memin[0]~0_combout ),
	.datac(!\regs~581_combout ),
	.datad(!\Selector75~0_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\memin[14]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[14]~64_Duplicate_587 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[14]~64_Duplicate_586 .extended_lut = "off";
defparam \memin[14]~64_Duplicate_586 .lut_mask = 64'hABABABFFFFFFFFFF;
defparam \memin[14]~64_Duplicate_586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N48
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( \memin[14]~64_Duplicate_587  & ( (!\memin[13]~67_combout  & (!\memin[15]~61_combout  $ (\memin[12]~70_Duplicate_585 ))) ) ) # ( !\memin[14]~64_Duplicate_587  & ( (\memin[12]~70_Duplicate_585  & (!\memin[15]~61_combout  $ 
// (\memin[13]~67_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[15]~61_combout ),
	.datac(!\memin[12]~70_Duplicate_585 ),
	.datad(!\memin[13]~67_combout ),
	.datae(!\memin[14]~64_Duplicate_587 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h0C03C3000C03C300;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N49
dffeas \ss3|OUT~0_NEW_REG28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~0_OTERM29 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~0_NEW_REG28 .is_wysiwyg = "true";
defparam \ss3|OUT~0_NEW_REG28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N30
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( \memin[14]~64_Duplicate_587  & ( (!\memin[15]~61_combout  & (!\memin[12]~70_Duplicate_585  $ (!\memin[13]~67_combout ))) # (\memin[15]~61_combout  & ((!\memin[12]~70_Duplicate_585 ) # (\memin[13]~67_combout ))) ) ) # ( 
// !\memin[14]~64_Duplicate_587  & ( (\memin[15]~61_combout  & (\memin[12]~70_Duplicate_585  & \memin[13]~67_combout )) ) )

	.dataa(gnd),
	.datab(!\memin[15]~61_combout ),
	.datac(!\memin[12]~70_Duplicate_585 ),
	.datad(!\memin[13]~67_combout ),
	.datae(!\memin[14]~64_Duplicate_587 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h00033CF300033CF3;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N31
dffeas \ss3|OUT~1_NEW_REG30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~1_OTERM31 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~1_NEW_REG30 .is_wysiwyg = "true";
defparam \ss3|OUT~1_NEW_REG30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N0
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( \memin[14]~64_Duplicate_587  & ( (\memin[15]~61_combout  & ((!\memin[12]~70_Duplicate_585 ) # (\memin[13]~67_combout ))) ) ) # ( !\memin[14]~64_Duplicate_587  & ( (!\memin[15]~61_combout  & (!\memin[12]~70_Duplicate_585  & 
// \memin[13]~67_combout )) ) )

	.dataa(gnd),
	.datab(!\memin[15]~61_combout ),
	.datac(!\memin[12]~70_Duplicate_585 ),
	.datad(!\memin[13]~67_combout ),
	.datae(!\memin[14]~64_Duplicate_587 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h00C0303300C03033;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N1
dffeas \ss3|OUT~2_NEW_REG32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~2_OTERM33 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~2_NEW_REG32 .is_wysiwyg = "true";
defparam \ss3|OUT~2_NEW_REG32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N21
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( \memin[14]~64_Duplicate_587  & ( (!\memin[13]~67_combout  & (!\memin[15]~61_combout  & !\memin[12]~70_Duplicate_585 )) # (\memin[13]~67_combout  & ((\memin[12]~70_Duplicate_585 ))) ) ) # ( !\memin[14]~64_Duplicate_587  & ( 
// (!\memin[15]~61_combout  & (!\memin[13]~67_combout  & \memin[12]~70_Duplicate_585 )) # (\memin[15]~61_combout  & (\memin[13]~67_combout  & !\memin[12]~70_Duplicate_585 )) ) )

	.dataa(gnd),
	.datab(!\memin[15]~61_combout ),
	.datac(!\memin[13]~67_combout ),
	.datad(!\memin[12]~70_Duplicate_585 ),
	.datae(!\memin[14]~64_Duplicate_587 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h03C0C00F03C0C00F;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N22
dffeas \ss3|OUT~3_NEW_REG34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~3_OTERM35 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~3_NEW_REG34 .is_wysiwyg = "true";
defparam \ss3|OUT~3_NEW_REG34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N24
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( \memin[14]~64_Duplicate_587  & ( (!\memin[15]~61_combout  & ((!\memin[13]~67_combout ) # (\memin[12]~70_Duplicate_585 ))) ) ) # ( !\memin[14]~64_Duplicate_587  & ( (\memin[12]~70_Duplicate_585  & ((!\memin[15]~61_combout ) # 
// (!\memin[13]~67_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[15]~61_combout ),
	.datac(!\memin[12]~70_Duplicate_585 ),
	.datad(!\memin[13]~67_combout ),
	.datae(!\memin[14]~64_Duplicate_587 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h0F0CCC0C0F0CCC0C;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N26
dffeas \ss3|OUT~4_NEW_REG36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~4_OTERM37 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~4_NEW_REG36 .is_wysiwyg = "true";
defparam \ss3|OUT~4_NEW_REG36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y15_N9
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( \memin[14]~64_Duplicate_587  & ( (\memin[12]~70_Duplicate_585  & (!\memin[15]~61_combout  $ (!\memin[13]~67_combout ))) ) ) # ( !\memin[14]~64_Duplicate_587  & ( (!\memin[15]~61_combout  & ((\memin[12]~70_Duplicate_585 ) # 
// (\memin[13]~67_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[15]~61_combout ),
	.datac(!\memin[13]~67_combout ),
	.datad(!\memin[12]~70_Duplicate_585 ),
	.datae(!\memin[14]~64_Duplicate_587 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h0CCC003C0CCC003C;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y15_N10
dffeas \ss3|OUT~5_NEW_REG38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~5_OTERM39 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~5_NEW_REG38 .is_wysiwyg = "true";
defparam \ss3|OUT~5_NEW_REG38 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y15_N45
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( \memin[13]~67_combout  & ( \memin[14]~64_Duplicate_587  & ( (!\memin[12]~70_Duplicate_585 ) # (\memin[15]~61_combout ) ) ) ) # ( !\memin[13]~67_combout  & ( \memin[14]~64_Duplicate_587  & ( (!\memin[15]~61_combout ) # 
// (\memin[12]~70_Duplicate_585 ) ) ) ) # ( \memin[13]~67_combout  & ( !\memin[14]~64_Duplicate_587  ) ) # ( !\memin[13]~67_combout  & ( !\memin[14]~64_Duplicate_587  & ( \memin[15]~61_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memin[15]~61_combout ),
	.datad(!\memin[12]~70_Duplicate_585 ),
	.datae(!\memin[13]~67_combout ),
	.dataf(!\memin[14]~64_Duplicate_587 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'h0F0FFFFFF0FFFF0F;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y15_N46
dffeas \ss3|OUT~6_NEW_REG40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss3|OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss3|OUT~6_OTERM41 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss3|OUT~6_NEW_REG40 .is_wysiwyg = "true";
defparam \ss3|OUT~6_NEW_REG40 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N21
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( \memin[17]~79_combout  & ( (!\memin[18]~76_combout  & (\memin[19]~73_combout  & \memin[16]~82_combout )) ) ) # ( !\memin[17]~79_combout  & ( (!\memin[18]~76_combout  & (!\memin[19]~73_combout  & \memin[16]~82_combout )) # 
// (\memin[18]~76_combout  & (!\memin[19]~73_combout  $ (\memin[16]~82_combout ))) ) )

	.dataa(!\memin[18]~76_combout ),
	.datab(gnd),
	.datac(!\memin[19]~73_combout ),
	.datad(!\memin[16]~82_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h50A550A5000A000A;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N22
dffeas \ss4|OUT~0_NEW_REG14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~0_OTERM15 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~0_NEW_REG14 .is_wysiwyg = "true";
defparam \ss4|OUT~0_NEW_REG14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N24
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( \memin[17]~79_combout  & ( (!\memin[16]~82_combout  & (\memin[18]~76_combout )) # (\memin[16]~82_combout  & ((\memin[19]~73_combout ))) ) ) # ( !\memin[17]~79_combout  & ( (\memin[18]~76_combout  & (!\memin[19]~73_combout  $ 
// (!\memin[16]~82_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[18]~76_combout ),
	.datac(!\memin[19]~73_combout ),
	.datad(!\memin[16]~82_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'h03300330330F330F;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N25
dffeas \ss4|OUT~1_NEW_REG16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~1_OTERM17 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~1_NEW_REG16 .is_wysiwyg = "true";
defparam \ss4|OUT~1_NEW_REG16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N45
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( \memin[17]~79_combout  & ( (!\memin[18]~76_combout  & (!\memin[19]~73_combout  & !\memin[16]~82_combout )) # (\memin[18]~76_combout  & (\memin[19]~73_combout )) ) ) # ( !\memin[17]~79_combout  & ( (\memin[18]~76_combout  & 
// (\memin[19]~73_combout  & !\memin[16]~82_combout )) ) )

	.dataa(!\memin[18]~76_combout ),
	.datab(gnd),
	.datac(!\memin[19]~73_combout ),
	.datad(!\memin[16]~82_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h05000500A505A505;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N46
dffeas \ss4|OUT~2_NEW_REG18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~2_OTERM19 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~2_NEW_REG18 .is_wysiwyg = "true";
defparam \ss4|OUT~2_NEW_REG18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N36
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( \memin[17]~79_combout  & ( (!\memin[18]~76_combout  & (\memin[19]~73_combout  & !\memin[16]~82_combout )) # (\memin[18]~76_combout  & ((\memin[16]~82_combout ))) ) ) # ( !\memin[17]~79_combout  & ( (!\memin[19]~73_combout  & 
// (!\memin[18]~76_combout  $ (!\memin[16]~82_combout ))) ) )

	.dataa(!\memin[19]~73_combout ),
	.datab(gnd),
	.datac(!\memin[18]~76_combout ),
	.datad(!\memin[16]~82_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h0AA00AA0500F500F;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N37
dffeas \ss4|OUT~3_NEW_REG20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~3_OTERM21 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~3_NEW_REG20 .is_wysiwyg = "true";
defparam \ss4|OUT~3_NEW_REG20 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y17_N27
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( \memin[17]~79_combout  & ( (\memin[16]~82_combout  & !\memin[19]~73_combout ) ) ) # ( !\memin[17]~79_combout  & ( (!\memin[18]~76_combout  & (\memin[16]~82_combout )) # (\memin[18]~76_combout  & ((!\memin[19]~73_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[18]~76_combout ),
	.datac(!\memin[16]~82_combout ),
	.datad(!\memin[19]~73_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h3F0C3F0C0F000F00;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y17_N29
dffeas \ss4|OUT~4_NEW_REG22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~4_OTERM23 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~4_NEW_REG22 .is_wysiwyg = "true";
defparam \ss4|OUT~4_NEW_REG22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N24
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( \memin[17]~79_combout  & ( (!\memin[19]~73_combout  & ((!\memin[18]~76_combout ) # (\memin[16]~82_combout ))) ) ) # ( !\memin[17]~79_combout  & ( (\memin[16]~82_combout  & (!\memin[19]~73_combout  $ (\memin[18]~76_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[19]~73_combout ),
	.datac(!\memin[18]~76_combout ),
	.datad(!\memin[16]~82_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h00C300C3C0CCC0CC;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N26
dffeas \ss4|OUT~5_NEW_REG24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~5_OTERM25 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~5_NEW_REG24 .is_wysiwyg = "true";
defparam \ss4|OUT~5_NEW_REG24 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y16_N27
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( \memin[17]~79_combout  & ( (!\memin[16]~82_combout ) # ((!\memin[18]~76_combout ) # (\memin[19]~73_combout )) ) ) # ( !\memin[17]~79_combout  & ( (!\memin[19]~73_combout  & ((\memin[18]~76_combout ))) # (\memin[19]~73_combout  & 
// ((!\memin[18]~76_combout ) # (\memin[16]~82_combout ))) ) )

	.dataa(!\memin[16]~82_combout ),
	.datab(gnd),
	.datac(!\memin[19]~73_combout ),
	.datad(!\memin[18]~76_combout ),
	.datae(gnd),
	.dataf(!\memin[17]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'h0FF50FF5FFAFFFAF;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y16_N28
dffeas \ss4|OUT~6_NEW_REG26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss4|OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss4|OUT~6_OTERM27 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss4|OUT~6_NEW_REG26 .is_wysiwyg = "true";
defparam \ss4|OUT~6_NEW_REG26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( \memin[23]~85_combout  & ( (\memin[20]~94_combout  & (!\memin[21]~91_combout  $ (!\memin[22]~88_combout ))) ) ) # ( !\memin[23]~85_combout  & ( (!\memin[21]~91_combout  & (!\memin[20]~94_combout  $ (!\memin[22]~88_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[20]~94_combout ),
	.datac(!\memin[21]~91_combout ),
	.datad(!\memin[22]~88_combout ),
	.datae(gnd),
	.dataf(!\memin[23]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h30C030C003300330;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N55
dffeas \ss5|OUT~0_NEW_REG42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~0_OTERM43 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~0_NEW_REG42 .is_wysiwyg = "true";
defparam \ss5|OUT~0_NEW_REG42 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N3
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( \memin[22]~88_combout  & ( (!\memin[20]~94_combout  & ((\memin[21]~91_combout ) # (\memin[23]~85_combout ))) # (\memin[20]~94_combout  & (!\memin[23]~85_combout  $ (\memin[21]~91_combout ))) ) ) # ( !\memin[22]~88_combout  & ( 
// (\memin[20]~94_combout  & (\memin[23]~85_combout  & \memin[21]~91_combout )) ) )

	.dataa(gnd),
	.datab(!\memin[20]~94_combout ),
	.datac(!\memin[23]~85_combout ),
	.datad(!\memin[21]~91_combout ),
	.datae(gnd),
	.dataf(!\memin[22]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'h000300033CCF3CCF;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \ss5|OUT~1_NEW_REG44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~1_OTERM45 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~1_NEW_REG44 .is_wysiwyg = "true";
defparam \ss5|OUT~1_NEW_REG44 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N30
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( \memin[23]~85_combout  & ( (\memin[22]~88_combout  & ((!\memin[20]~94_combout ) # (\memin[21]~91_combout ))) ) ) # ( !\memin[23]~85_combout  & ( (!\memin[20]~94_combout  & (\memin[21]~91_combout  & !\memin[22]~88_combout )) ) )

	.dataa(gnd),
	.datab(!\memin[20]~94_combout ),
	.datac(!\memin[21]~91_combout ),
	.datad(!\memin[22]~88_combout ),
	.datae(gnd),
	.dataf(!\memin[23]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h0C000C0000CF00CF;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \ss5|OUT~2_NEW_REG46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~2_OTERM47 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~2_NEW_REG46 .is_wysiwyg = "true";
defparam \ss5|OUT~2_NEW_REG46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N27
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( \memin[22]~88_combout  & ( (!\memin[20]~94_combout  & (!\memin[23]~85_combout  & !\memin[21]~91_combout )) # (\memin[20]~94_combout  & ((\memin[21]~91_combout ))) ) ) # ( !\memin[22]~88_combout  & ( (!\memin[20]~94_combout  & 
// (\memin[23]~85_combout  & \memin[21]~91_combout )) # (\memin[20]~94_combout  & (!\memin[23]~85_combout  & !\memin[21]~91_combout )) ) )

	.dataa(gnd),
	.datab(!\memin[20]~94_combout ),
	.datac(!\memin[23]~85_combout ),
	.datad(!\memin[21]~91_combout ),
	.datae(gnd),
	.dataf(!\memin[22]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'h300C300CC033C033;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N28
dffeas \ss5|OUT~3_NEW_REG48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~3_OTERM49 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~3_NEW_REG48 .is_wysiwyg = "true";
defparam \ss5|OUT~3_NEW_REG48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N42
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( \memin[23]~85_combout  & ( (\memin[20]~94_combout  & (!\memin[21]~91_combout  & !\memin[22]~88_combout )) ) ) # ( !\memin[23]~85_combout  & ( ((!\memin[21]~91_combout  & \memin[22]~88_combout )) # (\memin[20]~94_combout ) ) )

	.dataa(gnd),
	.datab(!\memin[20]~94_combout ),
	.datac(!\memin[21]~91_combout ),
	.datad(!\memin[22]~88_combout ),
	.datae(gnd),
	.dataf(!\memin[23]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h33F333F330003000;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N44
dffeas \ss5|OUT~4_NEW_REG50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~4_OTERM51 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~4_NEW_REG50 .is_wysiwyg = "true";
defparam \ss5|OUT~4_NEW_REG50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N39
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( \memin[22]~88_combout  & ( (\memin[20]~94_combout  & (!\memin[23]~85_combout  $ (!\memin[21]~91_combout ))) ) ) # ( !\memin[22]~88_combout  & ( (!\memin[23]~85_combout  & ((\memin[21]~91_combout ) # (\memin[20]~94_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[20]~94_combout ),
	.datac(!\memin[23]~85_combout ),
	.datad(!\memin[21]~91_combout ),
	.datae(gnd),
	.dataf(!\memin[22]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h30F030F003300330;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N40
dffeas \ss5|OUT~5_NEW_REG52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~5_OTERM53 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~5_NEW_REG52 .is_wysiwyg = "true";
defparam \ss5|OUT~5_NEW_REG52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N6
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( \memin[23]~85_combout  & ( ((!\memin[22]~88_combout ) # (\memin[21]~91_combout )) # (\memin[20]~94_combout ) ) ) # ( !\memin[23]~85_combout  & ( (!\memin[21]~91_combout  & ((\memin[22]~88_combout ))) # (\memin[21]~91_combout  & 
// ((!\memin[20]~94_combout ) # (!\memin[22]~88_combout ))) ) )

	.dataa(gnd),
	.datab(!\memin[20]~94_combout ),
	.datac(!\memin[21]~91_combout ),
	.datad(!\memin[22]~88_combout ),
	.datae(gnd),
	.dataf(!\memin[23]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'h0FFC0FFCFF3FFF3F;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \ss5|OUT~6_NEW_REG54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ss5|OUT~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ss5|OUT~6_OTERM55 ),
	.prn(vcc));
// synopsys translate_off
defparam \ss5|OUT~6_NEW_REG54 .is_wysiwyg = "true";
defparam \ss5|OUT~6_NEW_REG54 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \memin[0]~21_Duplicate_253 (
// Equation(s):
// \memin[0]~21_Duplicate_254  = ( \Selector31~12_combout  & ( \memin[0]~19_combout  ) ) # ( !\Selector31~12_combout  & ( \memin[0]~19_combout  ) ) # ( \Selector31~12_combout  & ( !\memin[0]~19_combout  & ( (((\memin[0]~0_combout  & \regs~531_combout )) # 
// (\memin[0]~20_combout )) # (\Selector75~0_combout ) ) ) ) # ( !\Selector31~12_combout  & ( !\memin[0]~19_combout  & ( ((\memin[0]~0_combout  & \regs~531_combout )) # (\memin[0]~20_combout ) ) ) )

	.dataa(!\memin[0]~0_combout ),
	.datab(!\Selector75~0_combout ),
	.datac(!\regs~531_combout ),
	.datad(!\memin[0]~20_combout ),
	.datae(!\Selector31~12_combout ),
	.dataf(!\memin[0]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memin[0]~21_Duplicate_254 ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memin[0]~21_Duplicate_253 .extended_lut = "off";
defparam \memin[0]~21_Duplicate_253 .lut_mask = 64'h05FF37FFFFFFFFFF;
defparam \memin[0]~21_Duplicate_253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y17_N42
cyclonev_lcell_comb \always7~1 (
// Equation(s):
// \always7~1_combout  = ( \Equal2~4_combout  & ( (MAR[5] & (\Decoder6~0_combout  & (!MAR[7] & !MAR[4]))) ) )

	.dataa(!MAR[5]),
	.datab(!\Decoder6~0_combout ),
	.datac(!MAR[7]),
	.datad(!MAR[4]),
	.datae(!\Equal2~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~1 .extended_lut = "off";
defparam \always7~1 .lut_mask = 64'h0000100000001000;
defparam \always7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \LEDR_OUT[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memin[0]~21_Duplicate_254 ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[0] .is_wysiwyg = "true";
defparam \LEDR_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N16
dffeas \LEDR_OUT[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[1]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[1] .is_wysiwyg = "true";
defparam \LEDR_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N32
dffeas \LEDR_OUT[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[2]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[2] .is_wysiwyg = "true";
defparam \LEDR_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N36
cyclonev_lcell_comb \LEDR_OUT[3]~feeder (
// Equation(s):
// \LEDR_OUT[3]~feeder_combout  = ( \memin[3]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR_OUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR_OUT[3]~feeder .extended_lut = "off";
defparam \LEDR_OUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDR_OUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N37
dffeas \LEDR_OUT[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDR_OUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[3] .is_wysiwyg = "true";
defparam \LEDR_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \LEDR_OUT[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[4]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[4] .is_wysiwyg = "true";
defparam \LEDR_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N24
cyclonev_lcell_comb \LEDR_OUT[5]~feeder (
// Equation(s):
// \LEDR_OUT[5]~feeder_combout  = ( \memin[5]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[5]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR_OUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR_OUT[5]~feeder .extended_lut = "off";
defparam \LEDR_OUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDR_OUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \LEDR_OUT[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDR_OUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[5] .is_wysiwyg = "true";
defparam \LEDR_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N25
dffeas \LEDR_OUT[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[6]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[6] .is_wysiwyg = "true";
defparam \LEDR_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N47
dffeas \LEDR_OUT[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memin[7]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[7] .is_wysiwyg = "true";
defparam \LEDR_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N36
cyclonev_lcell_comb \LEDR_OUT[8]~feeder (
// Equation(s):
// \LEDR_OUT[8]~feeder_combout  = ( \memin[8]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[8]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR_OUT[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR_OUT[8]~feeder .extended_lut = "off";
defparam \LEDR_OUT[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDR_OUT[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N38
dffeas \LEDR_OUT[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDR_OUT[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[8] .is_wysiwyg = "true";
defparam \LEDR_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N12
cyclonev_lcell_comb \LEDR_OUT[9]~feeder (
// Equation(s):
// \LEDR_OUT[9]~feeder_combout  = ( \memin[9]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memin[9]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR_OUT[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR_OUT[9]~feeder .extended_lut = "off";
defparam \LEDR_OUT[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDR_OUT[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N13
dffeas \LEDR_OUT[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDR_OUT[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_OUT[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_OUT[9] .is_wysiwyg = "true";
defparam \LEDR_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y40_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
