Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Magic_Boy\Desktop\stability\other\Qsys_First\Qsys_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Magic_Boy\Desktop\stability\software\simulation --family="Cyclone V" --part=5CEBA4F17I7
Progress: Loading Qsys_First/Qsys_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_rom
Progress: Adding pio_key [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Qsys_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: Qsys_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Qsys_system: Generating Qsys_system "Qsys_system" for SIM_VERILOG
Info: jtag_uart_0: Starting RTL generation for module 'Qsys_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_system_jtag_uart_0 --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0001_jtag_uart_0_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0001_jtag_uart_0_gen//Qsys_system_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0001_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'Qsys_system_jtag_uart_0'
Info: jtag_uart_0: "Qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'Qsys_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec E:/intelfpga/quartus/bin64/eperlcmd.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Qsys_system_nios2_qsys_0 --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0002_nios2_qsys_0_gen/ --quartus_bindir=E:/intelfpga/quartus/bin64 --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0002_nios2_qsys_0_gen//Qsys_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0002_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2017.10.27 09:32:42 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.10.27 09:32:42 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.10.27 09:32:43 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.10.27 09:32:43 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2017.10.27 09:32:43 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2017.10.27 09:32:43 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.10.27 09:32:43 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.10.27 09:32:43 (*)     Testbench
Info: nios2_qsys_0: # 2017.10.27 09:32:44 (*)     Instruction decoding
Info: nios2_qsys_0: # 2017.10.27 09:32:44 (*)       Instruction fields
Info: nios2_qsys_0: # 2017.10.27 09:32:44 (*)       Instruction decodes
Info: nios2_qsys_0: # 2017.10.27 09:32:44 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2017.10.27 09:32:44 (*)       Instruction controls
Info: nios2_qsys_0: # 2017.10.27 09:32:44 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2017.10.27 09:32:44 (*)     Pipeline backend
Info: nios2_qsys_0: # 2017.10.27 09:32:46 (*)   Creating 'C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0002_nios2_qsys_0_gen//Qsys_system_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2017.10.27 09:32:46 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.10.27 09:32:48 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2017.10.27 09:32:48 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2017.10.27 09:33:01 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Qsys_system_nios2_qsys_0'
Info: nios2_qsys_0: "Qsys_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_ram: Starting RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_system_onchip_ram --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0003_onchip_ram_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0003_onchip_ram_gen//Qsys_system_onchip_ram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0003_onchip_ram_gen/  ]
Info: onchip_ram: Done RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram: "Qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: onchip_rom: Starting RTL generation for module 'Qsys_system_onchip_rom'
Info: onchip_rom:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_system_onchip_rom --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0004_onchip_rom_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0004_onchip_rom_gen//Qsys_system_onchip_rom_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0004_onchip_rom_gen/  ]
Info: onchip_rom: Done RTL generation for module 'Qsys_system_onchip_rom'
Info: onchip_rom: "Qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_rom"
Info: pio_key: Starting RTL generation for module 'Qsys_system_pio_key'
Info: pio_key:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_system_pio_key --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0005_pio_key_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0005_pio_key_gen//Qsys_system_pio_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0005_pio_key_gen/  ]
Info: pio_key: Done RTL generation for module 'Qsys_system_pio_key'
Info: pio_key: "Qsys_system" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'Qsys_system_pio_led'
Info: pio_led:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_system_pio_led --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0006_pio_led_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0006_pio_led_gen//Qsys_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0006_pio_led_gen/  ]
Info: pio_led: Done RTL generation for module 'Qsys_system_pio_led'
Info: pio_led: "Qsys_system" instantiated altera_avalon_pio "pio_led"
Info: sysid_qsys_0: "Qsys_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Qsys_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/software/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/software/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/software/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/software/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Qsys_system: Done "Qsys_system" with 31 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Magic_Boy\Desktop\stability\software\Qsys_system.spd --output-directory=C:/Users/Magic_Boy/Desktop/stability/software/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Magic_Boy\Desktop\stability\software\Qsys_system.spd --output-directory=C:/Users/Magic_Boy/Desktop/stability/software/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Magic_Boy/Desktop/stability/software/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/Users/Magic_Boy/Desktop/stability/software/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Magic_Boy/Desktop/stability/software/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Magic_Boy/Desktop/stability/software/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Magic_Boy/Desktop/stability/software/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Magic_Boy/Desktop/stability/software/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Magic_Boy\Desktop\stability\other\Qsys_First\Qsys_system.qsys --block-symbol-file --output-directory=C:\Users\Magic_Boy\Desktop\stability\software --family="Cyclone V" --part=5CEBA4F17I7
Progress: Loading Qsys_First/Qsys_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_rom
Progress: Adding pio_key [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Qsys_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: Qsys_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Magic_Boy\Desktop\stability\other\Qsys_First\Qsys_system.qsys --synthesis=VERILOG --greybox --output-directory=C:\Users\Magic_Boy\Desktop\stability\software\synthesis --family="Cyclone V" --part=5CEBA4F17I7
Progress: Loading Qsys_First/Qsys_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_ram
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_rom
Progress: Adding pio_key [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: Qsys_system.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: Qsys_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Qsys_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: Qsys_system: Generating Qsys_system "Qsys_system" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'Qsys_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_system_jtag_uart_0 --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0030_jtag_uart_0_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0030_jtag_uart_0_gen//Qsys_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Qsys_system_jtag_uart_0'
Info: jtag_uart_0: "Qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: Starting RTL generation for module 'Qsys_system_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec E:/intelfpga/quartus/bin64/eperlcmd.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/intelfpga/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Qsys_system_nios2_qsys_0 --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0031_nios2_qsys_0_gen/ --quartus_bindir=E:/intelfpga/quartus/bin64 --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0031_nios2_qsys_0_gen//Qsys_system_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.10.27 09:33:09 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.10.27 09:33:09 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.10.27 09:33:09 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.10.27 09:33:09 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)     Testbench
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)     Instruction decoding
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)       Instruction fields
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)       Instruction decodes
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)       Instruction controls
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2017.10.27 09:33:10 (*)     Pipeline backend
Info: nios2_qsys_0: # 2017.10.27 09:33:12 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.10.27 09:33:14 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2017.10.27 09:33:15 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'Qsys_system_nios2_qsys_0'
Info: nios2_qsys_0: "Qsys_system" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_ram: Starting RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_system_onchip_ram --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0032_onchip_ram_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0032_onchip_ram_gen//Qsys_system_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram: "Qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: onchip_rom: Starting RTL generation for module 'Qsys_system_onchip_rom'
Info: onchip_rom:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_system_onchip_rom --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0033_onchip_rom_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0033_onchip_rom_gen//Qsys_system_onchip_rom_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_rom: Done RTL generation for module 'Qsys_system_onchip_rom'
Info: onchip_rom: "Qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_rom"
Info: pio_key: Starting RTL generation for module 'Qsys_system_pio_key'
Info: pio_key:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_system_pio_key --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0034_pio_key_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0034_pio_key_gen//Qsys_system_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'Qsys_system_pio_key'
Info: pio_key: "Qsys_system" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'Qsys_system_pio_led'
Info: pio_led:   Generation command is [exec E:/intelfpga/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga/quartus/bin64/perl/lib -I E:/intelfpga/quartus/sopc_builder/bin/europa -I E:/intelfpga/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga/quartus/sopc_builder/bin -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Qsys_system_pio_led --dir=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0035_pio_led_gen/ --quartus_dir=E:/intelfpga/quartus --verilog --config=C:/Users/MAGIC_~1/AppData/Local/Temp/alt7466_3781450725332078282.dir/0035_pio_led_gen//Qsys_system_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'Qsys_system_pio_led'
Info: pio_led: "Qsys_system" instantiated altera_avalon_pio "pio_led"
Info: sysid_qsys_0: "Qsys_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Qsys_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_qsys_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_data_master_limiter"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/software/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/software/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/software/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Magic_Boy/Desktop/stability/software/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Qsys_system: Done "Qsys_system" with 31 modules, 53 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
