
FLF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ed0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08009070  08009070  0000a070  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009460  08009460  0000b200  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009460  08009460  0000a460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009468  08009468  0000b200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009468  08009468  0000a468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800946c  0800946c  0000a46c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  08009470  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  20000200  08009670  0000b200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  08009670  0000b63c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe19  00000000  00000000  0000b230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025e7  00000000  00000000  0001b049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  0001d630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb2  00000000  00000000  0001e530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019400  00000000  00000000  0001f0e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001177b  00000000  00000000  000384e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009de3f  00000000  00000000  00049c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7a9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005048  00000000  00000000  000e7ae0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000ecb28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000200 	.word	0x20000200
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009058 	.word	0x08009058

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000204 	.word	0x20000204
 80001dc:	08009058 	.word	0x08009058

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2uiz>:
 8000b4c:	004a      	lsls	r2, r1, #1
 8000b4e:	d211      	bcs.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b54:	d211      	bcs.n	8000b7a <__aeabi_d2uiz+0x2e>
 8000b56:	d50d      	bpl.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d40e      	bmi.n	8000b80 <__aeabi_d2uiz+0x34>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_d2uiz+0x3a>
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2f>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b94:	bf24      	itt	cs
 8000b96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b9e:	d90d      	bls.n	8000bbc <__aeabi_d2f+0x30>
 8000ba0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ba4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bb0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb4:	bf08      	it	eq
 8000bb6:	f020 0001 	biceq.w	r0, r0, #1
 8000bba:	4770      	bx	lr
 8000bbc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bc0:	d121      	bne.n	8000c06 <__aeabi_d2f+0x7a>
 8000bc2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bc6:	bfbc      	itt	lt
 8000bc8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	4770      	bxlt	lr
 8000bce:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd6:	f1c2 0218 	rsb	r2, r2, #24
 8000bda:	f1c2 0c20 	rsb	ip, r2, #32
 8000bde:	fa10 f30c 	lsls.w	r3, r0, ip
 8000be2:	fa20 f002 	lsr.w	r0, r0, r2
 8000be6:	bf18      	it	ne
 8000be8:	f040 0001 	orrne.w	r0, r0, #1
 8000bec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf8:	ea40 000c 	orr.w	r0, r0, ip
 8000bfc:	fa23 f302 	lsr.w	r3, r3, r2
 8000c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c04:	e7cc      	b.n	8000ba0 <__aeabi_d2f+0x14>
 8000c06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c0a:	d107      	bne.n	8000c1c <__aeabi_d2f+0x90>
 8000c0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c10:	bf1e      	ittt	ne
 8000c12:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c16:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c1a:	4770      	bxne	lr
 8000c1c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c40:	f000 b9be 	b.w	8000fc0 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f83c 	bl	8000cc8 <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff49 	bl	8000afc <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcbf 	bl	8000618 <__aeabi_dmul>
 8000c9a:	f7ff ff57 	bl	8000b4c <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc40 	bl	8000524 <__aeabi_ui2d>
 8000ca4:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f7ff fcb6 	bl	8000618 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff faf8 	bl	80002a8 <__aeabi_dsub>
 8000cb8:	f7ff ff48 	bl	8000b4c <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <setMotorSpeed>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void setMotorSpeed(uint8_t motor, int32_t speed) {
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	6039      	str	r1, [r7, #0]
 8000fce:	71fb      	strb	r3, [r7, #7]
    uint16_t pwm = abs(speed);
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	bfb8      	it	lt
 8000fd6:	425b      	neglt	r3, r3
 8000fd8:	81fb      	strh	r3, [r7, #14]
    if (pwm > 200) pwm = 200;  // Limit max speed
 8000fda:	89fb      	ldrh	r3, [r7, #14]
 8000fdc:	2bc8      	cmp	r3, #200	@ 0xc8
 8000fde:	d901      	bls.n	8000fe4 <setMotorSpeed+0x20>
 8000fe0:	23c8      	movs	r3, #200	@ 0xc8
 8000fe2:	81fb      	strh	r3, [r7, #14]

    if (motor == 0) {  // Left motor
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d110      	bne.n	800100c <setMotorSpeed+0x48>
        if (speed > 0) {
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	dd06      	ble.n	8000ffe <setMotorSpeed+0x3a>
            TIM1->CCR1 = pwm;
 8000ff0:	4a14      	ldr	r2, [pc, #80]	@ (8001044 <setMotorSpeed+0x80>)
 8000ff2:	89fb      	ldrh	r3, [r7, #14]
 8000ff4:	6353      	str	r3, [r2, #52]	@ 0x34
            TIM1->CCR2 = 0;
 8000ff6:	4b13      	ldr	r3, [pc, #76]	@ (8001044 <setMotorSpeed+0x80>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	639a      	str	r2, [r3, #56]	@ 0x38
        } else {
            TIM2->CCR1 = 0;
            TIM3->CCR1 = pwm;
        }
    }
}
 8000ffc:	e01b      	b.n	8001036 <setMotorSpeed+0x72>
            TIM1->CCR1 = 0;
 8000ffe:	4b11      	ldr	r3, [pc, #68]	@ (8001044 <setMotorSpeed+0x80>)
 8001000:	2200      	movs	r2, #0
 8001002:	635a      	str	r2, [r3, #52]	@ 0x34
            TIM1->CCR2 = pwm;
 8001004:	4a0f      	ldr	r2, [pc, #60]	@ (8001044 <setMotorSpeed+0x80>)
 8001006:	89fb      	ldrh	r3, [r7, #14]
 8001008:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800100a:	e014      	b.n	8001036 <setMotorSpeed+0x72>
    else if (motor == 1) {  // Right motor
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d111      	bne.n	8001036 <setMotorSpeed+0x72>
        if (speed > 0) {
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	dd07      	ble.n	8001028 <setMotorSpeed+0x64>
            TIM2->CCR1 = pwm;
 8001018:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800101c:	89fb      	ldrh	r3, [r7, #14]
 800101e:	6353      	str	r3, [r2, #52]	@ 0x34
            TIM3->CCR1 = 0;
 8001020:	4b09      	ldr	r3, [pc, #36]	@ (8001048 <setMotorSpeed+0x84>)
 8001022:	2200      	movs	r2, #0
 8001024:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001026:	e006      	b.n	8001036 <setMotorSpeed+0x72>
            TIM2->CCR1 = 0;
 8001028:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800102c:	2200      	movs	r2, #0
 800102e:	635a      	str	r2, [r3, #52]	@ 0x34
            TIM3->CCR1 = pwm;
 8001030:	4a05      	ldr	r2, [pc, #20]	@ (8001048 <setMotorSpeed+0x84>)
 8001032:	89fb      	ldrh	r3, [r7, #14]
 8001034:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8001036:	bf00      	nop
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	40010000 	.word	0x40010000
 8001048:	40000400 	.word	0x40000400

0800104c <line_data>:
float line_data(void) {
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
	uint32_t weighted_sum = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	60bb      	str	r3, [r7, #8]
	uint32_t onLine = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < 8; i++) {
 800105e:	2300      	movs	r3, #0
 8001060:	603b      	str	r3, [r7, #0]
 8001062:	e016      	b.n	8001092 <line_data+0x46>
        if (adc_buffer[i] > sensor_threshold) {
 8001064:	4a1a      	ldr	r2, [pc, #104]	@ (80010d0 <line_data+0x84>)
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800106c:	4a19      	ldr	r2, [pc, #100]	@ (80010d4 <line_data+0x88>)
 800106e:	8812      	ldrh	r2, [r2, #0]
 8001070:	4293      	cmp	r3, r2
 8001072:	d90b      	bls.n	800108c <line_data+0x40>
            weighted_sum += sensorWeight[i];
 8001074:	4a18      	ldr	r2, [pc, #96]	@ (80010d8 <line_data+0x8c>)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107c:	68ba      	ldr	r2, [r7, #8]
 800107e:	4413      	add	r3, r2
 8001080:	60bb      	str	r3, [r7, #8]
            sum += 1;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	3301      	adds	r3, #1
 8001086:	60fb      	str	r3, [r7, #12]
            onLine = 1;
 8001088:	2301      	movs	r3, #1
 800108a:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 8; i++) {
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	3301      	adds	r3, #1
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	2b07      	cmp	r3, #7
 8001096:	dde5      	ble.n	8001064 <line_data+0x18>
        }
    }

    if (!onLine) {
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d102      	bne.n	80010a4 <line_data+0x58>
        return 255;  // Line lost condition
 800109e:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80010dc <line_data+0x90>
 80010a2:	e00b      	b.n	80010bc <line_data+0x70>
    }

    return (float)weighted_sum / (float)sum;
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	ee07 3a90 	vmov	s15, r3
 80010aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	ee07 3a90 	vmov	s15, r3
 80010b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b8:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 80010bc:	eef0 7a66 	vmov.f32	s15, s13
 80010c0:	eeb0 0a67 	vmov.f32	s0, s15
 80010c4:	3714      	adds	r7, #20
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	2000044c 	.word	0x2000044c
 80010d4:	20000008 	.word	0x20000008
 80010d8:	2000000c 	.word	0x2000000c
 80010dc:	437f0000 	.word	0x437f0000

080010e0 <send_telemetry_data>:

void send_telemetry_data(float current_position,float pid_err, float pid_out) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	ed87 0a03 	vstr	s0, [r7, #12]
 80010ea:	edc7 0a02 	vstr	s1, [r7, #8]
 80010ee:	ed87 1a01 	vstr	s2, [r7, #4]
    static TelemetryPacket packet;

    // 1. Set header
    packet.header_start = '<';
 80010f2:	4b29      	ldr	r3, [pc, #164]	@ (8001198 <send_telemetry_data+0xb8>)
 80010f4:	223c      	movs	r2, #60	@ 0x3c
 80010f6:	701a      	strb	r2, [r3, #0]
    packet.header_end = '>';
 80010f8:	4b27      	ldr	r3, [pc, #156]	@ (8001198 <send_telemetry_data+0xb8>)
 80010fa:	223e      	movs	r2, #62	@ 0x3e
 80010fc:	705a      	strb	r2, [r3, #1]

    // 2. Add the live position data
    packet.position = current_position;
 80010fe:	4a26      	ldr	r2, [pc, #152]	@ (8001198 <send_telemetry_data+0xb8>)
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f8c2 3002 	str.w	r3, [r2, #2]

    // 3. Fill sensor data
    for(int i = 0; i < 8; i++) {
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	e00d      	b.n	8001128 <send_telemetry_data+0x48>
        packet.sensor_values[i] = (uint16_t)adc_buffer[i];
 800110c:	4a23      	ldr	r2, [pc, #140]	@ (800119c <send_telemetry_data+0xbc>)
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001114:	b299      	uxth	r1, r3
 8001116:	4a20      	ldr	r2, [pc, #128]	@ (8001198 <send_telemetry_data+0xb8>)
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	4413      	add	r3, r2
 800111e:	460a      	mov	r2, r1
 8001120:	80da      	strh	r2, [r3, #6]
    for(int i = 0; i < 8; i++) {
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	3301      	adds	r3, #1
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	2b07      	cmp	r3, #7
 800112c:	ddee      	ble.n	800110c <send_telemetry_data+0x2c>
    }
    packet.sensor_values[8] = 0; // 9th sensor is unused
 800112e:	4b1a      	ldr	r3, [pc, #104]	@ (8001198 <send_telemetry_data+0xb8>)
 8001130:	2200      	movs	r2, #0
 8001132:	82da      	strh	r2, [r3, #22]

    // 4. Fill with LIVE robot state
    packet.status_code = status_to_send;
 8001134:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <send_telemetry_data+0xc0>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b17      	ldr	r3, [pc, #92]	@ (8001198 <send_telemetry_data+0xb8>)
 800113c:	761a      	strb	r2, [r3, #24]
    packet.kp = Kp;
 800113e:	4b19      	ldr	r3, [pc, #100]	@ (80011a4 <send_telemetry_data+0xc4>)
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <send_telemetry_data+0xb8>)
 8001144:	f8c3 2019 	str.w	r2, [r3, #25]
    packet.ki = Ki;
 8001148:	4b17      	ldr	r3, [pc, #92]	@ (80011a8 <send_telemetry_data+0xc8>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <send_telemetry_data+0xb8>)
 800114e:	f8c3 201d 	str.w	r2, [r3, #29]
    packet.kd = Kd;
 8001152:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <send_telemetry_data+0xcc>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <send_telemetry_data+0xb8>)
 8001158:	f8c3 2021 	str.w	r2, [r3, #33]	@ 0x21
    packet.threshold = sensor_threshold;
 800115c:	4b14      	ldr	r3, [pc, #80]	@ (80011b0 <send_telemetry_data+0xd0>)
 800115e:	881a      	ldrh	r2, [r3, #0]
 8001160:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <send_telemetry_data+0xb8>)
 8001162:	f8a3 2025 	strh.w	r2, [r3, #37]	@ 0x25
    packet.base_speed = (uint8_t)base_speed;
 8001166:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <send_telemetry_data+0xd4>)
 8001168:	781a      	ldrb	r2, [r3, #0]
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <send_telemetry_data+0xb8>)
 800116c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
    packet.pid_error = pid_err;
 8001170:	4a09      	ldr	r2, [pc, #36]	@ (8001198 <send_telemetry_data+0xb8>)
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	6293      	str	r3, [r2, #40]	@ 0x28
    packet.pid_output = pid_out;
 8001176:	4a08      	ldr	r2, [pc, #32]	@ (8001198 <send_telemetry_data+0xb8>)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // 5. Transmit the packet
    HAL_UART_Transmit(&huart6, (uint8_t*)&packet, sizeof(TelemetryPacket), 100);
 800117c:	2364      	movs	r3, #100	@ 0x64
 800117e:	2230      	movs	r2, #48	@ 0x30
 8001180:	4905      	ldr	r1, [pc, #20]	@ (8001198 <send_telemetry_data+0xb8>)
 8001182:	480d      	ldr	r0, [pc, #52]	@ (80011b8 <send_telemetry_data+0xd8>)
 8001184:	f003 ff9a 	bl	80050bc <HAL_UART_Transmit>

    // 6. Reset the status code after sending
    status_to_send = 0;
 8001188:	4b05      	ldr	r3, [pc, #20]	@ (80011a0 <send_telemetry_data+0xc0>)
 800118a:	2200      	movs	r2, #0
 800118c:	701a      	strb	r2, [r3, #0]
}
 800118e:	bf00      	nop
 8001190:	3718      	adds	r7, #24
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200004b8 	.word	0x200004b8
 800119c:	2000044c 	.word	0x2000044c
 80011a0:	20000448 	.word	0x20000448
 80011a4:	20000000 	.word	0x20000000
 80011a8:	20000444 	.word	0x20000444
 80011ac:	20000004 	.word	0x20000004
 80011b0:	20000008 	.word	0x20000008
 80011b4:	2000000a 	.word	0x2000000a
 80011b8:	2000039c 	.word	0x2000039c

080011bc <handle_received_command>:
void handle_received_command(uint8_t* buffer, uint16_t len) {
 80011bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011c0:	b08b      	sub	sp, #44	@ 0x2c
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	60f8      	str	r0, [r7, #12]
 80011c6:	460b      	mov	r3, r1
 80011c8:	817b      	strh	r3, [r7, #10]
 80011ca:	466b      	mov	r3, sp
 80011cc:	461e      	mov	r6, r3
  // Create a local, null-terminated copy to work with safely.
  char cmd_string[len + 1];
 80011ce:	897b      	ldrh	r3, [r7, #10]
 80011d0:	1c59      	adds	r1, r3, #1
 80011d2:	1e4b      	subs	r3, r1, #1
 80011d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80011d6:	460a      	mov	r2, r1
 80011d8:	2300      	movs	r3, #0
 80011da:	4690      	mov	r8, r2
 80011dc:	4699      	mov	r9, r3
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	f04f 0300 	mov.w	r3, #0
 80011e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80011ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80011ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80011f2:	460a      	mov	r2, r1
 80011f4:	2300      	movs	r3, #0
 80011f6:	4614      	mov	r4, r2
 80011f8:	461d      	mov	r5, r3
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	00eb      	lsls	r3, r5, #3
 8001204:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001208:	00e2      	lsls	r2, r4, #3
 800120a:	460b      	mov	r3, r1
 800120c:	3307      	adds	r3, #7
 800120e:	08db      	lsrs	r3, r3, #3
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	ebad 0d03 	sub.w	sp, sp, r3
 8001216:	466b      	mov	r3, sp
 8001218:	3300      	adds	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  memcpy(cmd_string, buffer, len);
 800121c:	897b      	ldrh	r3, [r7, #10]
 800121e:	461a      	mov	r2, r3
 8001220:	68f9      	ldr	r1, [r7, #12]
 8001222:	6a38      	ldr	r0, [r7, #32]
 8001224:	f006 f843 	bl	80072ae <memcpy>
  cmd_string[len] = '\0';
 8001228:	897b      	ldrh	r3, [r7, #10]
 800122a:	6a3a      	ldr	r2, [r7, #32]
 800122c:	2100      	movs	r1, #0
 800122e:	54d1      	strb	r1, [r2, r3]

  // Find the separator character ':'
  char* colon_ptr = strchr(cmd_string, ':');
 8001230:	213a      	movs	r1, #58	@ 0x3a
 8001232:	6a38      	ldr	r0, [r7, #32]
 8001234:	f005 ffee 	bl	8007214 <strchr>
 8001238:	61f8      	str	r0, [r7, #28]

  // Check if the separator was found
  if (colon_ptr != NULL) {
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d068      	beq.n	8001312 <handle_received_command+0x156>
    // If found, temporarily replace it with a null terminator
    // to split the string into two parts: the KEY and the VALUE.
    *colon_ptr = '\0';
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]

    // The first part of the string is now the KEY
    char* key = cmd_string;
 8001246:	6a3b      	ldr	r3, [r7, #32]
 8001248:	61bb      	str	r3, [r7, #24]

    // The part after the original colon is the VALUE string
    char* value_str = colon_ptr + 1;
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3301      	adds	r3, #1
 800124e:	617b      	str	r3, [r7, #20]

    // Convert the value string to a float
    float value = atof(value_str);
 8001250:	6978      	ldr	r0, [r7, #20]
 8001252:	f005 f901 	bl	8006458 <atof>
 8001256:	ec53 2b10 	vmov	r2, r3, d0
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fc95 	bl	8000b8c <__aeabi_d2f>
 8001262:	4603      	mov	r3, r0
 8001264:	613b      	str	r3, [r7, #16]

    // Now, compare the key and update the corresponding variable
    if (strcmp(key, "KP") == 0) {
 8001266:	492f      	ldr	r1, [pc, #188]	@ (8001324 <handle_received_command+0x168>)
 8001268:	69b8      	ldr	r0, [r7, #24]
 800126a:	f7fe ffb9 	bl	80001e0 <strcmp>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d106      	bne.n	8001282 <handle_received_command+0xc6>
      Kp = value;
 8001274:	4a2c      	ldr	r2, [pc, #176]	@ (8001328 <handle_received_command+0x16c>)
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	6013      	str	r3, [r2, #0]
      status_to_send = 1; // Set status to "Constants Updated"
 800127a:	4b2c      	ldr	r3, [pc, #176]	@ (800132c <handle_received_command+0x170>)
 800127c:	2201      	movs	r2, #1
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	e04a      	b.n	8001318 <handle_received_command+0x15c>
    } else if (strcmp(key, "KI") == 0) {
 8001282:	492b      	ldr	r1, [pc, #172]	@ (8001330 <handle_received_command+0x174>)
 8001284:	69b8      	ldr	r0, [r7, #24]
 8001286:	f7fe ffab 	bl	80001e0 <strcmp>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d106      	bne.n	800129e <handle_received_command+0xe2>
      Ki = value;
 8001290:	4a28      	ldr	r2, [pc, #160]	@ (8001334 <handle_received_command+0x178>)
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	6013      	str	r3, [r2, #0]
      status_to_send = 1;
 8001296:	4b25      	ldr	r3, [pc, #148]	@ (800132c <handle_received_command+0x170>)
 8001298:	2201      	movs	r2, #1
 800129a:	701a      	strb	r2, [r3, #0]
 800129c:	e03c      	b.n	8001318 <handle_received_command+0x15c>
    } else if (strcmp(key, "KD") == 0) {
 800129e:	4926      	ldr	r1, [pc, #152]	@ (8001338 <handle_received_command+0x17c>)
 80012a0:	69b8      	ldr	r0, [r7, #24]
 80012a2:	f7fe ff9d 	bl	80001e0 <strcmp>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d106      	bne.n	80012ba <handle_received_command+0xfe>
      Kd = value;
 80012ac:	4a23      	ldr	r2, [pc, #140]	@ (800133c <handle_received_command+0x180>)
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	6013      	str	r3, [r2, #0]
      status_to_send = 1;
 80012b2:	4b1e      	ldr	r3, [pc, #120]	@ (800132c <handle_received_command+0x170>)
 80012b4:	2201      	movs	r2, #1
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	e02e      	b.n	8001318 <handle_received_command+0x15c>
    } else if (strcmp(key, "TH") == 0) {
 80012ba:	4921      	ldr	r1, [pc, #132]	@ (8001340 <handle_received_command+0x184>)
 80012bc:	69b8      	ldr	r0, [r7, #24]
 80012be:	f7fe ff8f 	bl	80001e0 <strcmp>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d10c      	bne.n	80012e2 <handle_received_command+0x126>
      sensor_threshold = (uint16_t)value;
 80012c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80012cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012d0:	ee17 3a90 	vmov	r3, s15
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <handle_received_command+0x188>)
 80012d8:	801a      	strh	r2, [r3, #0]
      status_to_send = 1;
 80012da:	4b14      	ldr	r3, [pc, #80]	@ (800132c <handle_received_command+0x170>)
 80012dc:	2201      	movs	r2, #1
 80012de:	701a      	strb	r2, [r3, #0]
 80012e0:	e01a      	b.n	8001318 <handle_received_command+0x15c>
    } else if (strcmp(key, "BS") == 0) {
 80012e2:	4919      	ldr	r1, [pc, #100]	@ (8001348 <handle_received_command+0x18c>)
 80012e4:	69b8      	ldr	r0, [r7, #24]
 80012e6:	f7fe ff7b 	bl	80001e0 <strcmp>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d10c      	bne.n	800130a <handle_received_command+0x14e>
      base_speed = (int32_t)value;
 80012f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80012fc:	793a      	ldrb	r2, [r7, #4]
 80012fe:	4b13      	ldr	r3, [pc, #76]	@ (800134c <handle_received_command+0x190>)
 8001300:	701a      	strb	r2, [r3, #0]
      status_to_send = 1;
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <handle_received_command+0x170>)
 8001304:	2201      	movs	r2, #1
 8001306:	701a      	strb	r2, [r3, #0]
 8001308:	e006      	b.n	8001318 <handle_received_command+0x15c>
    } else {
      // The key was valid, but not one we recognize
      status_to_send = 200; // "ERROR: Unknown Command"
 800130a:	4b08      	ldr	r3, [pc, #32]	@ (800132c <handle_received_command+0x170>)
 800130c:	22c8      	movs	r2, #200	@ 0xc8
 800130e:	701a      	strb	r2, [r3, #0]
 8001310:	e002      	b.n	8001318 <handle_received_command+0x15c>
    }
  } else {
    // The colon separator was not found, so the format is wrong.
    status_to_send = 200; // "ERROR: Unknown Command"
 8001312:	4b06      	ldr	r3, [pc, #24]	@ (800132c <handle_received_command+0x170>)
 8001314:	22c8      	movs	r2, #200	@ 0xc8
 8001316:	701a      	strb	r2, [r3, #0]
 8001318:	46b5      	mov	sp, r6
  }
}
 800131a:	bf00      	nop
 800131c:	372c      	adds	r7, #44	@ 0x2c
 800131e:	46bd      	mov	sp, r7
 8001320:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001324:	08009070 	.word	0x08009070
 8001328:	20000000 	.word	0x20000000
 800132c:	20000448 	.word	0x20000448
 8001330:	08009074 	.word	0x08009074
 8001334:	20000444 	.word	0x20000444
 8001338:	08009078 	.word	0x08009078
 800133c:	20000004 	.word	0x20000004
 8001340:	0800907c 	.word	0x0800907c
 8001344:	20000008 	.word	0x20000008
 8001348:	08009080 	.word	0x08009080
 800134c:	2000000a 	.word	0x2000000a

08001350 <HAL_UARTEx_RxEventCallback>:


// This callback is automatically called by the HAL when a command arrives.
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART6) {
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a0c      	ldr	r2, [pc, #48]	@ (8001394 <HAL_UARTEx_RxEventCallback+0x44>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d111      	bne.n	800138a <HAL_UARTEx_RxEventCallback+0x3a>
        handle_received_command(rx_buffer, Size);
 8001366:	887b      	ldrh	r3, [r7, #2]
 8001368:	4619      	mov	r1, r3
 800136a:	480b      	ldr	r0, [pc, #44]	@ (8001398 <HAL_UARTEx_RxEventCallback+0x48>)
 800136c:	f7ff ff26 	bl	80011bc <handle_received_command>

        // IMPORTANT: Restart listening for the next command.
        HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, RX_BUFFER_SIZE);
 8001370:	2220      	movs	r2, #32
 8001372:	4909      	ldr	r1, [pc, #36]	@ (8001398 <HAL_UARTEx_RxEventCallback+0x48>)
 8001374:	4809      	ldr	r0, [pc, #36]	@ (800139c <HAL_UARTEx_RxEventCallback+0x4c>)
 8001376:	f003 ff2c 	bl	80051d2 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 800137a:	4b09      	ldr	r3, [pc, #36]	@ (80013a0 <HAL_UARTEx_RxEventCallback+0x50>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <HAL_UARTEx_RxEventCallback+0x50>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f022 0208 	bic.w	r2, r2, #8
 8001388:	601a      	str	r2, [r3, #0]
    }
}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	40011400 	.word	0x40011400
 8001398:	20000494 	.word	0x20000494
 800139c:	2000039c 	.word	0x2000039c
 80013a0:	200003e4 	.word	0x200003e4

080013a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013aa:	f001 f817 	bl	80023dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ae:	f000 f945 	bl	800163c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013b2:	f000 fc01 	bl	8001bb8 <MX_GPIO_Init>
  MX_DMA_Init();
 80013b6:	f000 fbd7 	bl	8001b68 <MX_DMA_Init>
  MX_ADC1_Init();
 80013ba:	f000 f9b3 	bl	8001724 <MX_ADC1_Init>
  MX_TIM1_Init();
 80013be:	f000 fa67 	bl	8001890 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013c2:	f000 faf5 	bl	80019b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80013c6:	f000 fb4b 	bl	8001a60 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 80013ca:	f000 fba3 	bl	8001b14 <MX_USART6_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80013ce:	f000 f99d 	bl	800170c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 80013d2:	4889      	ldr	r0, [pc, #548]	@ (80015f8 <main+0x254>)
 80013d4:	f001 f8b8 	bl	8002548 <HAL_ADC_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, 8);
 80013d8:	2208      	movs	r2, #8
 80013da:	4988      	ldr	r1, [pc, #544]	@ (80015fc <main+0x258>)
 80013dc:	4886      	ldr	r0, [pc, #536]	@ (80015f8 <main+0x254>)
 80013de:	f001 fa81 	bl	80028e4 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013e2:	2100      	movs	r1, #0
 80013e4:	4886      	ldr	r0, [pc, #536]	@ (8001600 <main+0x25c>)
 80013e6:	f003 f9a9 	bl	800473c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80013ea:	2104      	movs	r1, #4
 80013ec:	4884      	ldr	r0, [pc, #528]	@ (8001600 <main+0x25c>)
 80013ee:	f003 f9a5 	bl	800473c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80013f2:	2100      	movs	r1, #0
 80013f4:	4883      	ldr	r0, [pc, #524]	@ (8001604 <main+0x260>)
 80013f6:	f003 f9a1 	bl	800473c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80013fa:	2100      	movs	r1, #0
 80013fc:	4882      	ldr	r0, [pc, #520]	@ (8001608 <main+0x264>)
 80013fe:	f003 f99d 	bl	800473c <HAL_TIM_PWM_Start>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, RX_BUFFER_SIZE);
 8001402:	2220      	movs	r2, #32
 8001404:	4981      	ldr	r1, [pc, #516]	@ (800160c <main+0x268>)
 8001406:	4882      	ldr	r0, [pc, #520]	@ (8001610 <main+0x26c>)
 8001408:	f003 fee3 	bl	80051d2 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 800140c:	4b81      	ldr	r3, [pc, #516]	@ (8001614 <main+0x270>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	4b80      	ldr	r3, [pc, #512]	@ (8001614 <main+0x270>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f022 0208 	bic.w	r2, r2, #8
 800141a:	601a      	str	r2, [r3, #0]



  pid.Kp=Kp;
 800141c:	4b7e      	ldr	r3, [pc, #504]	@ (8001618 <main+0x274>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a7e      	ldr	r2, [pc, #504]	@ (800161c <main+0x278>)
 8001422:	6193      	str	r3, [r2, #24]
  pid.Ki=Ki;
 8001424:	4b7e      	ldr	r3, [pc, #504]	@ (8001620 <main+0x27c>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a7c      	ldr	r2, [pc, #496]	@ (800161c <main+0x278>)
 800142a:	61d3      	str	r3, [r2, #28]
  pid.Kd=Kd;
 800142c:	4b7d      	ldr	r3, [pc, #500]	@ (8001624 <main+0x280>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a7a      	ldr	r2, [pc, #488]	@ (800161c <main+0x278>)
 8001432:	6213      	str	r3, [r2, #32]
  arm_pid_init_f32(&pid, 1);
 8001434:	2101      	movs	r1, #1
 8001436:	4879      	ldr	r0, [pc, #484]	@ (800161c <main+0x278>)
 8001438:	f000 ff8b 	bl	8002352 <arm_pid_init_f32>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 8);
 800143c:	2208      	movs	r2, #8
 800143e:	496f      	ldr	r1, [pc, #444]	@ (80015fc <main+0x258>)
 8001440:	486d      	ldr	r0, [pc, #436]	@ (80015f8 <main+0x254>)
 8001442:	f001 fa4f 	bl	80028e4 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  uint32_t current_time = HAL_GetTick();
 8001446:	f001 f82f 	bl	80024a8 <HAL_GetTick>
 800144a:	60f8      	str	r0, [r7, #12]
	  float32_t error = 0.0f;
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	617b      	str	r3, [r7, #20]
	  float32_t output = 0.0f;
 8001452:	f04f 0300 	mov.w	r3, #0
 8001456:	613b      	str	r3, [r7, #16]
	  if (current_time - last_telemetry_time >= TELEMETRY_INTERVAL_MS){
 8001458:	4b73      	ldr	r3, [pc, #460]	@ (8001628 <main+0x284>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2214      	movs	r2, #20
 8001462:	4293      	cmp	r3, r2
 8001464:	d3ef      	bcc.n	8001446 <main+0xa2>
	      last_telemetry_time = current_time;
 8001466:	4a70      	ldr	r2, [pc, #448]	@ (8001628 <main+0x284>)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	6013      	str	r3, [r2, #0]

	      pid.Kp = Kp;
 800146c:	4b6a      	ldr	r3, [pc, #424]	@ (8001618 <main+0x274>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a6a      	ldr	r2, [pc, #424]	@ (800161c <main+0x278>)
 8001472:	6193      	str	r3, [r2, #24]
	      pid.Ki = Ki;
 8001474:	4b6a      	ldr	r3, [pc, #424]	@ (8001620 <main+0x27c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a68      	ldr	r2, [pc, #416]	@ (800161c <main+0x278>)
 800147a:	61d3      	str	r3, [r2, #28]
	      pid.Kd = Kd;
 800147c:	4b69      	ldr	r3, [pc, #420]	@ (8001624 <main+0x280>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a66      	ldr	r2, [pc, #408]	@ (800161c <main+0x278>)
 8001482:	6213      	str	r3, [r2, #32]


	      HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 8);
 8001484:	2208      	movs	r2, #8
 8001486:	495d      	ldr	r1, [pc, #372]	@ (80015fc <main+0x258>)
 8001488:	485b      	ldr	r0, [pc, #364]	@ (80015f8 <main+0x254>)
 800148a:	f001 fa2b 	bl	80028e4 <HAL_ADC_Start_DMA>
	      position = line_data();
 800148e:	f7ff fddd 	bl	800104c <line_data>
 8001492:	eef0 7a40 	vmov.f32	s15, s0
 8001496:	4b65      	ldr	r3, [pc, #404]	@ (800162c <main+0x288>)
 8001498:	edc3 7a00 	vstr	s15, [r3]


	      if (position == 255) {
 800149c:	4b63      	ldr	r3, [pc, #396]	@ (800162c <main+0x288>)
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8001630 <main+0x28c>
 80014a6:	eef4 7a47 	vcmp.f32	s15, s14
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	d115      	bne.n	80014dc <main+0x138>
//	    	reset pid
	    	arm_pid_reset_f32(&pid);
 80014b0:	485a      	ldr	r0, [pc, #360]	@ (800161c <main+0x278>)
 80014b2:	f000 ff84 	bl	80023be <arm_pid_reset_f32>
	        setMotorSpeed(0, -base_speed/2);
 80014b6:	4b5f      	ldr	r3, [pc, #380]	@ (8001634 <main+0x290>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	0fda      	lsrs	r2, r3, #31
 80014bc:	4413      	add	r3, r2
 80014be:	105b      	asrs	r3, r3, #1
 80014c0:	425b      	negs	r3, r3
 80014c2:	4619      	mov	r1, r3
 80014c4:	2000      	movs	r0, #0
 80014c6:	f7ff fd7d 	bl	8000fc4 <setMotorSpeed>
	        setMotorSpeed(1, base_speed/2);
 80014ca:	4b5a      	ldr	r3, [pc, #360]	@ (8001634 <main+0x290>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	085b      	lsrs	r3, r3, #1
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	4619      	mov	r1, r3
 80014d4:	2001      	movs	r0, #1
 80014d6:	f7ff fd75 	bl	8000fc4 <setMotorSpeed>
 80014da:	e080      	b.n	80015de <main+0x23a>
	      } else {
	        error = ((float32_t)position - 35.0f);
 80014dc:	4b53      	ldr	r3, [pc, #332]	@ (800162c <main+0x288>)
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001638 <main+0x294>
 80014e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014ea:	edc7 7a05 	vstr	s15, [r7, #20]
 80014ee:	4b4b      	ldr	r3, [pc, #300]	@ (800161c <main+0x278>)
 80014f0:	60bb      	str	r3, [r7, #8]
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	607b      	str	r3, [r7, #4]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	ed93 7a00 	vldr	s14, [r3]
 80014fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001500:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	edd3 6a01 	vldr	s13, [r3, #4]
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001510:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001514:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001518:	68bb      	ldr	r3, [r7, #8]
 800151a:	edd3 6a02 	vldr	s13, [r3, #8]
 800151e:	68bb      	ldr	r3, [r7, #8]
 8001520:	edd3 7a04 	vldr	s15, [r3, #16]
 8001524:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001528:	ee37 7a27 	vadd.f32	s14, s14, s15
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001532:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001536:	edc7 7a00 	vstr	s15, [r7]

    /* Update state */
    S->state[1] = S->state[0];
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	68da      	ldr	r2, [r3, #12]
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	687a      	ldr	r2, [r7, #4]
 8001546:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	683a      	ldr	r2, [r7, #0]
 800154c:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 800154e:	683b      	ldr	r3, [r7, #0]
	        output = arm_pid_f32(&pid, error);
 8001550:	613b      	str	r3, [r7, #16]
	        if (output > base_speed) output = base_speed;
 8001552:	4b38      	ldr	r3, [pc, #224]	@ (8001634 <main+0x290>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	ee07 3a90 	vmov	s15, r3
 800155a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800155e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001562:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156a:	dd07      	ble.n	800157c <main+0x1d8>
 800156c:	4b31      	ldr	r3, [pc, #196]	@ (8001634 <main+0x290>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	ee07 3a90 	vmov	s15, r3
 8001574:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001578:	edc7 7a04 	vstr	s15, [r7, #16]
	        if (output < -base_speed) output = -base_speed;
 800157c:	4b2d      	ldr	r3, [pc, #180]	@ (8001634 <main+0x290>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	425b      	negs	r3, r3
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800158a:	ed97 7a04 	vldr	s14, [r7, #16]
 800158e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001596:	d508      	bpl.n	80015aa <main+0x206>
 8001598:	4b26      	ldr	r3, [pc, #152]	@ (8001634 <main+0x290>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	425b      	negs	r3, r3
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a6:	edc7 7a04 	vstr	s15, [r7, #16]


	        // Adjust motor speeds
	        setMotorSpeed(0, base_speed - (int32_t)output);
 80015aa:	4b22      	ldr	r3, [pc, #136]	@ (8001634 <main+0x290>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80015b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015b6:	ee17 2a90 	vmov	r2, s15
 80015ba:	1a9b      	subs	r3, r3, r2
 80015bc:	4619      	mov	r1, r3
 80015be:	2000      	movs	r0, #0
 80015c0:	f7ff fd00 	bl	8000fc4 <setMotorSpeed>
	        setMotorSpeed(1, base_speed + (int32_t)output);
 80015c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001634 <main+0x290>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80015cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015d0:	ee17 2a90 	vmov	r2, s15
 80015d4:	4413      	add	r3, r2
 80015d6:	4619      	mov	r1, r3
 80015d8:	2001      	movs	r0, #1
 80015da:	f7ff fcf3 	bl	8000fc4 <setMotorSpeed>
	      }


	      send_telemetry_data(position,error,output);
 80015de:	4b13      	ldr	r3, [pc, #76]	@ (800162c <main+0x288>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ed97 1a04 	vldr	s2, [r7, #16]
 80015e8:	edd7 0a05 	vldr	s1, [r7, #20]
 80015ec:	eeb0 0a67 	vmov.f32	s0, s15
 80015f0:	f7ff fd76 	bl	80010e0 <send_telemetry_data>
  {
 80015f4:	e727      	b.n	8001446 <main+0xa2>
 80015f6:	bf00      	nop
 80015f8:	2000021c 	.word	0x2000021c
 80015fc:	2000044c 	.word	0x2000044c
 8001600:	200002c4 	.word	0x200002c4
 8001604:	20000354 	.word	0x20000354
 8001608:	2000030c 	.word	0x2000030c
 800160c:	20000494 	.word	0x20000494
 8001610:	2000039c 	.word	0x2000039c
 8001614:	200003e4 	.word	0x200003e4
 8001618:	20000000 	.word	0x20000000
 800161c:	20000470 	.word	0x20000470
 8001620:	20000444 	.word	0x20000444
 8001624:	20000004 	.word	0x20000004
 8001628:	200004b4 	.word	0x200004b4
 800162c:	2000046c 	.word	0x2000046c
 8001630:	437f0000 	.word	0x437f0000
 8001634:	2000000a 	.word	0x2000000a
 8001638:	420c0000 	.word	0x420c0000

0800163c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b094      	sub	sp, #80	@ 0x50
 8001640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001642:	f107 0320 	add.w	r3, r7, #32
 8001646:	2230      	movs	r2, #48	@ 0x30
 8001648:	2100      	movs	r1, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f005 fdda 	bl	8007204 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001650:	f107 030c 	add.w	r3, r7, #12
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	4b27      	ldr	r3, [pc, #156]	@ (8001704 <SystemClock_Config+0xc8>)
 8001666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001668:	4a26      	ldr	r2, [pc, #152]	@ (8001704 <SystemClock_Config+0xc8>)
 800166a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800166e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001670:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <SystemClock_Config+0xc8>)
 8001672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001678:	60bb      	str	r3, [r7, #8]
 800167a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800167c:	2300      	movs	r3, #0
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <SystemClock_Config+0xcc>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a20      	ldr	r2, [pc, #128]	@ (8001708 <SystemClock_Config+0xcc>)
 8001686:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800168a:	6013      	str	r3, [r2, #0]
 800168c:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <SystemClock_Config+0xcc>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001694:	607b      	str	r3, [r7, #4]
 8001696:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001698:	2302      	movs	r3, #2
 800169a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800169c:	2301      	movs	r3, #1
 800169e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016a0:	2310      	movs	r3, #16
 80016a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a4:	2302      	movs	r3, #2
 80016a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016a8:	2300      	movs	r3, #0
 80016aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016ac:	2308      	movs	r3, #8
 80016ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80016b0:	2364      	movs	r3, #100	@ 0x64
 80016b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016b4:	2302      	movs	r3, #2
 80016b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016b8:	2304      	movs	r3, #4
 80016ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016bc:	f107 0320 	add.w	r3, r7, #32
 80016c0:	4618      	mov	r0, r3
 80016c2:	f002 fb93 	bl	8003dec <HAL_RCC_OscConfig>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016cc:	f000 faec 	bl	8001ca8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d0:	230f      	movs	r3, #15
 80016d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d4:	2302      	movs	r3, #2
 80016d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80016e6:	f107 030c 	add.w	r3, r7, #12
 80016ea:	2103      	movs	r1, #3
 80016ec:	4618      	mov	r0, r3
 80016ee:	f002 fdf5 	bl	80042dc <HAL_RCC_ClockConfig>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80016f8:	f000 fad6 	bl	8001ca8 <Error_Handler>
  }
}
 80016fc:	bf00      	nop
 80016fe:	3750      	adds	r7, #80	@ 0x50
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	40023800 	.word	0x40023800
 8001708:	40007000 	.word	0x40007000

0800170c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001710:	2200      	movs	r2, #0
 8001712:	2100      	movs	r1, #0
 8001714:	2012      	movs	r0, #18
 8001716:	f001 fd92 	bl	800323e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 800171a:	2012      	movs	r0, #18
 800171c:	f001 fdab 	bl	8003276 <HAL_NVIC_EnableIRQ>
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}

08001724 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800172a:	463b      	mov	r3, r7
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001736:	4b53      	ldr	r3, [pc, #332]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001738:	4a53      	ldr	r2, [pc, #332]	@ (8001888 <MX_ADC1_Init+0x164>)
 800173a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800173c:	4b51      	ldr	r3, [pc, #324]	@ (8001884 <MX_ADC1_Init+0x160>)
 800173e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001742:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8001744:	4b4f      	ldr	r3, [pc, #316]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001746:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800174a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800174c:	4b4d      	ldr	r3, [pc, #308]	@ (8001884 <MX_ADC1_Init+0x160>)
 800174e:	2201      	movs	r2, #1
 8001750:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001752:	4b4c      	ldr	r3, [pc, #304]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001754:	2200      	movs	r2, #0
 8001756:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001758:	4b4a      	ldr	r3, [pc, #296]	@ (8001884 <MX_ADC1_Init+0x160>)
 800175a:	2200      	movs	r2, #0
 800175c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001760:	4b48      	ldr	r3, [pc, #288]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001762:	2200      	movs	r2, #0
 8001764:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001766:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001768:	4a48      	ldr	r2, [pc, #288]	@ (800188c <MX_ADC1_Init+0x168>)
 800176a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800176c:	4b45      	ldr	r3, [pc, #276]	@ (8001884 <MX_ADC1_Init+0x160>)
 800176e:	2200      	movs	r2, #0
 8001770:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8001772:	4b44      	ldr	r3, [pc, #272]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001774:	2208      	movs	r2, #8
 8001776:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001778:	4b42      	ldr	r3, [pc, #264]	@ (8001884 <MX_ADC1_Init+0x160>)
 800177a:	2201      	movs	r2, #1
 800177c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001780:	4b40      	ldr	r3, [pc, #256]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001782:	2200      	movs	r2, #0
 8001784:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001786:	483f      	ldr	r0, [pc, #252]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001788:	f000 fe9a 	bl	80024c0 <HAL_ADC_Init>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001792:	f000 fa89 	bl	8001ca8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001796:	2300      	movs	r3, #0
 8001798:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800179a:	2301      	movs	r3, #1
 800179c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800179e:	2304      	movs	r3, #4
 80017a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017a2:	463b      	mov	r3, r7
 80017a4:	4619      	mov	r1, r3
 80017a6:	4837      	ldr	r0, [pc, #220]	@ (8001884 <MX_ADC1_Init+0x160>)
 80017a8:	f001 f9b4 	bl	8002b14 <HAL_ADC_ConfigChannel>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80017b2:	f000 fa79 	bl	8001ca8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80017b6:	2301      	movs	r3, #1
 80017b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80017ba:	2302      	movs	r3, #2
 80017bc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017be:	463b      	mov	r3, r7
 80017c0:	4619      	mov	r1, r3
 80017c2:	4830      	ldr	r0, [pc, #192]	@ (8001884 <MX_ADC1_Init+0x160>)
 80017c4:	f001 f9a6 	bl	8002b14 <HAL_ADC_ConfigChannel>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80017ce:	f000 fa6b 	bl	8001ca8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80017d2:	2302      	movs	r3, #2
 80017d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80017d6:	2303      	movs	r3, #3
 80017d8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017da:	463b      	mov	r3, r7
 80017dc:	4619      	mov	r1, r3
 80017de:	4829      	ldr	r0, [pc, #164]	@ (8001884 <MX_ADC1_Init+0x160>)
 80017e0:	f001 f998 	bl	8002b14 <HAL_ADC_ConfigChannel>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 80017ea:	f000 fa5d 	bl	8001ca8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80017ee:	2303      	movs	r3, #3
 80017f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80017f2:	2304      	movs	r3, #4
 80017f4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017f6:	463b      	mov	r3, r7
 80017f8:	4619      	mov	r1, r3
 80017fa:	4822      	ldr	r0, [pc, #136]	@ (8001884 <MX_ADC1_Init+0x160>)
 80017fc:	f001 f98a 	bl	8002b14 <HAL_ADC_ConfigChannel>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8001806:	f000 fa4f 	bl	8001ca8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800180a:	2304      	movs	r3, #4
 800180c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800180e:	2305      	movs	r3, #5
 8001810:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001812:	463b      	mov	r3, r7
 8001814:	4619      	mov	r1, r3
 8001816:	481b      	ldr	r0, [pc, #108]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001818:	f001 f97c 	bl	8002b14 <HAL_ADC_ConfigChannel>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 8001822:	f000 fa41 	bl	8001ca8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001826:	2305      	movs	r3, #5
 8001828:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 800182a:	2306      	movs	r3, #6
 800182c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800182e:	463b      	mov	r3, r7
 8001830:	4619      	mov	r1, r3
 8001832:	4814      	ldr	r0, [pc, #80]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001834:	f001 f96e 	bl	8002b14 <HAL_ADC_ConfigChannel>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 800183e:	f000 fa33 	bl	8001ca8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001842:	2306      	movs	r3, #6
 8001844:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001846:	2307      	movs	r3, #7
 8001848:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800184a:	463b      	mov	r3, r7
 800184c:	4619      	mov	r1, r3
 800184e:	480d      	ldr	r0, [pc, #52]	@ (8001884 <MX_ADC1_Init+0x160>)
 8001850:	f001 f960 	bl	8002b14 <HAL_ADC_ConfigChannel>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 800185a:	f000 fa25 	bl	8001ca8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800185e:	2307      	movs	r3, #7
 8001860:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001862:	2308      	movs	r3, #8
 8001864:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001866:	463b      	mov	r3, r7
 8001868:	4619      	mov	r1, r3
 800186a:	4806      	ldr	r0, [pc, #24]	@ (8001884 <MX_ADC1_Init+0x160>)
 800186c:	f001 f952 	bl	8002b14 <HAL_ADC_ConfigChannel>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 8001876:	f000 fa17 	bl	8001ca8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	2000021c 	.word	0x2000021c
 8001888:	40012000 	.word	0x40012000
 800188c:	0f000001 	.word	0x0f000001

08001890 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b092      	sub	sp, #72	@ 0x48
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001896:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
 80018b0:	615a      	str	r2, [r3, #20]
 80018b2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	2220      	movs	r2, #32
 80018b8:	2100      	movs	r1, #0
 80018ba:	4618      	mov	r0, r3
 80018bc:	f005 fca2 	bl	8007204 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018c0:	4b39      	ldr	r3, [pc, #228]	@ (80019a8 <MX_TIM1_Init+0x118>)
 80018c2:	4a3a      	ldr	r2, [pc, #232]	@ (80019ac <MX_TIM1_Init+0x11c>)
 80018c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000-1;
 80018c6:	4b38      	ldr	r3, [pc, #224]	@ (80019a8 <MX_TIM1_Init+0x118>)
 80018c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ce:	4b36      	ldr	r3, [pc, #216]	@ (80019a8 <MX_TIM1_Init+0x118>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 80018d4:	4b34      	ldr	r3, [pc, #208]	@ (80019a8 <MX_TIM1_Init+0x118>)
 80018d6:	22c8      	movs	r2, #200	@ 0xc8
 80018d8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018da:	4b33      	ldr	r3, [pc, #204]	@ (80019a8 <MX_TIM1_Init+0x118>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018e0:	4b31      	ldr	r3, [pc, #196]	@ (80019a8 <MX_TIM1_Init+0x118>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e6:	4b30      	ldr	r3, [pc, #192]	@ (80019a8 <MX_TIM1_Init+0x118>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018ec:	482e      	ldr	r0, [pc, #184]	@ (80019a8 <MX_TIM1_Init+0x118>)
 80018ee:	f002 fed5 	bl	800469c <HAL_TIM_PWM_Init>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80018f8:	f000 f9d6 	bl	8001ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018fc:	2300      	movs	r3, #0
 80018fe:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001900:	2300      	movs	r3, #0
 8001902:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001904:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001908:	4619      	mov	r1, r3
 800190a:	4827      	ldr	r0, [pc, #156]	@ (80019a8 <MX_TIM1_Init+0x118>)
 800190c:	f003 fac6 	bl	8004e9c <HAL_TIMEx_MasterConfigSynchronization>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001916:	f000 f9c7 	bl	8001ca8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800191a:	2360      	movs	r3, #96	@ 0x60
 800191c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001922:	2300      	movs	r3, #0
 8001924:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001926:	2300      	movs	r3, #0
 8001928:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800192a:	2300      	movs	r3, #0
 800192c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800192e:	2300      	movs	r3, #0
 8001930:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001932:	2300      	movs	r3, #0
 8001934:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800193a:	2200      	movs	r2, #0
 800193c:	4619      	mov	r1, r3
 800193e:	481a      	ldr	r0, [pc, #104]	@ (80019a8 <MX_TIM1_Init+0x118>)
 8001940:	f002 ffac 	bl	800489c <HAL_TIM_PWM_ConfigChannel>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800194a:	f000 f9ad 	bl	8001ca8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800194e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001952:	2204      	movs	r2, #4
 8001954:	4619      	mov	r1, r3
 8001956:	4814      	ldr	r0, [pc, #80]	@ (80019a8 <MX_TIM1_Init+0x118>)
 8001958:	f002 ffa0 	bl	800489c <HAL_TIM_PWM_ConfigChannel>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001962:	f000 f9a1 	bl	8001ca8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001972:	2300      	movs	r3, #0
 8001974:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001976:	2300      	movs	r3, #0
 8001978:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800197a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800197e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	4619      	mov	r1, r3
 8001988:	4807      	ldr	r0, [pc, #28]	@ (80019a8 <MX_TIM1_Init+0x118>)
 800198a:	f003 faf5 	bl	8004f78 <HAL_TIMEx_ConfigBreakDeadTime>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001994:	f000 f988 	bl	8001ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001998:	4803      	ldr	r0, [pc, #12]	@ (80019a8 <MX_TIM1_Init+0x118>)
 800199a:	f000 fa77 	bl	8001e8c <HAL_TIM_MspPostInit>

}
 800199e:	bf00      	nop
 80019a0:	3748      	adds	r7, #72	@ 0x48
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200002c4 	.word	0x200002c4
 80019ac:	40010000 	.word	0x40010000

080019b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019b6:	f107 0320 	add.w	r3, r7, #32
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	2200      	movs	r2, #0
 80019c4:	601a      	str	r2, [r3, #0]
 80019c6:	605a      	str	r2, [r3, #4]
 80019c8:	609a      	str	r2, [r3, #8]
 80019ca:	60da      	str	r2, [r3, #12]
 80019cc:	611a      	str	r2, [r3, #16]
 80019ce:	615a      	str	r2, [r3, #20]
 80019d0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019d2:	4b22      	ldr	r3, [pc, #136]	@ (8001a5c <MX_TIM2_Init+0xac>)
 80019d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 80019da:	4b20      	ldr	r3, [pc, #128]	@ (8001a5c <MX_TIM2_Init+0xac>)
 80019dc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e2:	4b1e      	ldr	r3, [pc, #120]	@ (8001a5c <MX_TIM2_Init+0xac>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200;
 80019e8:	4b1c      	ldr	r3, [pc, #112]	@ (8001a5c <MX_TIM2_Init+0xac>)
 80019ea:	22c8      	movs	r2, #200	@ 0xc8
 80019ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019ee:	4b1b      	ldr	r3, [pc, #108]	@ (8001a5c <MX_TIM2_Init+0xac>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f4:	4b19      	ldr	r3, [pc, #100]	@ (8001a5c <MX_TIM2_Init+0xac>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019fa:	4818      	ldr	r0, [pc, #96]	@ (8001a5c <MX_TIM2_Init+0xac>)
 80019fc:	f002 fe4e 	bl	800469c <HAL_TIM_PWM_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001a06:	f000 f94f 	bl	8001ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a12:	f107 0320 	add.w	r3, r7, #32
 8001a16:	4619      	mov	r1, r3
 8001a18:	4810      	ldr	r0, [pc, #64]	@ (8001a5c <MX_TIM2_Init+0xac>)
 8001a1a:	f003 fa3f 	bl	8004e9c <HAL_TIMEx_MasterConfigSynchronization>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001a24:	f000 f940 	bl	8001ca8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a28:	2360      	movs	r3, #96	@ 0x60
 8001a2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a30:	2300      	movs	r3, #0
 8001a32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a38:	1d3b      	adds	r3, r7, #4
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4807      	ldr	r0, [pc, #28]	@ (8001a5c <MX_TIM2_Init+0xac>)
 8001a40:	f002 ff2c 	bl	800489c <HAL_TIM_PWM_ConfigChannel>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001a4a:	f000 f92d 	bl	8001ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a4e:	4803      	ldr	r0, [pc, #12]	@ (8001a5c <MX_TIM2_Init+0xac>)
 8001a50:	f000 fa1c 	bl	8001e8c <HAL_TIM_MspPostInit>

}
 8001a54:	bf00      	nop
 8001a56:	3728      	adds	r7, #40	@ 0x28
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	2000030c 	.word	0x2000030c

08001a60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b08a      	sub	sp, #40	@ 0x28
 8001a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a66:	f107 0320 	add.w	r3, r7, #32
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
 8001a7c:	611a      	str	r2, [r3, #16]
 8001a7e:	615a      	str	r2, [r3, #20]
 8001a80:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a82:	4b22      	ldr	r3, [pc, #136]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001a84:	4a22      	ldr	r2, [pc, #136]	@ (8001b10 <MX_TIM3_Init+0xb0>)
 8001a86:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 8001a88:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001a8a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a90:	4b1e      	ldr	r3, [pc, #120]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200;
 8001a96:	4b1d      	ldr	r3, [pc, #116]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001a98:	22c8      	movs	r2, #200	@ 0xc8
 8001a9a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001aa8:	4818      	ldr	r0, [pc, #96]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001aaa:	f002 fdf7 	bl	800469c <HAL_TIM_PWM_Init>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001ab4:	f000 f8f8 	bl	8001ca8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001abc:	2300      	movs	r3, #0
 8001abe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ac0:	f107 0320 	add.w	r3, r7, #32
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4811      	ldr	r0, [pc, #68]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001ac8:	f003 f9e8 	bl	8004e9c <HAL_TIMEx_MasterConfigSynchronization>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001ad2:	f000 f8e9 	bl	8001ca8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ad6:	2360      	movs	r3, #96	@ 0x60
 8001ad8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	2200      	movs	r2, #0
 8001aea:	4619      	mov	r1, r3
 8001aec:	4807      	ldr	r0, [pc, #28]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001aee:	f002 fed5 	bl	800489c <HAL_TIM_PWM_ConfigChannel>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001af8:	f000 f8d6 	bl	8001ca8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001afc:	4803      	ldr	r0, [pc, #12]	@ (8001b0c <MX_TIM3_Init+0xac>)
 8001afe:	f000 f9c5 	bl	8001e8c <HAL_TIM_MspPostInit>

}
 8001b02:	bf00      	nop
 8001b04:	3728      	adds	r7, #40	@ 0x28
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000354 	.word	0x20000354
 8001b10:	40000400 	.word	0x40000400

08001b14 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001b18:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b1a:	4a12      	ldr	r2, [pc, #72]	@ (8001b64 <MX_USART6_UART_Init+0x50>)
 8001b1c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001b1e:	4b10      	ldr	r3, [pc, #64]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b24:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001b32:	4b0b      	ldr	r3, [pc, #44]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001b38:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b3a:	220c      	movs	r2, #12
 8001b3c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b3e:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b44:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001b4a:	4805      	ldr	r0, [pc, #20]	@ (8001b60 <MX_USART6_UART_Init+0x4c>)
 8001b4c:	f003 fa66 	bl	800501c <HAL_UART_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001b56:	f000 f8a7 	bl	8001ca8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	2000039c 	.word	0x2000039c
 8001b64:	40011400 	.word	0x40011400

08001b68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	4b10      	ldr	r3, [pc, #64]	@ (8001bb4 <MX_DMA_Init+0x4c>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b76:	4a0f      	ldr	r2, [pc, #60]	@ (8001bb4 <MX_DMA_Init+0x4c>)
 8001b78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb4 <MX_DMA_Init+0x4c>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	2038      	movs	r0, #56	@ 0x38
 8001b90:	f001 fb55 	bl	800323e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001b94:	2038      	movs	r0, #56	@ 0x38
 8001b96:	f001 fb6e 	bl	8003276 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	2039      	movs	r0, #57	@ 0x39
 8001ba0:	f001 fb4d 	bl	800323e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001ba4:	2039      	movs	r0, #57	@ 0x39
 8001ba6:	f001 fb66 	bl	8003276 <HAL_NVIC_EnableIRQ>

}
 8001baa:	bf00      	nop
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40023800 	.word	0x40023800

08001bb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bbe:	f107 0314 	add.w	r3, r7, #20
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]
 8001bca:	60da      	str	r2, [r3, #12]
 8001bcc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	613b      	str	r3, [r7, #16]
 8001bd2:	4b32      	ldr	r3, [pc, #200]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	4a31      	ldr	r2, [pc, #196]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001bd8:	f043 0304 	orr.w	r3, r3, #4
 8001bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bde:	4b2f      	ldr	r3, [pc, #188]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	4b2b      	ldr	r3, [pc, #172]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	4a2a      	ldr	r2, [pc, #168]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfa:	4b28      	ldr	r3, [pc, #160]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60bb      	str	r3, [r7, #8]
 8001c0a:	4b24      	ldr	r3, [pc, #144]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	4a23      	ldr	r2, [pc, #140]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001c10:	f043 0301 	orr.w	r3, r3, #1
 8001c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c16:	4b21      	ldr	r3, [pc, #132]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	60bb      	str	r3, [r7, #8]
 8001c20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	4b1d      	ldr	r3, [pc, #116]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b1a      	ldr	r3, [pc, #104]	@ (8001c9c <MX_GPIO_Init+0xe4>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	607b      	str	r3, [r7, #4]
 8001c3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001c3e:	2200      	movs	r2, #0
 8001c40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c44:	4816      	ldr	r0, [pc, #88]	@ (8001ca0 <MX_GPIO_Init+0xe8>)
 8001c46:	f002 f8b7 	bl	8003db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c50:	4814      	ldr	r0, [pc, #80]	@ (8001ca4 <MX_GPIO_Init+0xec>)
 8001c52:	f002 f8b1 	bl	8003db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001c56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c60:	2300      	movs	r3, #0
 8001c62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c64:	2300      	movs	r3, #0
 8001c66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	480c      	ldr	r0, [pc, #48]	@ (8001ca0 <MX_GPIO_Init+0xe8>)
 8001c70:	f001 ff1e 	bl	8003ab0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4805      	ldr	r0, [pc, #20]	@ (8001ca4 <MX_GPIO_Init+0xec>)
 8001c8e:	f001 ff0f 	bl	8003ab0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c92:	bf00      	nop
 8001c94:	3728      	adds	r7, #40	@ 0x28
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	40020800 	.word	0x40020800
 8001ca4:	40020000 	.word	0x40020000

08001ca8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cac:	b672      	cpsid	i
}
 8001cae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <Error_Handler+0x8>

08001cb4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	4b10      	ldr	r3, [pc, #64]	@ (8001d00 <HAL_MspInit+0x4c>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc2:	4a0f      	ldr	r2, [pc, #60]	@ (8001d00 <HAL_MspInit+0x4c>)
 8001cc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cca:	4b0d      	ldr	r3, [pc, #52]	@ (8001d00 <HAL_MspInit+0x4c>)
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cd2:	607b      	str	r3, [r7, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	603b      	str	r3, [r7, #0]
 8001cda:	4b09      	ldr	r3, [pc, #36]	@ (8001d00 <HAL_MspInit+0x4c>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cde:	4a08      	ldr	r2, [pc, #32]	@ (8001d00 <HAL_MspInit+0x4c>)
 8001ce0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ce6:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <HAL_MspInit+0x4c>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cee:	603b      	str	r3, [r7, #0]
 8001cf0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	40023800 	.word	0x40023800

08001d04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08a      	sub	sp, #40	@ 0x28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a2f      	ldr	r2, [pc, #188]	@ (8001de0 <HAL_ADC_MspInit+0xdc>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d157      	bne.n	8001dd6 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	4b2e      	ldr	r3, [pc, #184]	@ (8001de4 <HAL_ADC_MspInit+0xe0>)
 8001d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d2e:	4a2d      	ldr	r2, [pc, #180]	@ (8001de4 <HAL_ADC_MspInit+0xe0>)
 8001d30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d36:	4b2b      	ldr	r3, [pc, #172]	@ (8001de4 <HAL_ADC_MspInit+0xe0>)
 8001d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d3e:	613b      	str	r3, [r7, #16]
 8001d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d42:	2300      	movs	r3, #0
 8001d44:	60fb      	str	r3, [r7, #12]
 8001d46:	4b27      	ldr	r3, [pc, #156]	@ (8001de4 <HAL_ADC_MspInit+0xe0>)
 8001d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4a:	4a26      	ldr	r2, [pc, #152]	@ (8001de4 <HAL_ADC_MspInit+0xe0>)
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d52:	4b24      	ldr	r3, [pc, #144]	@ (8001de4 <HAL_ADC_MspInit+0xe0>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	f003 0301 	and.w	r3, r3, #1
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001d5e:	23ff      	movs	r3, #255	@ 0xff
 8001d60:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d62:	2303      	movs	r3, #3
 8001d64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6a:	f107 0314 	add.w	r3, r7, #20
 8001d6e:	4619      	mov	r1, r3
 8001d70:	481d      	ldr	r0, [pc, #116]	@ (8001de8 <HAL_ADC_MspInit+0xe4>)
 8001d72:	f001 fe9d 	bl	8003ab0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001d76:	4b1d      	ldr	r3, [pc, #116]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001d78:	4a1d      	ldr	r2, [pc, #116]	@ (8001df0 <HAL_ADC_MspInit+0xec>)
 8001d7a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d82:	4b1a      	ldr	r3, [pc, #104]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d88:	4b18      	ldr	r3, [pc, #96]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001d8e:	4b17      	ldr	r3, [pc, #92]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001d90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d94:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001d96:	4b15      	ldr	r3, [pc, #84]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001d98:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d9c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001d9e:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001da0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001da4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001da6:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001dae:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001db2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001db4:	4b0d      	ldr	r3, [pc, #52]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001dba:	480c      	ldr	r0, [pc, #48]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001dbc:	f001 fa76 	bl	80032ac <HAL_DMA_Init>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001dc6:	f7ff ff6f 	bl	8001ca8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a07      	ldr	r2, [pc, #28]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001dce:	639a      	str	r2, [r3, #56]	@ 0x38
 8001dd0:	4a06      	ldr	r2, [pc, #24]	@ (8001dec <HAL_ADC_MspInit+0xe8>)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001dd6:	bf00      	nop
 8001dd8:	3728      	adds	r7, #40	@ 0x28
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40012000 	.word	0x40012000
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40020000 	.word	0x40020000
 8001dec:	20000264 	.word	0x20000264
 8001df0:	40026410 	.word	0x40026410

08001df4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a1f      	ldr	r2, [pc, #124]	@ (8001e80 <HAL_TIM_PWM_MspInit+0x8c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d10e      	bne.n	8001e24 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0e:	4a1d      	ldr	r2, [pc, #116]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e16:	4b1b      	ldr	r3, [pc, #108]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e22:	e026      	b.n	8001e72 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e2c:	d10e      	bne.n	8001e4c <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e36:	4a13      	ldr	r2, [pc, #76]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e3e:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	613b      	str	r3, [r7, #16]
 8001e48:	693b      	ldr	r3, [r7, #16]
}
 8001e4a:	e012      	b.n	8001e72 <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a0d      	ldr	r2, [pc, #52]	@ (8001e88 <HAL_TIM_PWM_MspInit+0x94>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d10d      	bne.n	8001e72 <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	60fb      	str	r3, [r7, #12]
 8001e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5e:	4a09      	ldr	r2, [pc, #36]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e66:	4b07      	ldr	r3, [pc, #28]	@ (8001e84 <HAL_TIM_PWM_MspInit+0x90>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
}
 8001e72:	bf00      	nop
 8001e74:	371c      	adds	r7, #28
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40010000 	.word	0x40010000
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40000400 	.word	0x40000400

08001e8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	@ 0x28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a37      	ldr	r2, [pc, #220]	@ (8001f88 <HAL_TIM_MspPostInit+0xfc>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d11f      	bne.n	8001eee <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	4b36      	ldr	r3, [pc, #216]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	4a35      	ldr	r2, [pc, #212]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ebe:	4b33      	ldr	r3, [pc, #204]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001eca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001edc:	2301      	movs	r3, #1
 8001ede:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	482a      	ldr	r0, [pc, #168]	@ (8001f90 <HAL_TIM_MspPostInit+0x104>)
 8001ee8:	f001 fde2 	bl	8003ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001eec:	e047      	b.n	8001f7e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ef6:	d11f      	bne.n	8001f38 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	4b23      	ldr	r3, [pc, #140]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001efe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f00:	4a22      	ldr	r2, [pc, #136]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001f02:	f043 0301 	orr.w	r3, r3, #1
 8001f06:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f08:	4b20      	ldr	r3, [pc, #128]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001f14:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f22:	2300      	movs	r3, #0
 8001f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f26:	2301      	movs	r3, #1
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f2a:	f107 0314 	add.w	r3, r7, #20
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4817      	ldr	r0, [pc, #92]	@ (8001f90 <HAL_TIM_MspPostInit+0x104>)
 8001f32:	f001 fdbd 	bl	8003ab0 <HAL_GPIO_Init>
}
 8001f36:	e022      	b.n	8001f7e <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a15      	ldr	r2, [pc, #84]	@ (8001f94 <HAL_TIM_MspPostInit+0x108>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d11d      	bne.n	8001f7e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	4a10      	ldr	r2, [pc, #64]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001f4c:	f043 0302 	orr.w	r3, r3, #2
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f52:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <HAL_TIM_MspPostInit+0x100>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	60bb      	str	r3, [r7, #8]
 8001f5c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f5e:	2310      	movs	r3, #16
 8001f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f72:	f107 0314 	add.w	r3, r7, #20
 8001f76:	4619      	mov	r1, r3
 8001f78:	4807      	ldr	r0, [pc, #28]	@ (8001f98 <HAL_TIM_MspPostInit+0x10c>)
 8001f7a:	f001 fd99 	bl	8003ab0 <HAL_GPIO_Init>
}
 8001f7e:	bf00      	nop
 8001f80:	3728      	adds	r7, #40	@ 0x28
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40010000 	.word	0x40010000
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	40020000 	.word	0x40020000
 8001f94:	40000400 	.word	0x40000400
 8001f98:	40020400 	.word	0x40020400

08001f9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08a      	sub	sp, #40	@ 0x28
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa4:	f107 0314 	add.w	r3, r7, #20
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]
 8001fb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a34      	ldr	r2, [pc, #208]	@ (800208c <HAL_UART_MspInit+0xf0>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d162      	bne.n	8002084 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	613b      	str	r3, [r7, #16]
 8001fc2:	4b33      	ldr	r3, [pc, #204]	@ (8002090 <HAL_UART_MspInit+0xf4>)
 8001fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fc6:	4a32      	ldr	r2, [pc, #200]	@ (8002090 <HAL_UART_MspInit+0xf4>)
 8001fc8:	f043 0320 	orr.w	r3, r3, #32
 8001fcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fce:	4b30      	ldr	r3, [pc, #192]	@ (8002090 <HAL_UART_MspInit+0xf4>)
 8001fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd2:	f003 0320 	and.w	r3, r3, #32
 8001fd6:	613b      	str	r3, [r7, #16]
 8001fd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fda:	2300      	movs	r3, #0
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	4b2c      	ldr	r3, [pc, #176]	@ (8002090 <HAL_UART_MspInit+0xf4>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	4a2b      	ldr	r2, [pc, #172]	@ (8002090 <HAL_UART_MspInit+0xf4>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fea:	4b29      	ldr	r3, [pc, #164]	@ (8002090 <HAL_UART_MspInit+0xf4>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ff6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002004:	2303      	movs	r3, #3
 8002006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002008:	2308      	movs	r3, #8
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800200c:	f107 0314 	add.w	r3, r7, #20
 8002010:	4619      	mov	r1, r3
 8002012:	4820      	ldr	r0, [pc, #128]	@ (8002094 <HAL_UART_MspInit+0xf8>)
 8002014:	f001 fd4c 	bl	8003ab0 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002018:	4b1f      	ldr	r3, [pc, #124]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 800201a:	4a20      	ldr	r2, [pc, #128]	@ (800209c <HAL_UART_MspInit+0x100>)
 800201c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800201e:	4b1e      	ldr	r3, [pc, #120]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 8002020:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002024:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002026:	4b1c      	ldr	r3, [pc, #112]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 8002028:	2200      	movs	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800202c:	4b1a      	ldr	r3, [pc, #104]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 800202e:	2200      	movs	r2, #0
 8002030:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002032:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 8002034:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002038:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800203a:	4b17      	ldr	r3, [pc, #92]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 800203c:	2200      	movs	r2, #0
 800203e:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002040:	4b15      	ldr	r3, [pc, #84]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 8002042:	2200      	movs	r2, #0
 8002044:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002046:	4b14      	ldr	r3, [pc, #80]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 8002048:	2200      	movs	r2, #0
 800204a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800204c:	4b12      	ldr	r3, [pc, #72]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 800204e:	2200      	movs	r2, #0
 8002050:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002052:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 8002054:	2200      	movs	r2, #0
 8002056:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002058:	480f      	ldr	r0, [pc, #60]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 800205a:	f001 f927 	bl	80032ac <HAL_DMA_Init>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002064:	f7ff fe20 	bl	8001ca8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a0b      	ldr	r2, [pc, #44]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 800206c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800206e:	4a0a      	ldr	r2, [pc, #40]	@ (8002098 <HAL_UART_MspInit+0xfc>)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002074:	2200      	movs	r2, #0
 8002076:	2100      	movs	r1, #0
 8002078:	2047      	movs	r0, #71	@ 0x47
 800207a:	f001 f8e0 	bl	800323e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800207e:	2047      	movs	r0, #71	@ 0x47
 8002080:	f001 f8f9 	bl	8003276 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002084:	bf00      	nop
 8002086:	3728      	adds	r7, #40	@ 0x28
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40011400 	.word	0x40011400
 8002090:	40023800 	.word	0x40023800
 8002094:	40020000 	.word	0x40020000
 8002098:	200003e4 	.word	0x200003e4
 800209c:	40026428 	.word	0x40026428

080020a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020a4:	bf00      	nop
 80020a6:	e7fd      	b.n	80020a4 <NMI_Handler+0x4>

080020a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020a8:	b480      	push	{r7}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ac:	bf00      	nop
 80020ae:	e7fd      	b.n	80020ac <HardFault_Handler+0x4>

080020b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <MemManage_Handler+0x4>

080020b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <BusFault_Handler+0x4>

080020c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <UsageFault_Handler+0x4>

080020c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020cc:	bf00      	nop
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020d6:	b480      	push	{r7}
 80020d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020da:	bf00      	nop
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020f6:	f000 f9c3 	bl	8002480 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002104:	4802      	ldr	r0, [pc, #8]	@ (8002110 <ADC_IRQHandler+0x10>)
 8002106:	f000 fadd 	bl	80026c4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	2000021c 	.word	0x2000021c

08002114 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002118:	4802      	ldr	r0, [pc, #8]	@ (8002124 <DMA2_Stream0_IRQHandler+0x10>)
 800211a:	f001 fa5f 	bl	80035dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000264 	.word	0x20000264

08002128 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800212c:	4802      	ldr	r0, [pc, #8]	@ (8002138 <DMA2_Stream1_IRQHandler+0x10>)
 800212e:	f001 fa55 	bl	80035dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200003e4 	.word	0x200003e4

0800213c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002140:	4802      	ldr	r0, [pc, #8]	@ (800214c <USART6_IRQHandler+0x10>)
 8002142:	f003 f8a3 	bl	800528c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	2000039c 	.word	0x2000039c

08002150 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  return 1;
 8002154:	2301      	movs	r3, #1
}
 8002156:	4618      	mov	r0, r3
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_kill>:

int _kill(int pid, int sig)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800216a:	f005 f873 	bl	8007254 <__errno>
 800216e:	4603      	mov	r3, r0
 8002170:	2216      	movs	r2, #22
 8002172:	601a      	str	r2, [r3, #0]
  return -1;
 8002174:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <_exit>:

void _exit (int status)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002188:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff ffe7 	bl	8002160 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002192:	bf00      	nop
 8002194:	e7fd      	b.n	8002192 <_exit+0x12>

08002196 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002196:	b580      	push	{r7, lr}
 8002198:	b086      	sub	sp, #24
 800219a:	af00      	add	r7, sp, #0
 800219c:	60f8      	str	r0, [r7, #12]
 800219e:	60b9      	str	r1, [r7, #8]
 80021a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021a2:	2300      	movs	r3, #0
 80021a4:	617b      	str	r3, [r7, #20]
 80021a6:	e00a      	b.n	80021be <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021a8:	f3af 8000 	nop.w
 80021ac:	4601      	mov	r1, r0
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	60ba      	str	r2, [r7, #8]
 80021b4:	b2ca      	uxtb	r2, r1
 80021b6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	3301      	adds	r3, #1
 80021bc:	617b      	str	r3, [r7, #20]
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	dbf0      	blt.n	80021a8 <_read+0x12>
  }

  return len;
 80021c6:	687b      	ldr	r3, [r7, #4]
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}

080021d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021dc:	2300      	movs	r3, #0
 80021de:	617b      	str	r3, [r7, #20]
 80021e0:	e009      	b.n	80021f6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	60ba      	str	r2, [r7, #8]
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	3301      	adds	r3, #1
 80021f4:	617b      	str	r3, [r7, #20]
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	dbf1      	blt.n	80021e2 <_write+0x12>
  }
  return len;
 80021fe:	687b      	ldr	r3, [r7, #4]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3718      	adds	r7, #24
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <_close>:

int _close(int file)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002210:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr

08002220 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002230:	605a      	str	r2, [r3, #4]
  return 0;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	370c      	adds	r7, #12
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <_isatty>:

int _isatty(int file)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002248:	2301      	movs	r3, #1
}
 800224a:	4618      	mov	r0, r3
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002256:	b480      	push	{r7}
 8002258:	b085      	sub	sp, #20
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002262:	2300      	movs	r3, #0
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002278:	4a14      	ldr	r2, [pc, #80]	@ (80022cc <_sbrk+0x5c>)
 800227a:	4b15      	ldr	r3, [pc, #84]	@ (80022d0 <_sbrk+0x60>)
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002284:	4b13      	ldr	r3, [pc, #76]	@ (80022d4 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d102      	bne.n	8002292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800228c:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <_sbrk+0x64>)
 800228e:	4a12      	ldr	r2, [pc, #72]	@ (80022d8 <_sbrk+0x68>)
 8002290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002292:	4b10      	ldr	r3, [pc, #64]	@ (80022d4 <_sbrk+0x64>)
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4413      	add	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	429a      	cmp	r2, r3
 800229e:	d207      	bcs.n	80022b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022a0:	f004 ffd8 	bl	8007254 <__errno>
 80022a4:	4603      	mov	r3, r0
 80022a6:	220c      	movs	r2, #12
 80022a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022ae:	e009      	b.n	80022c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022b0:	4b08      	ldr	r3, [pc, #32]	@ (80022d4 <_sbrk+0x64>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022b6:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <_sbrk+0x64>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4413      	add	r3, r2
 80022be:	4a05      	ldr	r2, [pc, #20]	@ (80022d4 <_sbrk+0x64>)
 80022c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022c2:	68fb      	ldr	r3, [r7, #12]
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20020000 	.word	0x20020000
 80022d0:	00000400 	.word	0x00000400
 80022d4:	200004e8 	.word	0x200004e8
 80022d8:	20000640 	.word	0x20000640

080022dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022e0:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <SystemInit+0x20>)
 80022e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e6:	4a05      	ldr	r2, [pc, #20]	@ (80022fc <SystemInit+0x20>)
 80022e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	e000ed00 	.word	0xe000ed00

08002300 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002300:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002338 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002304:	f7ff ffea 	bl	80022dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002308:	480c      	ldr	r0, [pc, #48]	@ (800233c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800230a:	490d      	ldr	r1, [pc, #52]	@ (8002340 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800230c:	4a0d      	ldr	r2, [pc, #52]	@ (8002344 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800230e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002310:	e002      	b.n	8002318 <LoopCopyDataInit>

08002312 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002312:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002314:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002316:	3304      	adds	r3, #4

08002318 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002318:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800231a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800231c:	d3f9      	bcc.n	8002312 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800231e:	4a0a      	ldr	r2, [pc, #40]	@ (8002348 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002320:	4c0a      	ldr	r4, [pc, #40]	@ (800234c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002322:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002324:	e001      	b.n	800232a <LoopFillZerobss>

08002326 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002326:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002328:	3204      	adds	r2, #4

0800232a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800232a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800232c:	d3fb      	bcc.n	8002326 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800232e:	f004 ff97 	bl	8007260 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002332:	f7ff f837 	bl	80013a4 <main>
  bx  lr    
 8002336:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002338:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800233c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002340:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002344:	08009470 	.word	0x08009470
  ldr r2, =_sbss
 8002348:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 800234c:	2000063c 	.word	0x2000063c

08002350 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002350:	e7fe      	b.n	8002350 <DMA1_Stream0_IRQHandler>

08002352 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b082      	sub	sp, #8
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
 800235a:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	ed93 7a06 	vldr	s14, [r3, #24]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	edd3 7a07 	vldr	s15, [r3, #28]
 8002368:	ee37 7a27 	vadd.f32	s14, s14, s15
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002372:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002382:	eeb1 7a67 	vneg.f32	s14, s15
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	edd3 7a08 	vldr	s15, [r3, #32]
 800238c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002390:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1a      	ldr	r2, [r3, #32]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d006      	beq.n	80023b6 <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	330c      	adds	r3, #12
 80023ac:	220c      	movs	r2, #12
 80023ae:	2100      	movs	r1, #0
 80023b0:	4618      	mov	r0, r3
 80023b2:	f004 ff27 	bl	8007204 <memset>
  }

}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <arm_pid_reset_f32>:
                   The function resets the state buffer to zeros.
 */

void arm_pid_reset_f32(
  arm_pid_instance_f32 * S)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  /* Reset state to zero, The size will be always 3 samples */
  memset(S->state, 0, 3U * sizeof(float32_t));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	330c      	adds	r3, #12
 80023ca:	220c      	movs	r2, #12
 80023cc:	2100      	movs	r1, #0
 80023ce:	4618      	mov	r0, r3
 80023d0:	f004 ff18 	bl	8007204 <memset>
}
 80023d4:	bf00      	nop
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023e0:	4b0e      	ldr	r3, [pc, #56]	@ (800241c <HAL_Init+0x40>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a0d      	ldr	r2, [pc, #52]	@ (800241c <HAL_Init+0x40>)
 80023e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023ec:	4b0b      	ldr	r3, [pc, #44]	@ (800241c <HAL_Init+0x40>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a0a      	ldr	r2, [pc, #40]	@ (800241c <HAL_Init+0x40>)
 80023f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023f8:	4b08      	ldr	r3, [pc, #32]	@ (800241c <HAL_Init+0x40>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a07      	ldr	r2, [pc, #28]	@ (800241c <HAL_Init+0x40>)
 80023fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002402:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002404:	2003      	movs	r0, #3
 8002406:	f000 ff0f 	bl	8003228 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800240a:	200f      	movs	r0, #15
 800240c:	f000 f808 	bl	8002420 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002410:	f7ff fc50 	bl	8001cb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40023c00 	.word	0x40023c00

08002420 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002428:	4b12      	ldr	r3, [pc, #72]	@ (8002474 <HAL_InitTick+0x54>)
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	4b12      	ldr	r3, [pc, #72]	@ (8002478 <HAL_InitTick+0x58>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	4619      	mov	r1, r3
 8002432:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002436:	fbb3 f3f1 	udiv	r3, r3, r1
 800243a:	fbb2 f3f3 	udiv	r3, r2, r3
 800243e:	4618      	mov	r0, r3
 8002440:	f000 ff27 	bl	8003292 <HAL_SYSTICK_Config>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e00e      	b.n	800246c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b0f      	cmp	r3, #15
 8002452:	d80a      	bhi.n	800246a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002454:	2200      	movs	r2, #0
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800245c:	f000 feef 	bl	800323e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002460:	4a06      	ldr	r2, [pc, #24]	@ (800247c <HAL_InitTick+0x5c>)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	e000      	b.n	800246c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
}
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	2000002c 	.word	0x2000002c
 8002478:	20000034 	.word	0x20000034
 800247c:	20000030 	.word	0x20000030

08002480 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002484:	4b06      	ldr	r3, [pc, #24]	@ (80024a0 <HAL_IncTick+0x20>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	461a      	mov	r2, r3
 800248a:	4b06      	ldr	r3, [pc, #24]	@ (80024a4 <HAL_IncTick+0x24>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4413      	add	r3, r2
 8002490:	4a04      	ldr	r2, [pc, #16]	@ (80024a4 <HAL_IncTick+0x24>)
 8002492:	6013      	str	r3, [r2, #0]
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	20000034 	.word	0x20000034
 80024a4:	200004ec 	.word	0x200004ec

080024a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return uwTick;
 80024ac:	4b03      	ldr	r3, [pc, #12]	@ (80024bc <HAL_GetTick+0x14>)
 80024ae:	681b      	ldr	r3, [r3, #0]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	200004ec 	.word	0x200004ec

080024c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e033      	b.n	800253e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d109      	bne.n	80024f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f7ff fc10 	bl	8001d04 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f6:	f003 0310 	and.w	r3, r3, #16
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d118      	bne.n	8002530 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002502:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002506:	f023 0302 	bic.w	r3, r3, #2
 800250a:	f043 0202 	orr.w	r2, r3, #2
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 fc30 	bl	8002d78 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002522:	f023 0303 	bic.w	r3, r3, #3
 8002526:	f043 0201 	orr.w	r2, r3, #1
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	641a      	str	r2, [r3, #64]	@ 0x40
 800252e:	e001      	b.n	8002534 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800253c:	7bfb      	ldrb	r3, [r7, #15]
}
 800253e:	4618      	mov	r0, r3
 8002540:	3710      	adds	r7, #16
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002550:	2300      	movs	r3, #0
 8002552:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800255a:	2b01      	cmp	r3, #1
 800255c:	d101      	bne.n	8002562 <HAL_ADC_Start_IT+0x1a>
 800255e:	2302      	movs	r3, #2
 8002560:	e0a1      	b.n	80026a6 <HAL_ADC_Start_IT+0x15e>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2201      	movs	r2, #1
 8002566:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	2b01      	cmp	r3, #1
 8002576:	d018      	beq.n	80025aa <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 0201 	orr.w	r2, r2, #1
 8002586:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002588:	4b4a      	ldr	r3, [pc, #296]	@ (80026b4 <HAL_ADC_Start_IT+0x16c>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a4a      	ldr	r2, [pc, #296]	@ (80026b8 <HAL_ADC_Start_IT+0x170>)
 800258e:	fba2 2303 	umull	r2, r3, r2, r3
 8002592:	0c9a      	lsrs	r2, r3, #18
 8002594:	4613      	mov	r3, r2
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	4413      	add	r3, r2
 800259a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800259c:	e002      	b.n	80025a4 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	3b01      	subs	r3, #1
 80025a2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f9      	bne.n	800259e <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d169      	bne.n	800268c <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025bc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80025c0:	f023 0301 	bic.w	r3, r3, #1
 80025c4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d007      	beq.n	80025ea <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025de:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025e2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025f6:	d106      	bne.n	8002606 <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025fc:	f023 0206 	bic.w	r2, r3, #6
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	645a      	str	r2, [r3, #68]	@ 0x44
 8002604:	e002      	b.n	800260c <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002614:	4b29      	ldr	r3, [pc, #164]	@ (80026bc <HAL_ADC_Start_IT+0x174>)
 8002616:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002620:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002630:	f043 0320 	orr.w	r3, r3, #32
 8002634:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f003 031f 	and.w	r3, r3, #31
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10f      	bne.n	8002662 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d129      	bne.n	80026a4 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689a      	ldr	r2, [r3, #8]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	e020      	b.n	80026a4 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a16      	ldr	r2, [pc, #88]	@ (80026c0 <HAL_ADC_Start_IT+0x178>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d11b      	bne.n	80026a4 <HAL_ADC_Start_IT+0x15c>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d114      	bne.n	80026a4 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002688:	609a      	str	r2, [r3, #8]
 800268a:	e00b      	b.n	80026a4 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002690:	f043 0210 	orr.w	r2, r3, #16
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269c:	f043 0201 	orr.w	r2, r3, #1
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	2000002c 	.word	0x2000002c
 80026b8:	431bde83 	.word	0x431bde83
 80026bc:	40012300 	.word	0x40012300
 80026c0:	40012000 	.word	0x40012000

080026c4 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80026cc:	2300      	movs	r3, #0
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	2300      	movs	r3, #0
 80026d2:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	f003 0320 	and.w	r3, r3, #32
 80026f2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d049      	beq.n	800278e <HAL_ADC_IRQHandler+0xca>
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d046      	beq.n	800278e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002704:	f003 0310 	and.w	r3, r3, #16
 8002708:	2b00      	cmp	r3, #0
 800270a:	d105      	bne.n	8002718 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002710:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d12b      	bne.n	800277e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800272a:	2b00      	cmp	r3, #0
 800272c:	d127      	bne.n	800277e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002734:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002738:	2b00      	cmp	r3, #0
 800273a:	d006      	beq.n	800274a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002746:	2b00      	cmp	r3, #0
 8002748:	d119      	bne.n	800277e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f022 0220 	bic.w	r2, r2, #32
 8002758:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800276e:	2b00      	cmp	r3, #0
 8002770:	d105      	bne.n	800277e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002776:	f043 0201 	orr.w	r2, r3, #1
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 f9a0 	bl	8002ac4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f06f 0212 	mvn.w	r2, #18
 800278c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	f003 0304 	and.w	r3, r3, #4
 8002794:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800279c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d057      	beq.n	8002854 <HAL_ADC_IRQHandler+0x190>
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d054      	beq.n	8002854 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ae:	f003 0310 	and.w	r3, r3, #16
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d105      	bne.n	80027c2 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d139      	bne.n	8002844 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027d6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d006      	beq.n	80027ec <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d12b      	bne.n	8002844 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d124      	bne.n	8002844 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002804:	2b00      	cmp	r3, #0
 8002806:	d11d      	bne.n	8002844 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800280c:	2b00      	cmp	r3, #0
 800280e:	d119      	bne.n	8002844 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	685a      	ldr	r2, [r3, #4]
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800281e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002824:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002830:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002834:	2b00      	cmp	r3, #0
 8002836:	d105      	bne.n	8002844 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283c:	f043 0201 	orr.w	r2, r3, #1
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 fc15 	bl	8003074 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f06f 020c 	mvn.w	r2, #12
 8002852:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002862:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d017      	beq.n	800289a <HAL_ADC_IRQHandler+0x1d6>
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d014      	beq.n	800289a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b01      	cmp	r3, #1
 800287c:	d10d      	bne.n	800289a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f92e 	bl	8002aec <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f06f 0201 	mvn.w	r2, #1
 8002898:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f003 0320 	and.w	r3, r3, #32
 80028a0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80028a8:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d015      	beq.n	80028dc <HAL_ADC_IRQHandler+0x218>
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d012      	beq.n	80028dc <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ba:	f043 0202 	orr.w	r2, r3, #2
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f06f 0220 	mvn.w	r2, #32
 80028ca:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 f917 	bl	8002b00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f06f 0220 	mvn.w	r2, #32
 80028da:	601a      	str	r2, [r3, #0]
  }
}
 80028dc:	bf00      	nop
 80028de:	3718      	adds	r7, #24
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}

080028e4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	60f8      	str	r0, [r7, #12]
 80028ec:	60b9      	str	r1, [r7, #8]
 80028ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80028f0:	2300      	movs	r3, #0
 80028f2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028fa:	2b01      	cmp	r3, #1
 80028fc:	d101      	bne.n	8002902 <HAL_ADC_Start_DMA+0x1e>
 80028fe:	2302      	movs	r3, #2
 8002900:	e0ce      	b.n	8002aa0 <HAL_ADC_Start_DMA+0x1bc>
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	f003 0301 	and.w	r3, r3, #1
 8002914:	2b01      	cmp	r3, #1
 8002916:	d018      	beq.n	800294a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689a      	ldr	r2, [r3, #8]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 0201 	orr.w	r2, r2, #1
 8002926:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002928:	4b5f      	ldr	r3, [pc, #380]	@ (8002aa8 <HAL_ADC_Start_DMA+0x1c4>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a5f      	ldr	r2, [pc, #380]	@ (8002aac <HAL_ADC_Start_DMA+0x1c8>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	0c9a      	lsrs	r2, r3, #18
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800293c:	e002      	b.n	8002944 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	3b01      	subs	r3, #1
 8002942:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d1f9      	bne.n	800293e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002958:	d107      	bne.n	800296a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002968:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b01      	cmp	r3, #1
 8002976:	f040 8086 	bne.w	8002a86 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002982:	f023 0301 	bic.w	r3, r3, #1
 8002986:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002998:	2b00      	cmp	r3, #0
 800299a:	d007      	beq.n	80029ac <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80029a4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029b8:	d106      	bne.n	80029c8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029be:	f023 0206 	bic.w	r2, r3, #6
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	645a      	str	r2, [r3, #68]	@ 0x44
 80029c6:	e002      	b.n	80029ce <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029d6:	4b36      	ldr	r3, [pc, #216]	@ (8002ab0 <HAL_ADC_Start_DMA+0x1cc>)
 80029d8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029de:	4a35      	ldr	r2, [pc, #212]	@ (8002ab4 <HAL_ADC_Start_DMA+0x1d0>)
 80029e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e6:	4a34      	ldr	r2, [pc, #208]	@ (8002ab8 <HAL_ADC_Start_DMA+0x1d4>)
 80029e8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ee:	4a33      	ldr	r2, [pc, #204]	@ (8002abc <HAL_ADC_Start_DMA+0x1d8>)
 80029f0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80029fa:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002a0a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	689a      	ldr	r2, [r3, #8]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a1a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	334c      	adds	r3, #76	@ 0x4c
 8002a26:	4619      	mov	r1, r3
 8002a28:	68ba      	ldr	r2, [r7, #8]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f000 fcec 	bl	8003408 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f003 031f 	and.w	r3, r3, #31
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10f      	bne.n	8002a5c <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d129      	bne.n	8002a9e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a58:	609a      	str	r2, [r3, #8]
 8002a5a:	e020      	b.n	8002a9e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a17      	ldr	r2, [pc, #92]	@ (8002ac0 <HAL_ADC_Start_DMA+0x1dc>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d11b      	bne.n	8002a9e <HAL_ADC_Start_DMA+0x1ba>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d114      	bne.n	8002a9e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689a      	ldr	r2, [r3, #8]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	e00b      	b.n	8002a9e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8a:	f043 0210 	orr.w	r2, r3, #16
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a96:	f043 0201 	orr.w	r2, r3, #1
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3718      	adds	r7, #24
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	2000002c 	.word	0x2000002c
 8002aac:	431bde83 	.word	0x431bde83
 8002ab0:	40012300 	.word	0x40012300
 8002ab4:	08002f71 	.word	0x08002f71
 8002ab8:	0800302b 	.word	0x0800302b
 8002abc:	08003047 	.word	0x08003047
 8002ac0:	40012000 	.word	0x40012000

08002ac4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002af4:	bf00      	nop
 8002af6:	370c      	adds	r7, #12
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d101      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x1c>
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	e113      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x244>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b09      	cmp	r3, #9
 8002b3e:	d925      	bls.n	8002b8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68d9      	ldr	r1, [r3, #12]
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	4613      	mov	r3, r2
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	4413      	add	r3, r2
 8002b54:	3b1e      	subs	r3, #30
 8002b56:	2207      	movs	r2, #7
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	43da      	mvns	r2, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	400a      	ands	r2, r1
 8002b64:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68d9      	ldr	r1, [r3, #12]
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	689a      	ldr	r2, [r3, #8]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	4618      	mov	r0, r3
 8002b78:	4603      	mov	r3, r0
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	4403      	add	r3, r0
 8002b7e:	3b1e      	subs	r3, #30
 8002b80:	409a      	lsls	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	60da      	str	r2, [r3, #12]
 8002b8a:	e022      	b.n	8002bd2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6919      	ldr	r1, [r3, #16]
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	461a      	mov	r2, r3
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	4413      	add	r3, r2
 8002ba0:	2207      	movs	r2, #7
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43da      	mvns	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	400a      	ands	r2, r1
 8002bae:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6919      	ldr	r1, [r3, #16]
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	689a      	ldr	r2, [r3, #8]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	4403      	add	r3, r0
 8002bc8:	409a      	lsls	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	430a      	orrs	r2, r1
 8002bd0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	2b06      	cmp	r3, #6
 8002bd8:	d824      	bhi.n	8002c24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	4613      	mov	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	4413      	add	r3, r2
 8002bea:	3b05      	subs	r3, #5
 8002bec:	221f      	movs	r2, #31
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43da      	mvns	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	400a      	ands	r2, r1
 8002bfa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	4618      	mov	r0, r3
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4413      	add	r3, r2
 8002c14:	3b05      	subs	r3, #5
 8002c16:	fa00 f203 	lsl.w	r2, r0, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c22:	e04c      	b.n	8002cbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	2b0c      	cmp	r3, #12
 8002c2a:	d824      	bhi.n	8002c76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	4613      	mov	r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	3b23      	subs	r3, #35	@ 0x23
 8002c3e:	221f      	movs	r2, #31
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43da      	mvns	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	400a      	ands	r2, r1
 8002c4c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	b29b      	uxth	r3, r3
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685a      	ldr	r2, [r3, #4]
 8002c60:	4613      	mov	r3, r2
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	3b23      	subs	r3, #35	@ 0x23
 8002c68:	fa00 f203 	lsl.w	r2, r0, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	430a      	orrs	r2, r1
 8002c72:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c74:	e023      	b.n	8002cbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	3b41      	subs	r3, #65	@ 0x41
 8002c88:	221f      	movs	r2, #31
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	43da      	mvns	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	400a      	ands	r2, r1
 8002c96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	4613      	mov	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	3b41      	subs	r3, #65	@ 0x41
 8002cb2:	fa00 f203 	lsl.w	r2, r0, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	430a      	orrs	r2, r1
 8002cbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cbe:	4b29      	ldr	r3, [pc, #164]	@ (8002d64 <HAL_ADC_ConfigChannel+0x250>)
 8002cc0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a28      	ldr	r2, [pc, #160]	@ (8002d68 <HAL_ADC_ConfigChannel+0x254>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d10f      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x1d8>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b12      	cmp	r3, #18
 8002cd2:	d10b      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a1d      	ldr	r2, [pc, #116]	@ (8002d68 <HAL_ADC_ConfigChannel+0x254>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d12b      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x23a>
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a1c      	ldr	r2, [pc, #112]	@ (8002d6c <HAL_ADC_ConfigChannel+0x258>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d003      	beq.n	8002d08 <HAL_ADC_ConfigChannel+0x1f4>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2b11      	cmp	r3, #17
 8002d06:	d122      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a11      	ldr	r2, [pc, #68]	@ (8002d6c <HAL_ADC_ConfigChannel+0x258>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d111      	bne.n	8002d4e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d2a:	4b11      	ldr	r3, [pc, #68]	@ (8002d70 <HAL_ADC_ConfigChannel+0x25c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a11      	ldr	r2, [pc, #68]	@ (8002d74 <HAL_ADC_ConfigChannel+0x260>)
 8002d30:	fba2 2303 	umull	r2, r3, r2, r3
 8002d34:	0c9a      	lsrs	r2, r3, #18
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d40:	e002      	b.n	8002d48 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	3b01      	subs	r3, #1
 8002d46:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f9      	bne.n	8002d42 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	40012300 	.word	0x40012300
 8002d68:	40012000 	.word	0x40012000
 8002d6c:	10000012 	.word	0x10000012
 8002d70:	2000002c 	.word	0x2000002c
 8002d74:	431bde83 	.word	0x431bde83

08002d78 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b085      	sub	sp, #20
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d80:	4b79      	ldr	r3, [pc, #484]	@ (8002f68 <ADC_Init+0x1f0>)
 8002d82:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002dac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6859      	ldr	r1, [r3, #4]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	021a      	lsls	r2, r3, #8
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	685a      	ldr	r2, [r3, #4]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002dd0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6859      	ldr	r1, [r3, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	430a      	orrs	r2, r1
 8002de2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002df2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6899      	ldr	r1, [r3, #8]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68da      	ldr	r2, [r3, #12]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	430a      	orrs	r2, r1
 8002e04:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0a:	4a58      	ldr	r2, [pc, #352]	@ (8002f6c <ADC_Init+0x1f4>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d022      	beq.n	8002e56 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e1e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6899      	ldr	r1, [r3, #8]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	430a      	orrs	r2, r1
 8002e30:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	6899      	ldr	r1, [r3, #8]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	609a      	str	r2, [r3, #8]
 8002e54:	e00f      	b.n	8002e76 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002e64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002e74:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0202 	bic.w	r2, r2, #2
 8002e84:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	6899      	ldr	r1, [r3, #8]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	7e1b      	ldrb	r3, [r3, #24]
 8002e90:	005a      	lsls	r2, r3, #1
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d01b      	beq.n	8002edc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	685a      	ldr	r2, [r3, #4]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002eb2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685a      	ldr	r2, [r3, #4]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002ec2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6859      	ldr	r1, [r3, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	035a      	lsls	r2, r3, #13
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	605a      	str	r2, [r3, #4]
 8002eda:	e007      	b.n	8002eec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002eea:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002efa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	051a      	lsls	r2, r3, #20
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689a      	ldr	r2, [r3, #8]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002f20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6899      	ldr	r1, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002f2e:	025a      	lsls	r2, r3, #9
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689a      	ldr	r2, [r3, #8]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6899      	ldr	r1, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	029a      	lsls	r2, r3, #10
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	609a      	str	r2, [r3, #8]
}
 8002f5c:	bf00      	nop
 8002f5e:	3714      	adds	r7, #20
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	40012300 	.word	0x40012300
 8002f6c:	0f000001 	.word	0x0f000001

08002f70 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f7c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f82:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d13c      	bne.n	8003004 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d12b      	bne.n	8002ffc <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d127      	bne.n	8002ffc <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d006      	beq.n	8002fc8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d119      	bne.n	8002ffc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	685a      	ldr	r2, [r3, #4]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0220 	bic.w	r2, r2, #32
 8002fd6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fdc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d105      	bne.n	8002ffc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff4:	f043 0201 	orr.w	r2, r3, #1
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ffc:	68f8      	ldr	r0, [r7, #12]
 8002ffe:	f7ff fd61 	bl	8002ac4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003002:	e00e      	b.n	8003022 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003008:	f003 0310 	and.w	r3, r3, #16
 800300c:	2b00      	cmp	r3, #0
 800300e:	d003      	beq.n	8003018 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003010:	68f8      	ldr	r0, [r7, #12]
 8003012:	f7ff fd75 	bl	8002b00 <HAL_ADC_ErrorCallback>
}
 8003016:	e004      	b.n	8003022 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800301c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	4798      	blx	r3
}
 8003022:	bf00      	nop
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b084      	sub	sp, #16
 800302e:	af00      	add	r7, sp, #0
 8003030:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003036:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f7ff fd4d 	bl	8002ad8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800303e:	bf00      	nop
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b084      	sub	sp, #16
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003052:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2240      	movs	r2, #64	@ 0x40
 8003058:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800305e:	f043 0204 	orr.w	r2, r3, #4
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f7ff fd4a 	bl	8002b00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800306c:	bf00      	nop
 800306e:	3710      	adds	r7, #16
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003088:	b480      	push	{r7}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f003 0307 	and.w	r3, r3, #7
 8003096:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003098:	4b0c      	ldr	r3, [pc, #48]	@ (80030cc <__NVIC_SetPriorityGrouping+0x44>)
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030a4:	4013      	ands	r3, r2
 80030a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ba:	4a04      	ldr	r2, [pc, #16]	@ (80030cc <__NVIC_SetPriorityGrouping+0x44>)
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	60d3      	str	r3, [r2, #12]
}
 80030c0:	bf00      	nop
 80030c2:	3714      	adds	r7, #20
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030d4:	4b04      	ldr	r3, [pc, #16]	@ (80030e8 <__NVIC_GetPriorityGrouping+0x18>)
 80030d6:	68db      	ldr	r3, [r3, #12]
 80030d8:	0a1b      	lsrs	r3, r3, #8
 80030da:	f003 0307 	and.w	r3, r3, #7
}
 80030de:	4618      	mov	r0, r3
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr
 80030e8:	e000ed00 	.word	0xe000ed00

080030ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	4603      	mov	r3, r0
 80030f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	db0b      	blt.n	8003116 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030fe:	79fb      	ldrb	r3, [r7, #7]
 8003100:	f003 021f 	and.w	r2, r3, #31
 8003104:	4907      	ldr	r1, [pc, #28]	@ (8003124 <__NVIC_EnableIRQ+0x38>)
 8003106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310a:	095b      	lsrs	r3, r3, #5
 800310c:	2001      	movs	r0, #1
 800310e:	fa00 f202 	lsl.w	r2, r0, r2
 8003112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	e000e100 	.word	0xe000e100

08003128 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	6039      	str	r1, [r7, #0]
 8003132:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003138:	2b00      	cmp	r3, #0
 800313a:	db0a      	blt.n	8003152 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	b2da      	uxtb	r2, r3
 8003140:	490c      	ldr	r1, [pc, #48]	@ (8003174 <__NVIC_SetPriority+0x4c>)
 8003142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003146:	0112      	lsls	r2, r2, #4
 8003148:	b2d2      	uxtb	r2, r2
 800314a:	440b      	add	r3, r1
 800314c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003150:	e00a      	b.n	8003168 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	b2da      	uxtb	r2, r3
 8003156:	4908      	ldr	r1, [pc, #32]	@ (8003178 <__NVIC_SetPriority+0x50>)
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	3b04      	subs	r3, #4
 8003160:	0112      	lsls	r2, r2, #4
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	440b      	add	r3, r1
 8003166:	761a      	strb	r2, [r3, #24]
}
 8003168:	bf00      	nop
 800316a:	370c      	adds	r7, #12
 800316c:	46bd      	mov	sp, r7
 800316e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003172:	4770      	bx	lr
 8003174:	e000e100 	.word	0xe000e100
 8003178:	e000ed00 	.word	0xe000ed00

0800317c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800317c:	b480      	push	{r7}
 800317e:	b089      	sub	sp, #36	@ 0x24
 8003180:	af00      	add	r7, sp, #0
 8003182:	60f8      	str	r0, [r7, #12]
 8003184:	60b9      	str	r1, [r7, #8]
 8003186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f003 0307 	and.w	r3, r3, #7
 800318e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	f1c3 0307 	rsb	r3, r3, #7
 8003196:	2b04      	cmp	r3, #4
 8003198:	bf28      	it	cs
 800319a:	2304      	movcs	r3, #4
 800319c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	3304      	adds	r3, #4
 80031a2:	2b06      	cmp	r3, #6
 80031a4:	d902      	bls.n	80031ac <NVIC_EncodePriority+0x30>
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	3b03      	subs	r3, #3
 80031aa:	e000      	b.n	80031ae <NVIC_EncodePriority+0x32>
 80031ac:	2300      	movs	r3, #0
 80031ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	43da      	mvns	r2, r3
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	401a      	ands	r2, r3
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	fa01 f303 	lsl.w	r3, r1, r3
 80031ce:	43d9      	mvns	r1, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031d4:	4313      	orrs	r3, r2
         );
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3724      	adds	r7, #36	@ 0x24
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	3b01      	subs	r3, #1
 80031f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031f4:	d301      	bcc.n	80031fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031f6:	2301      	movs	r3, #1
 80031f8:	e00f      	b.n	800321a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003224 <SysTick_Config+0x40>)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3b01      	subs	r3, #1
 8003200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003202:	210f      	movs	r1, #15
 8003204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003208:	f7ff ff8e 	bl	8003128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800320c:	4b05      	ldr	r3, [pc, #20]	@ (8003224 <SysTick_Config+0x40>)
 800320e:	2200      	movs	r2, #0
 8003210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003212:	4b04      	ldr	r3, [pc, #16]	@ (8003224 <SysTick_Config+0x40>)
 8003214:	2207      	movs	r2, #7
 8003216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	e000e010 	.word	0xe000e010

08003228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7ff ff29 	bl	8003088 <__NVIC_SetPriorityGrouping>
}
 8003236:	bf00      	nop
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800323e:	b580      	push	{r7, lr}
 8003240:	b086      	sub	sp, #24
 8003242:	af00      	add	r7, sp, #0
 8003244:	4603      	mov	r3, r0
 8003246:	60b9      	str	r1, [r7, #8]
 8003248:	607a      	str	r2, [r7, #4]
 800324a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003250:	f7ff ff3e 	bl	80030d0 <__NVIC_GetPriorityGrouping>
 8003254:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	68b9      	ldr	r1, [r7, #8]
 800325a:	6978      	ldr	r0, [r7, #20]
 800325c:	f7ff ff8e 	bl	800317c <NVIC_EncodePriority>
 8003260:	4602      	mov	r2, r0
 8003262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003266:	4611      	mov	r1, r2
 8003268:	4618      	mov	r0, r3
 800326a:	f7ff ff5d 	bl	8003128 <__NVIC_SetPriority>
}
 800326e:	bf00      	nop
 8003270:	3718      	adds	r7, #24
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}

08003276 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003276:	b580      	push	{r7, lr}
 8003278:	b082      	sub	sp, #8
 800327a:	af00      	add	r7, sp, #0
 800327c:	4603      	mov	r3, r0
 800327e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff ff31 	bl	80030ec <__NVIC_EnableIRQ>
}
 800328a:	bf00      	nop
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003292:	b580      	push	{r7, lr}
 8003294:	b082      	sub	sp, #8
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800329a:	6878      	ldr	r0, [r7, #4]
 800329c:	f7ff ffa2 	bl	80031e4 <SysTick_Config>
 80032a0:	4603      	mov	r3, r0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
	...

080032ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80032b8:	f7ff f8f6 	bl	80024a8 <HAL_GetTick>
 80032bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d101      	bne.n	80032c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e099      	b.n	80033fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2202      	movs	r2, #2
 80032cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0201 	bic.w	r2, r2, #1
 80032e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032e8:	e00f      	b.n	800330a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032ea:	f7ff f8dd 	bl	80024a8 <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b05      	cmp	r3, #5
 80032f6:	d908      	bls.n	800330a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2220      	movs	r2, #32
 80032fc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2203      	movs	r2, #3
 8003302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e078      	b.n	80033fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 0301 	and.w	r3, r3, #1
 8003314:	2b00      	cmp	r3, #0
 8003316:	d1e8      	bne.n	80032ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003320:	697a      	ldr	r2, [r7, #20]
 8003322:	4b38      	ldr	r3, [pc, #224]	@ (8003404 <HAL_DMA_Init+0x158>)
 8003324:	4013      	ands	r3, r2
 8003326:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003336:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	691b      	ldr	r3, [r3, #16]
 800333c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003342:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	699b      	ldr	r3, [r3, #24]
 8003348:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800334e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4313      	orrs	r3, r2
 800335a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003360:	2b04      	cmp	r3, #4
 8003362:	d107      	bne.n	8003374 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336c:	4313      	orrs	r3, r2
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	4313      	orrs	r3, r2
 8003372:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	f023 0307 	bic.w	r3, r3, #7
 800338a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	4313      	orrs	r3, r2
 8003394:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	2b04      	cmp	r3, #4
 800339c:	d117      	bne.n	80033ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00e      	beq.n	80033ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 fb01 	bl	80039b8 <DMA_CheckFifoParam>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d008      	beq.n	80033ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2240      	movs	r2, #64	@ 0x40
 80033c0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80033ca:	2301      	movs	r3, #1
 80033cc:	e016      	b.n	80033fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	697a      	ldr	r2, [r7, #20]
 80033d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033d6:	6878      	ldr	r0, [r7, #4]
 80033d8:	f000 fab8 	bl	800394c <DMA_CalcBaseAndBitshift>
 80033dc:	4603      	mov	r3, r0
 80033de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033e4:	223f      	movs	r2, #63	@ 0x3f
 80033e6:	409a      	lsls	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2200      	movs	r2, #0
 80033f0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	f010803f 	.word	0xf010803f

08003408 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	60f8      	str	r0, [r7, #12]
 8003410:	60b9      	str	r1, [r7, #8]
 8003412:	607a      	str	r2, [r7, #4]
 8003414:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003416:	2300      	movs	r3, #0
 8003418:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003426:	2b01      	cmp	r3, #1
 8003428:	d101      	bne.n	800342e <HAL_DMA_Start_IT+0x26>
 800342a:	2302      	movs	r3, #2
 800342c:	e040      	b.n	80034b0 <HAL_DMA_Start_IT+0xa8>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2201      	movs	r2, #1
 8003432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b01      	cmp	r3, #1
 8003440:	d12f      	bne.n	80034a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2202      	movs	r2, #2
 8003446:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	68b9      	ldr	r1, [r7, #8]
 8003456:	68f8      	ldr	r0, [r7, #12]
 8003458:	f000 fa4a 	bl	80038f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003460:	223f      	movs	r2, #63	@ 0x3f
 8003462:	409a      	lsls	r2, r3
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f042 0216 	orr.w	r2, r2, #22
 8003476:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	2b00      	cmp	r3, #0
 800347e:	d007      	beq.n	8003490 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f042 0208 	orr.w	r2, r2, #8
 800348e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0201 	orr.w	r2, r2, #1
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	e005      	b.n	80034ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80034aa:	2302      	movs	r3, #2
 80034ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80034ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3718      	adds	r7, #24
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}

080034b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80034c6:	f7fe ffef 	bl	80024a8 <HAL_GetTick>
 80034ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b02      	cmp	r3, #2
 80034d6:	d008      	beq.n	80034ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2280      	movs	r2, #128	@ 0x80
 80034dc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e052      	b.n	8003590 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f022 0216 	bic.w	r2, r2, #22
 80034f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695a      	ldr	r2, [r3, #20]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003508:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350e:	2b00      	cmp	r3, #0
 8003510:	d103      	bne.n	800351a <HAL_DMA_Abort+0x62>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003516:	2b00      	cmp	r3, #0
 8003518:	d007      	beq.n	800352a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0208 	bic.w	r2, r2, #8
 8003528:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0201 	bic.w	r2, r2, #1
 8003538:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800353a:	e013      	b.n	8003564 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800353c:	f7fe ffb4 	bl	80024a8 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b05      	cmp	r3, #5
 8003548:	d90c      	bls.n	8003564 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2220      	movs	r2, #32
 800354e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2203      	movs	r2, #3
 8003554:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e015      	b.n	8003590 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1e4      	bne.n	800353c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003576:	223f      	movs	r2, #63	@ 0x3f
 8003578:	409a      	lsls	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d004      	beq.n	80035b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2280      	movs	r2, #128	@ 0x80
 80035b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e00c      	b.n	80035d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2205      	movs	r2, #5
 80035ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 0201 	bic.w	r2, r2, #1
 80035cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80035e8:	4b8e      	ldr	r3, [pc, #568]	@ (8003824 <HAL_DMA_IRQHandler+0x248>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a8e      	ldr	r2, [pc, #568]	@ (8003828 <HAL_DMA_IRQHandler+0x24c>)
 80035ee:	fba2 2303 	umull	r2, r3, r2, r3
 80035f2:	0a9b      	lsrs	r3, r3, #10
 80035f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003606:	2208      	movs	r2, #8
 8003608:	409a      	lsls	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	4013      	ands	r3, r2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d01a      	beq.n	8003648 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0304 	and.w	r3, r3, #4
 800361c:	2b00      	cmp	r3, #0
 800361e:	d013      	beq.n	8003648 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0204 	bic.w	r2, r2, #4
 800362e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003634:	2208      	movs	r2, #8
 8003636:	409a      	lsls	r2, r3
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003640:	f043 0201 	orr.w	r2, r3, #1
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800364c:	2201      	movs	r2, #1
 800364e:	409a      	lsls	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	4013      	ands	r3, r2
 8003654:	2b00      	cmp	r3, #0
 8003656:	d012      	beq.n	800367e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00b      	beq.n	800367e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366a:	2201      	movs	r2, #1
 800366c:	409a      	lsls	r2, r3
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003676:	f043 0202 	orr.w	r2, r3, #2
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003682:	2204      	movs	r2, #4
 8003684:	409a      	lsls	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	4013      	ands	r3, r2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d012      	beq.n	80036b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0302 	and.w	r3, r3, #2
 8003698:	2b00      	cmp	r3, #0
 800369a:	d00b      	beq.n	80036b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a0:	2204      	movs	r2, #4
 80036a2:	409a      	lsls	r2, r3
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ac:	f043 0204 	orr.w	r2, r3, #4
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036b8:	2210      	movs	r2, #16
 80036ba:	409a      	lsls	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4013      	ands	r3, r2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d043      	beq.n	800374c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0308 	and.w	r3, r3, #8
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d03c      	beq.n	800374c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d6:	2210      	movs	r2, #16
 80036d8:	409a      	lsls	r2, r3
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d018      	beq.n	800371e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d108      	bne.n	800370c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d024      	beq.n	800374c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	4798      	blx	r3
 800370a:	e01f      	b.n	800374c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003710:	2b00      	cmp	r3, #0
 8003712:	d01b      	beq.n	800374c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	4798      	blx	r3
 800371c:	e016      	b.n	800374c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003728:	2b00      	cmp	r3, #0
 800372a:	d107      	bne.n	800373c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681a      	ldr	r2, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 0208 	bic.w	r2, r2, #8
 800373a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003740:	2b00      	cmp	r3, #0
 8003742:	d003      	beq.n	800374c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	2220      	movs	r2, #32
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4013      	ands	r3, r2
 8003758:	2b00      	cmp	r3, #0
 800375a:	f000 808f 	beq.w	800387c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0310 	and.w	r3, r3, #16
 8003768:	2b00      	cmp	r3, #0
 800376a:	f000 8087 	beq.w	800387c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003772:	2220      	movs	r2, #32
 8003774:	409a      	lsls	r2, r3
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2b05      	cmp	r3, #5
 8003784:	d136      	bne.n	80037f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 0216 	bic.w	r2, r2, #22
 8003794:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	695a      	ldr	r2, [r3, #20]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80037a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d103      	bne.n	80037b6 <HAL_DMA_IRQHandler+0x1da>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d007      	beq.n	80037c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 0208 	bic.w	r2, r2, #8
 80037c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037ca:	223f      	movs	r2, #63	@ 0x3f
 80037cc:	409a      	lsls	r2, r3
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2201      	movs	r2, #1
 80037d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d07e      	beq.n	80038e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	4798      	blx	r3
        }
        return;
 80037f2:	e079      	b.n	80038e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d01d      	beq.n	800383e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d10d      	bne.n	800382c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003814:	2b00      	cmp	r3, #0
 8003816:	d031      	beq.n	800387c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	4798      	blx	r3
 8003820:	e02c      	b.n	800387c <HAL_DMA_IRQHandler+0x2a0>
 8003822:	bf00      	nop
 8003824:	2000002c 	.word	0x2000002c
 8003828:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003830:	2b00      	cmp	r3, #0
 8003832:	d023      	beq.n	800387c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	4798      	blx	r3
 800383c:	e01e      	b.n	800387c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10f      	bne.n	800386c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0210 	bic.w	r2, r2, #16
 800385a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003880:	2b00      	cmp	r3, #0
 8003882:	d032      	beq.n	80038ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d022      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2205      	movs	r2, #5
 8003894:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f022 0201 	bic.w	r2, r2, #1
 80038a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	3301      	adds	r3, #1
 80038ac:	60bb      	str	r3, [r7, #8]
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d307      	bcc.n	80038c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f2      	bne.n	80038a8 <HAL_DMA_IRQHandler+0x2cc>
 80038c2:	e000      	b.n	80038c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80038c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2201      	movs	r2, #1
 80038ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d005      	beq.n	80038ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	4798      	blx	r3
 80038e6:	e000      	b.n	80038ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80038e8:	bf00      	nop
    }
  }
}
 80038ea:	3718      	adds	r7, #24
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	607a      	str	r2, [r7, #4]
 80038fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800390c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	683a      	ldr	r2, [r7, #0]
 8003914:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b40      	cmp	r3, #64	@ 0x40
 800391c:	d108      	bne.n	8003930 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68ba      	ldr	r2, [r7, #8]
 800392c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800392e:	e007      	b.n	8003940 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	68ba      	ldr	r2, [r7, #8]
 8003936:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	60da      	str	r2, [r3, #12]
}
 8003940:	bf00      	nop
 8003942:	3714      	adds	r7, #20
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	b2db      	uxtb	r3, r3
 800395a:	3b10      	subs	r3, #16
 800395c:	4a14      	ldr	r2, [pc, #80]	@ (80039b0 <DMA_CalcBaseAndBitshift+0x64>)
 800395e:	fba2 2303 	umull	r2, r3, r2, r3
 8003962:	091b      	lsrs	r3, r3, #4
 8003964:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003966:	4a13      	ldr	r2, [pc, #76]	@ (80039b4 <DMA_CalcBaseAndBitshift+0x68>)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	4413      	add	r3, r2
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	461a      	mov	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2b03      	cmp	r3, #3
 8003978:	d909      	bls.n	800398e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003982:	f023 0303 	bic.w	r3, r3, #3
 8003986:	1d1a      	adds	r2, r3, #4
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	659a      	str	r2, [r3, #88]	@ 0x58
 800398c:	e007      	b.n	800399e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003996:	f023 0303 	bic.w	r3, r3, #3
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3714      	adds	r7, #20
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	aaaaaaab 	.word	0xaaaaaaab
 80039b4:	0800909c 	.word	0x0800909c

080039b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b085      	sub	sp, #20
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039c0:	2300      	movs	r3, #0
 80039c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	699b      	ldr	r3, [r3, #24]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d11f      	bne.n	8003a12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2b03      	cmp	r3, #3
 80039d6:	d856      	bhi.n	8003a86 <DMA_CheckFifoParam+0xce>
 80039d8:	a201      	add	r2, pc, #4	@ (adr r2, 80039e0 <DMA_CheckFifoParam+0x28>)
 80039da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039de:	bf00      	nop
 80039e0:	080039f1 	.word	0x080039f1
 80039e4:	08003a03 	.word	0x08003a03
 80039e8:	080039f1 	.word	0x080039f1
 80039ec:	08003a87 	.word	0x08003a87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d046      	beq.n	8003a8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a00:	e043      	b.n	8003a8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a06:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003a0a:	d140      	bne.n	8003a8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a10:	e03d      	b.n	8003a8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	699b      	ldr	r3, [r3, #24]
 8003a16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a1a:	d121      	bne.n	8003a60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b03      	cmp	r3, #3
 8003a20:	d837      	bhi.n	8003a92 <DMA_CheckFifoParam+0xda>
 8003a22:	a201      	add	r2, pc, #4	@ (adr r2, 8003a28 <DMA_CheckFifoParam+0x70>)
 8003a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a28:	08003a39 	.word	0x08003a39
 8003a2c:	08003a3f 	.word	0x08003a3f
 8003a30:	08003a39 	.word	0x08003a39
 8003a34:	08003a51 	.word	0x08003a51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a3c:	e030      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d025      	beq.n	8003a96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a4e:	e022      	b.n	8003a96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a54:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003a58:	d11f      	bne.n	8003a9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a5e:	e01c      	b.n	8003a9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d903      	bls.n	8003a6e <DMA_CheckFifoParam+0xb6>
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	2b03      	cmp	r3, #3
 8003a6a:	d003      	beq.n	8003a74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a6c:	e018      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	73fb      	strb	r3, [r7, #15]
      break;
 8003a72:	e015      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00e      	beq.n	8003a9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	73fb      	strb	r3, [r7, #15]
      break;
 8003a84:	e00b      	b.n	8003a9e <DMA_CheckFifoParam+0xe6>
      break;
 8003a86:	bf00      	nop
 8003a88:	e00a      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8003a8a:	bf00      	nop
 8003a8c:	e008      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8003a8e:	bf00      	nop
 8003a90:	e006      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8003a92:	bf00      	nop
 8003a94:	e004      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8003a96:	bf00      	nop
 8003a98:	e002      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a9a:	bf00      	nop
 8003a9c:	e000      	b.n	8003aa0 <DMA_CheckFifoParam+0xe8>
      break;
 8003a9e:	bf00      	nop
    }
  } 
  
  return status; 
 8003aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop

08003ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b089      	sub	sp, #36	@ 0x24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
 8003ab8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003aba:	2300      	movs	r3, #0
 8003abc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	61fb      	str	r3, [r7, #28]
 8003aca:	e159      	b.n	8003d80 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003acc:	2201      	movs	r2, #1
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	4013      	ands	r3, r2
 8003ade:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	f040 8148 	bne.w	8003d7a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f003 0303 	and.w	r3, r3, #3
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d005      	beq.n	8003b02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d130      	bne.n	8003b64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	005b      	lsls	r3, r3, #1
 8003b0c:	2203      	movs	r2, #3
 8003b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b12:	43db      	mvns	r3, r3
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4013      	ands	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b38:	2201      	movs	r2, #1
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	43db      	mvns	r3, r3
 8003b42:	69ba      	ldr	r2, [r7, #24]
 8003b44:	4013      	ands	r3, r2
 8003b46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	091b      	lsrs	r3, r3, #4
 8003b4e:	f003 0201 	and.w	r2, r3, #1
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f003 0303 	and.w	r3, r3, #3
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d017      	beq.n	8003ba0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003b76:	69fb      	ldr	r3, [r7, #28]
 8003b78:	005b      	lsls	r3, r3, #1
 8003b7a:	2203      	movs	r2, #3
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	43db      	mvns	r3, r3
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	4013      	ands	r3, r2
 8003b86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	689a      	ldr	r2, [r3, #8]
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d123      	bne.n	8003bf4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	08da      	lsrs	r2, r3, #3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3208      	adds	r2, #8
 8003bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	220f      	movs	r2, #15
 8003bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc8:	43db      	mvns	r3, r3
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	691a      	ldr	r2, [r3, #16]
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 0307 	and.w	r3, r3, #7
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	08da      	lsrs	r2, r3, #3
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	3208      	adds	r2, #8
 8003bee:	69b9      	ldr	r1, [r7, #24]
 8003bf0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	005b      	lsls	r3, r3, #1
 8003bfe:	2203      	movs	r2, #3
 8003c00:	fa02 f303 	lsl.w	r3, r2, r3
 8003c04:	43db      	mvns	r3, r3
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 0203 	and.w	r2, r3, #3
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 80a2 	beq.w	8003d7a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c36:	2300      	movs	r3, #0
 8003c38:	60fb      	str	r3, [r7, #12]
 8003c3a:	4b57      	ldr	r3, [pc, #348]	@ (8003d98 <HAL_GPIO_Init+0x2e8>)
 8003c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3e:	4a56      	ldr	r2, [pc, #344]	@ (8003d98 <HAL_GPIO_Init+0x2e8>)
 8003c40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c44:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c46:	4b54      	ldr	r3, [pc, #336]	@ (8003d98 <HAL_GPIO_Init+0x2e8>)
 8003c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c4e:	60fb      	str	r3, [r7, #12]
 8003c50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c52:	4a52      	ldr	r2, [pc, #328]	@ (8003d9c <HAL_GPIO_Init+0x2ec>)
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	089b      	lsrs	r3, r3, #2
 8003c58:	3302      	adds	r3, #2
 8003c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	220f      	movs	r2, #15
 8003c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6e:	43db      	mvns	r3, r3
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	4013      	ands	r3, r2
 8003c74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a49      	ldr	r2, [pc, #292]	@ (8003da0 <HAL_GPIO_Init+0x2f0>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d019      	beq.n	8003cb2 <HAL_GPIO_Init+0x202>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a48      	ldr	r2, [pc, #288]	@ (8003da4 <HAL_GPIO_Init+0x2f4>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d013      	beq.n	8003cae <HAL_GPIO_Init+0x1fe>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a47      	ldr	r2, [pc, #284]	@ (8003da8 <HAL_GPIO_Init+0x2f8>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d00d      	beq.n	8003caa <HAL_GPIO_Init+0x1fa>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a46      	ldr	r2, [pc, #280]	@ (8003dac <HAL_GPIO_Init+0x2fc>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d007      	beq.n	8003ca6 <HAL_GPIO_Init+0x1f6>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a45      	ldr	r2, [pc, #276]	@ (8003db0 <HAL_GPIO_Init+0x300>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d101      	bne.n	8003ca2 <HAL_GPIO_Init+0x1f2>
 8003c9e:	2304      	movs	r3, #4
 8003ca0:	e008      	b.n	8003cb4 <HAL_GPIO_Init+0x204>
 8003ca2:	2307      	movs	r3, #7
 8003ca4:	e006      	b.n	8003cb4 <HAL_GPIO_Init+0x204>
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e004      	b.n	8003cb4 <HAL_GPIO_Init+0x204>
 8003caa:	2302      	movs	r3, #2
 8003cac:	e002      	b.n	8003cb4 <HAL_GPIO_Init+0x204>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <HAL_GPIO_Init+0x204>
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	69fa      	ldr	r2, [r7, #28]
 8003cb6:	f002 0203 	and.w	r2, r2, #3
 8003cba:	0092      	lsls	r2, r2, #2
 8003cbc:	4093      	lsls	r3, r2
 8003cbe:	69ba      	ldr	r2, [r7, #24]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cc4:	4935      	ldr	r1, [pc, #212]	@ (8003d9c <HAL_GPIO_Init+0x2ec>)
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	089b      	lsrs	r3, r3, #2
 8003cca:	3302      	adds	r3, #2
 8003ccc:	69ba      	ldr	r2, [r7, #24]
 8003cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cd2:	4b38      	ldr	r3, [pc, #224]	@ (8003db4 <HAL_GPIO_Init+0x304>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	43db      	mvns	r3, r3
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d003      	beq.n	8003cf6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003cee:	69ba      	ldr	r2, [r7, #24]
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003cf6:	4a2f      	ldr	r2, [pc, #188]	@ (8003db4 <HAL_GPIO_Init+0x304>)
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8003db4 <HAL_GPIO_Init+0x304>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	43db      	mvns	r3, r3
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d003      	beq.n	8003d20 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d20:	4a24      	ldr	r2, [pc, #144]	@ (8003db4 <HAL_GPIO_Init+0x304>)
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d26:	4b23      	ldr	r3, [pc, #140]	@ (8003db4 <HAL_GPIO_Init+0x304>)
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	4013      	ands	r3, r2
 8003d34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003d42:	69ba      	ldr	r2, [r7, #24]
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d4a:	4a1a      	ldr	r2, [pc, #104]	@ (8003db4 <HAL_GPIO_Init+0x304>)
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d50:	4b18      	ldr	r3, [pc, #96]	@ (8003db4 <HAL_GPIO_Init+0x304>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d003      	beq.n	8003d74 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003d6c:	69ba      	ldr	r2, [r7, #24]
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d74:	4a0f      	ldr	r2, [pc, #60]	@ (8003db4 <HAL_GPIO_Init+0x304>)
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	61fb      	str	r3, [r7, #28]
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	2b0f      	cmp	r3, #15
 8003d84:	f67f aea2 	bls.w	8003acc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	3724      	adds	r7, #36	@ 0x24
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	40023800 	.word	0x40023800
 8003d9c:	40013800 	.word	0x40013800
 8003da0:	40020000 	.word	0x40020000
 8003da4:	40020400 	.word	0x40020400
 8003da8:	40020800 	.word	0x40020800
 8003dac:	40020c00 	.word	0x40020c00
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40013c00 	.word	0x40013c00

08003db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	460b      	mov	r3, r1
 8003dc2:	807b      	strh	r3, [r7, #2]
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003dc8:	787b      	ldrb	r3, [r7, #1]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003dce:	887a      	ldrh	r2, [r7, #2]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003dd4:	e003      	b.n	8003dde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dd6:	887b      	ldrh	r3, [r7, #2]
 8003dd8:	041a      	lsls	r2, r3, #16
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	619a      	str	r2, [r3, #24]
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
	...

08003dec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e267      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d075      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e0a:	4b88      	ldr	r3, [pc, #544]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	f003 030c 	and.w	r3, r3, #12
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	d00c      	beq.n	8003e30 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e16:	4b85      	ldr	r3, [pc, #532]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d112      	bne.n	8003e48 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e22:	4b82      	ldr	r3, [pc, #520]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e2e:	d10b      	bne.n	8003e48 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e30:	4b7e      	ldr	r3, [pc, #504]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d05b      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x108>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d157      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e242      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e50:	d106      	bne.n	8003e60 <HAL_RCC_OscConfig+0x74>
 8003e52:	4b76      	ldr	r3, [pc, #472]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a75      	ldr	r2, [pc, #468]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e5c:	6013      	str	r3, [r2, #0]
 8003e5e:	e01d      	b.n	8003e9c <HAL_RCC_OscConfig+0xb0>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003e68:	d10c      	bne.n	8003e84 <HAL_RCC_OscConfig+0x98>
 8003e6a:	4b70      	ldr	r3, [pc, #448]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a6f      	ldr	r2, [pc, #444]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	4b6d      	ldr	r3, [pc, #436]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a6c      	ldr	r2, [pc, #432]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e80:	6013      	str	r3, [r2, #0]
 8003e82:	e00b      	b.n	8003e9c <HAL_RCC_OscConfig+0xb0>
 8003e84:	4b69      	ldr	r3, [pc, #420]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a68      	ldr	r2, [pc, #416]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e8e:	6013      	str	r3, [r2, #0]
 8003e90:	4b66      	ldr	r3, [pc, #408]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a65      	ldr	r2, [pc, #404]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003e96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d013      	beq.n	8003ecc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea4:	f7fe fb00 	bl	80024a8 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003eac:	f7fe fafc 	bl	80024a8 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	@ 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e207      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ebe:	4b5b      	ldr	r3, [pc, #364]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0xc0>
 8003eca:	e014      	b.n	8003ef6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ecc:	f7fe faec 	bl	80024a8 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ed4:	f7fe fae8 	bl	80024a8 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b64      	cmp	r3, #100	@ 0x64
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e1f3      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ee6:	4b51      	ldr	r3, [pc, #324]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f0      	bne.n	8003ed4 <HAL_RCC_OscConfig+0xe8>
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d063      	beq.n	8003fca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f02:	4b4a      	ldr	r3, [pc, #296]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00b      	beq.n	8003f26 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f0e:	4b47      	ldr	r3, [pc, #284]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d11c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f1a:	4b44      	ldr	r3, [pc, #272]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d116      	bne.n	8003f54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f26:	4b41      	ldr	r3, [pc, #260]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d005      	beq.n	8003f3e <HAL_RCC_OscConfig+0x152>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d001      	beq.n	8003f3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e1c7      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f3e:	4b3b      	ldr	r3, [pc, #236]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	4937      	ldr	r1, [pc, #220]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f52:	e03a      	b.n	8003fca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d020      	beq.n	8003f9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f5c:	4b34      	ldr	r3, [pc, #208]	@ (8004030 <HAL_RCC_OscConfig+0x244>)
 8003f5e:	2201      	movs	r2, #1
 8003f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f62:	f7fe faa1 	bl	80024a8 <HAL_GetTick>
 8003f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f68:	e008      	b.n	8003f7c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f6a:	f7fe fa9d 	bl	80024a8 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d901      	bls.n	8003f7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e1a8      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0302 	and.w	r3, r3, #2
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d0f0      	beq.n	8003f6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f88:	4b28      	ldr	r3, [pc, #160]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	691b      	ldr	r3, [r3, #16]
 8003f94:	00db      	lsls	r3, r3, #3
 8003f96:	4925      	ldr	r1, [pc, #148]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	600b      	str	r3, [r1, #0]
 8003f9c:	e015      	b.n	8003fca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f9e:	4b24      	ldr	r3, [pc, #144]	@ (8004030 <HAL_RCC_OscConfig+0x244>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa4:	f7fe fa80 	bl	80024a8 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fac:	f7fe fa7c 	bl	80024a8 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e187      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fbe:	4b1b      	ldr	r3, [pc, #108]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 0308 	and.w	r3, r3, #8
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d036      	beq.n	8004044 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d016      	beq.n	800400c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fde:	4b15      	ldr	r3, [pc, #84]	@ (8004034 <HAL_RCC_OscConfig+0x248>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe4:	f7fe fa60 	bl	80024a8 <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fec:	f7fe fa5c 	bl	80024a8 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e167      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800402c <HAL_RCC_OscConfig+0x240>)
 8004000:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0f0      	beq.n	8003fec <HAL_RCC_OscConfig+0x200>
 800400a:	e01b      	b.n	8004044 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800400c:	4b09      	ldr	r3, [pc, #36]	@ (8004034 <HAL_RCC_OscConfig+0x248>)
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004012:	f7fe fa49 	bl	80024a8 <HAL_GetTick>
 8004016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004018:	e00e      	b.n	8004038 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800401a:	f7fe fa45 	bl	80024a8 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	2b02      	cmp	r3, #2
 8004026:	d907      	bls.n	8004038 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004028:	2303      	movs	r3, #3
 800402a:	e150      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
 800402c:	40023800 	.word	0x40023800
 8004030:	42470000 	.word	0x42470000
 8004034:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004038:	4b88      	ldr	r3, [pc, #544]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800403a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1ea      	bne.n	800401a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0304 	and.w	r3, r3, #4
 800404c:	2b00      	cmp	r3, #0
 800404e:	f000 8097 	beq.w	8004180 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004052:	2300      	movs	r3, #0
 8004054:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004056:	4b81      	ldr	r3, [pc, #516]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d10f      	bne.n	8004082 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004062:	2300      	movs	r3, #0
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	4b7d      	ldr	r3, [pc, #500]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406a:	4a7c      	ldr	r2, [pc, #496]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800406c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004070:	6413      	str	r3, [r2, #64]	@ 0x40
 8004072:	4b7a      	ldr	r3, [pc, #488]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800407e:	2301      	movs	r3, #1
 8004080:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004082:	4b77      	ldr	r3, [pc, #476]	@ (8004260 <HAL_RCC_OscConfig+0x474>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408a:	2b00      	cmp	r3, #0
 800408c:	d118      	bne.n	80040c0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800408e:	4b74      	ldr	r3, [pc, #464]	@ (8004260 <HAL_RCC_OscConfig+0x474>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a73      	ldr	r2, [pc, #460]	@ (8004260 <HAL_RCC_OscConfig+0x474>)
 8004094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004098:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800409a:	f7fe fa05 	bl	80024a8 <HAL_GetTick>
 800409e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a0:	e008      	b.n	80040b4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a2:	f7fe fa01 	bl	80024a8 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d901      	bls.n	80040b4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e10c      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b4:	4b6a      	ldr	r3, [pc, #424]	@ (8004260 <HAL_RCC_OscConfig+0x474>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0f0      	beq.n	80040a2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d106      	bne.n	80040d6 <HAL_RCC_OscConfig+0x2ea>
 80040c8:	4b64      	ldr	r3, [pc, #400]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040cc:	4a63      	ldr	r2, [pc, #396]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040ce:	f043 0301 	orr.w	r3, r3, #1
 80040d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80040d4:	e01c      	b.n	8004110 <HAL_RCC_OscConfig+0x324>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	2b05      	cmp	r3, #5
 80040dc:	d10c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x30c>
 80040de:	4b5f      	ldr	r3, [pc, #380]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040e2:	4a5e      	ldr	r2, [pc, #376]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040e4:	f043 0304 	orr.w	r3, r3, #4
 80040e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80040ea:	4b5c      	ldr	r3, [pc, #368]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ee:	4a5b      	ldr	r2, [pc, #364]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040f0:	f043 0301 	orr.w	r3, r3, #1
 80040f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80040f6:	e00b      	b.n	8004110 <HAL_RCC_OscConfig+0x324>
 80040f8:	4b58      	ldr	r3, [pc, #352]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040fc:	4a57      	ldr	r2, [pc, #348]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80040fe:	f023 0301 	bic.w	r3, r3, #1
 8004102:	6713      	str	r3, [r2, #112]	@ 0x70
 8004104:	4b55      	ldr	r3, [pc, #340]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004108:	4a54      	ldr	r2, [pc, #336]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800410a:	f023 0304 	bic.w	r3, r3, #4
 800410e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d015      	beq.n	8004144 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004118:	f7fe f9c6 	bl	80024a8 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800411e:	e00a      	b.n	8004136 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004120:	f7fe f9c2 	bl	80024a8 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800412e:	4293      	cmp	r3, r2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e0cb      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004136:	4b49      	ldr	r3, [pc, #292]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004138:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0ee      	beq.n	8004120 <HAL_RCC_OscConfig+0x334>
 8004142:	e014      	b.n	800416e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004144:	f7fe f9b0 	bl	80024a8 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800414a:	e00a      	b.n	8004162 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800414c:	f7fe f9ac 	bl	80024a8 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800415a:	4293      	cmp	r3, r2
 800415c:	d901      	bls.n	8004162 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800415e:	2303      	movs	r3, #3
 8004160:	e0b5      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004162:	4b3e      	ldr	r3, [pc, #248]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1ee      	bne.n	800414c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800416e:	7dfb      	ldrb	r3, [r7, #23]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d105      	bne.n	8004180 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004174:	4b39      	ldr	r3, [pc, #228]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	4a38      	ldr	r2, [pc, #224]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800417a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800417e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 80a1 	beq.w	80042cc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800418a:	4b34      	ldr	r3, [pc, #208]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 030c 	and.w	r3, r3, #12
 8004192:	2b08      	cmp	r3, #8
 8004194:	d05c      	beq.n	8004250 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	2b02      	cmp	r3, #2
 800419c:	d141      	bne.n	8004222 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800419e:	4b31      	ldr	r3, [pc, #196]	@ (8004264 <HAL_RCC_OscConfig+0x478>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a4:	f7fe f980 	bl	80024a8 <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041ac:	f7fe f97c 	bl	80024a8 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e087      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041be:	4b27      	ldr	r3, [pc, #156]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f0      	bne.n	80041ac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	69da      	ldr	r2, [r3, #28]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	431a      	orrs	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041d8:	019b      	lsls	r3, r3, #6
 80041da:	431a      	orrs	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e0:	085b      	lsrs	r3, r3, #1
 80041e2:	3b01      	subs	r3, #1
 80041e4:	041b      	lsls	r3, r3, #16
 80041e6:	431a      	orrs	r2, r3
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	061b      	lsls	r3, r3, #24
 80041ee:	491b      	ldr	r1, [pc, #108]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 80041f0:	4313      	orrs	r3, r2
 80041f2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004264 <HAL_RCC_OscConfig+0x478>)
 80041f6:	2201      	movs	r2, #1
 80041f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041fa:	f7fe f955 	bl	80024a8 <HAL_GetTick>
 80041fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004200:	e008      	b.n	8004214 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004202:	f7fe f951 	bl	80024a8 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d901      	bls.n	8004214 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004210:	2303      	movs	r3, #3
 8004212:	e05c      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004214:	4b11      	ldr	r3, [pc, #68]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d0f0      	beq.n	8004202 <HAL_RCC_OscConfig+0x416>
 8004220:	e054      	b.n	80042cc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004222:	4b10      	ldr	r3, [pc, #64]	@ (8004264 <HAL_RCC_OscConfig+0x478>)
 8004224:	2200      	movs	r2, #0
 8004226:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004228:	f7fe f93e 	bl	80024a8 <HAL_GetTick>
 800422c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004230:	f7fe f93a 	bl	80024a8 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b02      	cmp	r3, #2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e045      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004242:	4b06      	ldr	r3, [pc, #24]	@ (800425c <HAL_RCC_OscConfig+0x470>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d1f0      	bne.n	8004230 <HAL_RCC_OscConfig+0x444>
 800424e:	e03d      	b.n	80042cc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d107      	bne.n	8004268 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e038      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
 800425c:	40023800 	.word	0x40023800
 8004260:	40007000 	.word	0x40007000
 8004264:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004268:	4b1b      	ldr	r3, [pc, #108]	@ (80042d8 <HAL_RCC_OscConfig+0x4ec>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d028      	beq.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004280:	429a      	cmp	r2, r3
 8004282:	d121      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800428e:	429a      	cmp	r2, r3
 8004290:	d11a      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004298:	4013      	ands	r3, r2
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800429e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d111      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ae:	085b      	lsrs	r3, r3, #1
 80042b0:	3b01      	subs	r3, #1
 80042b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d107      	bne.n	80042c8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d001      	beq.n	80042cc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e000      	b.n	80042ce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3718      	adds	r7, #24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	40023800 	.word	0x40023800

080042dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d101      	bne.n	80042f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e0cc      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80042f0:	4b68      	ldr	r3, [pc, #416]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	683a      	ldr	r2, [r7, #0]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d90c      	bls.n	8004318 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042fe:	4b65      	ldr	r3, [pc, #404]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 8004300:	683a      	ldr	r2, [r7, #0]
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004306:	4b63      	ldr	r3, [pc, #396]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0307 	and.w	r3, r3, #7
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d001      	beq.n	8004318 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e0b8      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b00      	cmp	r3, #0
 8004322:	d020      	beq.n	8004366 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0304 	and.w	r3, r3, #4
 800432c:	2b00      	cmp	r3, #0
 800432e:	d005      	beq.n	800433c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004330:	4b59      	ldr	r3, [pc, #356]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4a58      	ldr	r2, [pc, #352]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004336:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800433a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0308 	and.w	r3, r3, #8
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004348:	4b53      	ldr	r3, [pc, #332]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	4a52      	ldr	r2, [pc, #328]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800434e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004352:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004354:	4b50      	ldr	r3, [pc, #320]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	494d      	ldr	r1, [pc, #308]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004362:	4313      	orrs	r3, r2
 8004364:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0301 	and.w	r3, r3, #1
 800436e:	2b00      	cmp	r3, #0
 8004370:	d044      	beq.n	80043fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d107      	bne.n	800438a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800437a:	4b47      	ldr	r3, [pc, #284]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d119      	bne.n	80043ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004386:	2301      	movs	r3, #1
 8004388:	e07f      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	2b02      	cmp	r3, #2
 8004390:	d003      	beq.n	800439a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004396:	2b03      	cmp	r3, #3
 8004398:	d107      	bne.n	80043aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800439a:	4b3f      	ldr	r3, [pc, #252]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d109      	bne.n	80043ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e06f      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043aa:	4b3b      	ldr	r3, [pc, #236]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e067      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043ba:	4b37      	ldr	r3, [pc, #220]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f023 0203 	bic.w	r2, r3, #3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	4934      	ldr	r1, [pc, #208]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 80043c8:	4313      	orrs	r3, r2
 80043ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043cc:	f7fe f86c 	bl	80024a8 <HAL_GetTick>
 80043d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043d2:	e00a      	b.n	80043ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043d4:	f7fe f868 	bl	80024a8 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d901      	bls.n	80043ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e04f      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043ea:	4b2b      	ldr	r3, [pc, #172]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 020c 	and.w	r2, r3, #12
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d1eb      	bne.n	80043d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80043fc:	4b25      	ldr	r3, [pc, #148]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0307 	and.w	r3, r3, #7
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	429a      	cmp	r2, r3
 8004408:	d20c      	bcs.n	8004424 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800440a:	4b22      	ldr	r3, [pc, #136]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 800440c:	683a      	ldr	r2, [r7, #0]
 800440e:	b2d2      	uxtb	r2, r2
 8004410:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004412:	4b20      	ldr	r3, [pc, #128]	@ (8004494 <HAL_RCC_ClockConfig+0x1b8>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0307 	and.w	r3, r3, #7
 800441a:	683a      	ldr	r2, [r7, #0]
 800441c:	429a      	cmp	r2, r3
 800441e:	d001      	beq.n	8004424 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e032      	b.n	800448a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b00      	cmp	r3, #0
 800442e:	d008      	beq.n	8004442 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004430:	4b19      	ldr	r3, [pc, #100]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	4916      	ldr	r1, [pc, #88]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800443e:	4313      	orrs	r3, r2
 8004440:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0308 	and.w	r3, r3, #8
 800444a:	2b00      	cmp	r3, #0
 800444c:	d009      	beq.n	8004462 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800444e:	4b12      	ldr	r3, [pc, #72]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	00db      	lsls	r3, r3, #3
 800445c:	490e      	ldr	r1, [pc, #56]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800445e:	4313      	orrs	r3, r2
 8004460:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004462:	f000 f821 	bl	80044a8 <HAL_RCC_GetSysClockFreq>
 8004466:	4602      	mov	r2, r0
 8004468:	4b0b      	ldr	r3, [pc, #44]	@ (8004498 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	091b      	lsrs	r3, r3, #4
 800446e:	f003 030f 	and.w	r3, r3, #15
 8004472:	490a      	ldr	r1, [pc, #40]	@ (800449c <HAL_RCC_ClockConfig+0x1c0>)
 8004474:	5ccb      	ldrb	r3, [r1, r3]
 8004476:	fa22 f303 	lsr.w	r3, r2, r3
 800447a:	4a09      	ldr	r2, [pc, #36]	@ (80044a0 <HAL_RCC_ClockConfig+0x1c4>)
 800447c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800447e:	4b09      	ldr	r3, [pc, #36]	@ (80044a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4618      	mov	r0, r3
 8004484:	f7fd ffcc 	bl	8002420 <HAL_InitTick>

  return HAL_OK;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
 8004492:	bf00      	nop
 8004494:	40023c00 	.word	0x40023c00
 8004498:	40023800 	.word	0x40023800
 800449c:	08009084 	.word	0x08009084
 80044a0:	2000002c 	.word	0x2000002c
 80044a4:	20000030 	.word	0x20000030

080044a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044ac:	b090      	sub	sp, #64	@ 0x40
 80044ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80044b4:	2300      	movs	r3, #0
 80044b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044b8:	2300      	movs	r3, #0
 80044ba:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80044bc:	2300      	movs	r3, #0
 80044be:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044c0:	4b59      	ldr	r3, [pc, #356]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	f003 030c 	and.w	r3, r3, #12
 80044c8:	2b08      	cmp	r3, #8
 80044ca:	d00d      	beq.n	80044e8 <HAL_RCC_GetSysClockFreq+0x40>
 80044cc:	2b08      	cmp	r3, #8
 80044ce:	f200 80a1 	bhi.w	8004614 <HAL_RCC_GetSysClockFreq+0x16c>
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <HAL_RCC_GetSysClockFreq+0x34>
 80044d6:	2b04      	cmp	r3, #4
 80044d8:	d003      	beq.n	80044e2 <HAL_RCC_GetSysClockFreq+0x3a>
 80044da:	e09b      	b.n	8004614 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044dc:	4b53      	ldr	r3, [pc, #332]	@ (800462c <HAL_RCC_GetSysClockFreq+0x184>)
 80044de:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80044e0:	e09b      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044e2:	4b53      	ldr	r3, [pc, #332]	@ (8004630 <HAL_RCC_GetSysClockFreq+0x188>)
 80044e4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80044e6:	e098      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044e8:	4b4f      	ldr	r3, [pc, #316]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044f0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80044f2:	4b4d      	ldr	r3, [pc, #308]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d028      	beq.n	8004550 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	099b      	lsrs	r3, r3, #6
 8004504:	2200      	movs	r2, #0
 8004506:	623b      	str	r3, [r7, #32]
 8004508:	627a      	str	r2, [r7, #36]	@ 0x24
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004510:	2100      	movs	r1, #0
 8004512:	4b47      	ldr	r3, [pc, #284]	@ (8004630 <HAL_RCC_GetSysClockFreq+0x188>)
 8004514:	fb03 f201 	mul.w	r2, r3, r1
 8004518:	2300      	movs	r3, #0
 800451a:	fb00 f303 	mul.w	r3, r0, r3
 800451e:	4413      	add	r3, r2
 8004520:	4a43      	ldr	r2, [pc, #268]	@ (8004630 <HAL_RCC_GetSysClockFreq+0x188>)
 8004522:	fba0 1202 	umull	r1, r2, r0, r2
 8004526:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004528:	460a      	mov	r2, r1
 800452a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800452c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800452e:	4413      	add	r3, r2
 8004530:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004534:	2200      	movs	r2, #0
 8004536:	61bb      	str	r3, [r7, #24]
 8004538:	61fa      	str	r2, [r7, #28]
 800453a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800453e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004542:	f7fc fb73 	bl	8000c2c <__aeabi_uldivmod>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	4613      	mov	r3, r2
 800454c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800454e:	e053      	b.n	80045f8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004550:	4b35      	ldr	r3, [pc, #212]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	099b      	lsrs	r3, r3, #6
 8004556:	2200      	movs	r2, #0
 8004558:	613b      	str	r3, [r7, #16]
 800455a:	617a      	str	r2, [r7, #20]
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004562:	f04f 0b00 	mov.w	fp, #0
 8004566:	4652      	mov	r2, sl
 8004568:	465b      	mov	r3, fp
 800456a:	f04f 0000 	mov.w	r0, #0
 800456e:	f04f 0100 	mov.w	r1, #0
 8004572:	0159      	lsls	r1, r3, #5
 8004574:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004578:	0150      	lsls	r0, r2, #5
 800457a:	4602      	mov	r2, r0
 800457c:	460b      	mov	r3, r1
 800457e:	ebb2 080a 	subs.w	r8, r2, sl
 8004582:	eb63 090b 	sbc.w	r9, r3, fp
 8004586:	f04f 0200 	mov.w	r2, #0
 800458a:	f04f 0300 	mov.w	r3, #0
 800458e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004592:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004596:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800459a:	ebb2 0408 	subs.w	r4, r2, r8
 800459e:	eb63 0509 	sbc.w	r5, r3, r9
 80045a2:	f04f 0200 	mov.w	r2, #0
 80045a6:	f04f 0300 	mov.w	r3, #0
 80045aa:	00eb      	lsls	r3, r5, #3
 80045ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045b0:	00e2      	lsls	r2, r4, #3
 80045b2:	4614      	mov	r4, r2
 80045b4:	461d      	mov	r5, r3
 80045b6:	eb14 030a 	adds.w	r3, r4, sl
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	eb45 030b 	adc.w	r3, r5, fp
 80045c0:	607b      	str	r3, [r7, #4]
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	f04f 0300 	mov.w	r3, #0
 80045ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80045ce:	4629      	mov	r1, r5
 80045d0:	028b      	lsls	r3, r1, #10
 80045d2:	4621      	mov	r1, r4
 80045d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045d8:	4621      	mov	r1, r4
 80045da:	028a      	lsls	r2, r1, #10
 80045dc:	4610      	mov	r0, r2
 80045de:	4619      	mov	r1, r3
 80045e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045e2:	2200      	movs	r2, #0
 80045e4:	60bb      	str	r3, [r7, #8]
 80045e6:	60fa      	str	r2, [r7, #12]
 80045e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045ec:	f7fc fb1e 	bl	8000c2c <__aeabi_uldivmod>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4613      	mov	r3, r2
 80045f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004628 <HAL_RCC_GetSysClockFreq+0x180>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	0c1b      	lsrs	r3, r3, #16
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	3301      	adds	r3, #1
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004608:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800460a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800460c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004610:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004612:	e002      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004614:	4b05      	ldr	r3, [pc, #20]	@ (800462c <HAL_RCC_GetSysClockFreq+0x184>)
 8004616:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004618:	bf00      	nop
    }
  }
  return sysclockfreq;
 800461a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800461c:	4618      	mov	r0, r3
 800461e:	3740      	adds	r7, #64	@ 0x40
 8004620:	46bd      	mov	sp, r7
 8004622:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004626:	bf00      	nop
 8004628:	40023800 	.word	0x40023800
 800462c:	00f42400 	.word	0x00f42400
 8004630:	017d7840 	.word	0x017d7840

08004634 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004638:	4b03      	ldr	r3, [pc, #12]	@ (8004648 <HAL_RCC_GetHCLKFreq+0x14>)
 800463a:	681b      	ldr	r3, [r3, #0]
}
 800463c:	4618      	mov	r0, r3
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	2000002c 	.word	0x2000002c

0800464c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004650:	f7ff fff0 	bl	8004634 <HAL_RCC_GetHCLKFreq>
 8004654:	4602      	mov	r2, r0
 8004656:	4b05      	ldr	r3, [pc, #20]	@ (800466c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	0a9b      	lsrs	r3, r3, #10
 800465c:	f003 0307 	and.w	r3, r3, #7
 8004660:	4903      	ldr	r1, [pc, #12]	@ (8004670 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004662:	5ccb      	ldrb	r3, [r1, r3]
 8004664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004668:	4618      	mov	r0, r3
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40023800 	.word	0x40023800
 8004670:	08009094 	.word	0x08009094

08004674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004678:	f7ff ffdc 	bl	8004634 <HAL_RCC_GetHCLKFreq>
 800467c:	4602      	mov	r2, r0
 800467e:	4b05      	ldr	r3, [pc, #20]	@ (8004694 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	0b5b      	lsrs	r3, r3, #13
 8004684:	f003 0307 	and.w	r3, r3, #7
 8004688:	4903      	ldr	r1, [pc, #12]	@ (8004698 <HAL_RCC_GetPCLK2Freq+0x24>)
 800468a:	5ccb      	ldrb	r3, [r1, r3]
 800468c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004690:	4618      	mov	r0, r3
 8004692:	bd80      	pop	{r7, pc}
 8004694:	40023800 	.word	0x40023800
 8004698:	08009094 	.word	0x08009094

0800469c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e041      	b.n	8004732 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7fd fb96 	bl	8001df4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3304      	adds	r3, #4
 80046d8:	4619      	mov	r1, r3
 80046da:	4610      	mov	r0, r2
 80046dc:	f000 f9a0 	bl	8004a20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
	...

0800473c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d109      	bne.n	8004760 <HAL_TIM_PWM_Start+0x24>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b01      	cmp	r3, #1
 8004756:	bf14      	ite	ne
 8004758:	2301      	movne	r3, #1
 800475a:	2300      	moveq	r3, #0
 800475c:	b2db      	uxtb	r3, r3
 800475e:	e022      	b.n	80047a6 <HAL_TIM_PWM_Start+0x6a>
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	2b04      	cmp	r3, #4
 8004764:	d109      	bne.n	800477a <HAL_TIM_PWM_Start+0x3e>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b01      	cmp	r3, #1
 8004770:	bf14      	ite	ne
 8004772:	2301      	movne	r3, #1
 8004774:	2300      	moveq	r3, #0
 8004776:	b2db      	uxtb	r3, r3
 8004778:	e015      	b.n	80047a6 <HAL_TIM_PWM_Start+0x6a>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b08      	cmp	r3, #8
 800477e:	d109      	bne.n	8004794 <HAL_TIM_PWM_Start+0x58>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004786:	b2db      	uxtb	r3, r3
 8004788:	2b01      	cmp	r3, #1
 800478a:	bf14      	ite	ne
 800478c:	2301      	movne	r3, #1
 800478e:	2300      	moveq	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	e008      	b.n	80047a6 <HAL_TIM_PWM_Start+0x6a>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b01      	cmp	r3, #1
 800479e:	bf14      	ite	ne
 80047a0:	2301      	movne	r3, #1
 80047a2:	2300      	moveq	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d001      	beq.n	80047ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e068      	b.n	8004880 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d104      	bne.n	80047be <HAL_TIM_PWM_Start+0x82>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047bc:	e013      	b.n	80047e6 <HAL_TIM_PWM_Start+0xaa>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b04      	cmp	r3, #4
 80047c2:	d104      	bne.n	80047ce <HAL_TIM_PWM_Start+0x92>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047cc:	e00b      	b.n	80047e6 <HAL_TIM_PWM_Start+0xaa>
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d104      	bne.n	80047de <HAL_TIM_PWM_Start+0xa2>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047dc:	e003      	b.n	80047e6 <HAL_TIM_PWM_Start+0xaa>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2202      	movs	r2, #2
 80047e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2201      	movs	r2, #1
 80047ec:	6839      	ldr	r1, [r7, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fb2e 	bl	8004e50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a23      	ldr	r2, [pc, #140]	@ (8004888 <HAL_TIM_PWM_Start+0x14c>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d107      	bne.n	800480e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800480c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a1d      	ldr	r2, [pc, #116]	@ (8004888 <HAL_TIM_PWM_Start+0x14c>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d018      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004820:	d013      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a19      	ldr	r2, [pc, #100]	@ (800488c <HAL_TIM_PWM_Start+0x150>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00e      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a17      	ldr	r2, [pc, #92]	@ (8004890 <HAL_TIM_PWM_Start+0x154>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d009      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a16      	ldr	r2, [pc, #88]	@ (8004894 <HAL_TIM_PWM_Start+0x158>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d004      	beq.n	800484a <HAL_TIM_PWM_Start+0x10e>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a14      	ldr	r2, [pc, #80]	@ (8004898 <HAL_TIM_PWM_Start+0x15c>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d111      	bne.n	800486e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f003 0307 	and.w	r3, r3, #7
 8004854:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2b06      	cmp	r3, #6
 800485a:	d010      	beq.n	800487e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f042 0201 	orr.w	r2, r2, #1
 800486a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800486c:	e007      	b.n	800487e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0201 	orr.w	r2, r2, #1
 800487c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3710      	adds	r7, #16
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40010000 	.word	0x40010000
 800488c:	40000400 	.word	0x40000400
 8004890:	40000800 	.word	0x40000800
 8004894:	40000c00 	.word	0x40000c00
 8004898:	40014000 	.word	0x40014000

0800489c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d101      	bne.n	80048ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048b6:	2302      	movs	r3, #2
 80048b8:	e0ae      	b.n	8004a18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b0c      	cmp	r3, #12
 80048c6:	f200 809f 	bhi.w	8004a08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048ca:	a201      	add	r2, pc, #4	@ (adr r2, 80048d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d0:	08004905 	.word	0x08004905
 80048d4:	08004a09 	.word	0x08004a09
 80048d8:	08004a09 	.word	0x08004a09
 80048dc:	08004a09 	.word	0x08004a09
 80048e0:	08004945 	.word	0x08004945
 80048e4:	08004a09 	.word	0x08004a09
 80048e8:	08004a09 	.word	0x08004a09
 80048ec:	08004a09 	.word	0x08004a09
 80048f0:	08004987 	.word	0x08004987
 80048f4:	08004a09 	.word	0x08004a09
 80048f8:	08004a09 	.word	0x08004a09
 80048fc:	08004a09 	.word	0x08004a09
 8004900:	080049c7 	.word	0x080049c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68b9      	ldr	r1, [r7, #8]
 800490a:	4618      	mov	r0, r3
 800490c:	f000 f914 	bl	8004b38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0208 	orr.w	r2, r2, #8
 800491e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699a      	ldr	r2, [r3, #24]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 0204 	bic.w	r2, r2, #4
 800492e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6999      	ldr	r1, [r3, #24]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	619a      	str	r2, [r3, #24]
      break;
 8004942:	e064      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68b9      	ldr	r1, [r7, #8]
 800494a:	4618      	mov	r0, r3
 800494c:	f000 f95a 	bl	8004c04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699a      	ldr	r2, [r3, #24]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800495e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699a      	ldr	r2, [r3, #24]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800496e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6999      	ldr	r1, [r3, #24]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	021a      	lsls	r2, r3, #8
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	619a      	str	r2, [r3, #24]
      break;
 8004984:	e043      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68b9      	ldr	r1, [r7, #8]
 800498c:	4618      	mov	r0, r3
 800498e:	f000 f9a5 	bl	8004cdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69da      	ldr	r2, [r3, #28]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 0208 	orr.w	r2, r2, #8
 80049a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	69da      	ldr	r2, [r3, #28]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0204 	bic.w	r2, r2, #4
 80049b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69d9      	ldr	r1, [r3, #28]
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	691a      	ldr	r2, [r3, #16]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	430a      	orrs	r2, r1
 80049c2:	61da      	str	r2, [r3, #28]
      break;
 80049c4:	e023      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68b9      	ldr	r1, [r7, #8]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 f9ef 	bl	8004db0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	69da      	ldr	r2, [r3, #28]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	69da      	ldr	r2, [r3, #28]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	69d9      	ldr	r1, [r3, #28]
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	021a      	lsls	r2, r3, #8
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	61da      	str	r2, [r3, #28]
      break;
 8004a06:	e002      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004a0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4a3a      	ldr	r2, [pc, #232]	@ (8004b1c <TIM_Base_SetConfig+0xfc>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d00f      	beq.n	8004a58 <TIM_Base_SetConfig+0x38>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a3e:	d00b      	beq.n	8004a58 <TIM_Base_SetConfig+0x38>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	4a37      	ldr	r2, [pc, #220]	@ (8004b20 <TIM_Base_SetConfig+0x100>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d007      	beq.n	8004a58 <TIM_Base_SetConfig+0x38>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a36      	ldr	r2, [pc, #216]	@ (8004b24 <TIM_Base_SetConfig+0x104>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d003      	beq.n	8004a58 <TIM_Base_SetConfig+0x38>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a35      	ldr	r2, [pc, #212]	@ (8004b28 <TIM_Base_SetConfig+0x108>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d108      	bne.n	8004a6a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b1c <TIM_Base_SetConfig+0xfc>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d01b      	beq.n	8004aaa <TIM_Base_SetConfig+0x8a>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a78:	d017      	beq.n	8004aaa <TIM_Base_SetConfig+0x8a>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4a28      	ldr	r2, [pc, #160]	@ (8004b20 <TIM_Base_SetConfig+0x100>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d013      	beq.n	8004aaa <TIM_Base_SetConfig+0x8a>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a27      	ldr	r2, [pc, #156]	@ (8004b24 <TIM_Base_SetConfig+0x104>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d00f      	beq.n	8004aaa <TIM_Base_SetConfig+0x8a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a26      	ldr	r2, [pc, #152]	@ (8004b28 <TIM_Base_SetConfig+0x108>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d00b      	beq.n	8004aaa <TIM_Base_SetConfig+0x8a>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a25      	ldr	r2, [pc, #148]	@ (8004b2c <TIM_Base_SetConfig+0x10c>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d007      	beq.n	8004aaa <TIM_Base_SetConfig+0x8a>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a24      	ldr	r2, [pc, #144]	@ (8004b30 <TIM_Base_SetConfig+0x110>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d003      	beq.n	8004aaa <TIM_Base_SetConfig+0x8a>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a23      	ldr	r2, [pc, #140]	@ (8004b34 <TIM_Base_SetConfig+0x114>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d108      	bne.n	8004abc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ab0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	68db      	ldr	r3, [r3, #12]
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	695b      	ldr	r3, [r3, #20]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	689a      	ldr	r2, [r3, #8]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a0e      	ldr	r2, [pc, #56]	@ (8004b1c <TIM_Base_SetConfig+0xfc>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d103      	bne.n	8004af0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	691a      	ldr	r2, [r3, #16]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	f003 0301 	and.w	r3, r3, #1
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d105      	bne.n	8004b0e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	f023 0201 	bic.w	r2, r3, #1
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	611a      	str	r2, [r3, #16]
  }
}
 8004b0e:	bf00      	nop
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40010000 	.word	0x40010000
 8004b20:	40000400 	.word	0x40000400
 8004b24:	40000800 	.word	0x40000800
 8004b28:	40000c00 	.word	0x40000c00
 8004b2c:	40014000 	.word	0x40014000
 8004b30:	40014400 	.word	0x40014400
 8004b34:	40014800 	.word	0x40014800

08004b38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b087      	sub	sp, #28
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a1b      	ldr	r3, [r3, #32]
 8004b4c:	f023 0201 	bic.w	r2, r3, #1
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	699b      	ldr	r3, [r3, #24]
 8004b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f023 0303 	bic.w	r3, r3, #3
 8004b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68fa      	ldr	r2, [r7, #12]
 8004b76:	4313      	orrs	r3, r2
 8004b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f023 0302 	bic.w	r3, r3, #2
 8004b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	697a      	ldr	r2, [r7, #20]
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	4a1c      	ldr	r2, [pc, #112]	@ (8004c00 <TIM_OC1_SetConfig+0xc8>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d10c      	bne.n	8004bae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	f023 0308 	bic.w	r3, r3, #8
 8004b9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f023 0304 	bic.w	r3, r3, #4
 8004bac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a13      	ldr	r2, [pc, #76]	@ (8004c00 <TIM_OC1_SetConfig+0xc8>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d111      	bne.n	8004bda <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004bbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	697a      	ldr	r2, [r7, #20]
 8004bf2:	621a      	str	r2, [r3, #32]
}
 8004bf4:	bf00      	nop
 8004bf6:	371c      	adds	r7, #28
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr
 8004c00:	40010000 	.word	0x40010000

08004c04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b087      	sub	sp, #28
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	f023 0210 	bic.w	r2, r3, #16
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	021b      	lsls	r3, r3, #8
 8004c42:	68fa      	ldr	r2, [r7, #12]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	f023 0320 	bic.w	r3, r3, #32
 8004c4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	4a1e      	ldr	r2, [pc, #120]	@ (8004cd8 <TIM_OC2_SetConfig+0xd4>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d10d      	bne.n	8004c80 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	011b      	lsls	r3, r3, #4
 8004c72:	697a      	ldr	r2, [r7, #20]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a15      	ldr	r2, [pc, #84]	@ (8004cd8 <TIM_OC2_SetConfig+0xd4>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d113      	bne.n	8004cb0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	695b      	ldr	r3, [r3, #20]
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	621a      	str	r2, [r3, #32]
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	40010000 	.word	0x40010000

08004cdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b087      	sub	sp, #28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f023 0303 	bic.w	r3, r3, #3
 8004d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	021b      	lsls	r3, r3, #8
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a1d      	ldr	r2, [pc, #116]	@ (8004dac <TIM_OC3_SetConfig+0xd0>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d10d      	bne.n	8004d56 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	697a      	ldr	r2, [r7, #20]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a14      	ldr	r2, [pc, #80]	@ (8004dac <TIM_OC3_SetConfig+0xd0>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d113      	bne.n	8004d86 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	011b      	lsls	r3, r3, #4
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	011b      	lsls	r3, r3, #4
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	693a      	ldr	r2, [r7, #16]
 8004d8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	697a      	ldr	r2, [r7, #20]
 8004d9e:	621a      	str	r2, [r3, #32]
}
 8004da0:	bf00      	nop
 8004da2:	371c      	adds	r7, #28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	40010000 	.word	0x40010000

08004db0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b087      	sub	sp, #28
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
 8004db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a1b      	ldr	r3, [r3, #32]
 8004dc4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004de6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4313      	orrs	r3, r2
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004dfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	031b      	lsls	r3, r3, #12
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	4313      	orrs	r3, r2
 8004e06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a10      	ldr	r2, [pc, #64]	@ (8004e4c <TIM_OC4_SetConfig+0x9c>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d109      	bne.n	8004e24 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	019b      	lsls	r3, r3, #6
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	697a      	ldr	r2, [r7, #20]
 8004e28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	621a      	str	r2, [r3, #32]
}
 8004e3e:	bf00      	nop
 8004e40:	371c      	adds	r7, #28
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr
 8004e4a:	bf00      	nop
 8004e4c:	40010000 	.word	0x40010000

08004e50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b087      	sub	sp, #28
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	f003 031f 	and.w	r3, r3, #31
 8004e62:	2201      	movs	r2, #1
 8004e64:	fa02 f303 	lsl.w	r3, r2, r3
 8004e68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6a1a      	ldr	r2, [r3, #32]
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	43db      	mvns	r3, r3
 8004e72:	401a      	ands	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6a1a      	ldr	r2, [r3, #32]
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	f003 031f 	and.w	r3, r3, #31
 8004e82:	6879      	ldr	r1, [r7, #4]
 8004e84:	fa01 f303 	lsl.w	r3, r1, r3
 8004e88:	431a      	orrs	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	621a      	str	r2, [r3, #32]
}
 8004e8e:	bf00      	nop
 8004e90:	371c      	adds	r7, #28
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
	...

08004e9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d101      	bne.n	8004eb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004eb0:	2302      	movs	r3, #2
 8004eb2:	e050      	b.n	8004f56 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8004f64 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d018      	beq.n	8004f2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f00:	d013      	beq.n	8004f2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a18      	ldr	r2, [pc, #96]	@ (8004f68 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d00e      	beq.n	8004f2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a16      	ldr	r2, [pc, #88]	@ (8004f6c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d009      	beq.n	8004f2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a15      	ldr	r2, [pc, #84]	@ (8004f70 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d004      	beq.n	8004f2a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a13      	ldr	r2, [pc, #76]	@ (8004f74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d10c      	bne.n	8004f44 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f54:	2300      	movs	r3, #0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3714      	adds	r7, #20
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	40010000 	.word	0x40010000
 8004f68:	40000400 	.word	0x40000400
 8004f6c:	40000800 	.word	0x40000800
 8004f70:	40000c00 	.word	0x40000c00
 8004f74:	40014000 	.word	0x40014000

08004f78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d101      	bne.n	8004f94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f90:	2302      	movs	r3, #2
 8004f92:	e03d      	b.n	8005010 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2201      	movs	r2, #1
 8004f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e042      	b.n	80050b4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d106      	bne.n	8005048 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fc ffaa 	bl	8001f9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2224      	movs	r2, #36	@ 0x24
 800504c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68da      	ldr	r2, [r3, #12]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800505e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 ff85 	bl	8005f70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	691a      	ldr	r2, [r3, #16]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005074:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	695a      	ldr	r2, [r3, #20]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005084:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	68da      	ldr	r2, [r3, #12]
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005094:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2220      	movs	r2, #32
 80050a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3708      	adds	r7, #8
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b08a      	sub	sp, #40	@ 0x28
 80050c0:	af02      	add	r7, sp, #8
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	603b      	str	r3, [r7, #0]
 80050c8:	4613      	mov	r3, r2
 80050ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	2b20      	cmp	r3, #32
 80050da:	d175      	bne.n	80051c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d002      	beq.n	80050e8 <HAL_UART_Transmit+0x2c>
 80050e2:	88fb      	ldrh	r3, [r7, #6]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e06e      	b.n	80051ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2221      	movs	r2, #33	@ 0x21
 80050f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050fa:	f7fd f9d5 	bl	80024a8 <HAL_GetTick>
 80050fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	88fa      	ldrh	r2, [r7, #6]
 8005104:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	88fa      	ldrh	r2, [r7, #6]
 800510a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005114:	d108      	bne.n	8005128 <HAL_UART_Transmit+0x6c>
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	691b      	ldr	r3, [r3, #16]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d104      	bne.n	8005128 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800511e:	2300      	movs	r3, #0
 8005120:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	61bb      	str	r3, [r7, #24]
 8005126:	e003      	b.n	8005130 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800512c:	2300      	movs	r3, #0
 800512e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005130:	e02e      	b.n	8005190 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	9300      	str	r3, [sp, #0]
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2200      	movs	r2, #0
 800513a:	2180      	movs	r1, #128	@ 0x80
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 fc5d 	bl	80059fc <UART_WaitOnFlagUntilTimeout>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d005      	beq.n	8005154 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2220      	movs	r2, #32
 800514c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005150:	2303      	movs	r3, #3
 8005152:	e03a      	b.n	80051ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10b      	bne.n	8005172 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	881b      	ldrh	r3, [r3, #0]
 800515e:	461a      	mov	r2, r3
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005168:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800516a:	69bb      	ldr	r3, [r7, #24]
 800516c:	3302      	adds	r3, #2
 800516e:	61bb      	str	r3, [r7, #24]
 8005170:	e007      	b.n	8005182 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	781a      	ldrb	r2, [r3, #0]
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	3301      	adds	r3, #1
 8005180:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	b29a      	uxth	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005194:	b29b      	uxth	r3, r3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d1cb      	bne.n	8005132 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	9300      	str	r3, [sp, #0]
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	2200      	movs	r2, #0
 80051a2:	2140      	movs	r1, #64	@ 0x40
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f000 fc29 	bl	80059fc <UART_WaitOnFlagUntilTimeout>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d005      	beq.n	80051bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2220      	movs	r2, #32
 80051b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e006      	b.n	80051ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2220      	movs	r2, #32
 80051c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80051c4:	2300      	movs	r3, #0
 80051c6:	e000      	b.n	80051ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80051c8:	2302      	movs	r3, #2
  }
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3720      	adds	r7, #32
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b08c      	sub	sp, #48	@ 0x30
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	60f8      	str	r0, [r7, #12]
 80051da:	60b9      	str	r1, [r7, #8]
 80051dc:	4613      	mov	r3, r2
 80051de:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	d14a      	bne.n	8005282 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d002      	beq.n	80051f8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80051f2:	88fb      	ldrh	r3, [r7, #6]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e043      	b.n	8005284 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2201      	movs	r2, #1
 8005200:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005208:	88fb      	ldrh	r3, [r7, #6]
 800520a:	461a      	mov	r2, r3
 800520c:	68b9      	ldr	r1, [r7, #8]
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 fc4e 	bl	8005ab0 <UART_Start_Receive_DMA>
 8005214:	4603      	mov	r3, r0
 8005216:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800521a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800521e:	2b00      	cmp	r3, #0
 8005220:	d12c      	bne.n	800527c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005226:	2b01      	cmp	r3, #1
 8005228:	d125      	bne.n	8005276 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800522a:	2300      	movs	r3, #0
 800522c:	613b      	str	r3, [r7, #16]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	613b      	str	r3, [r7, #16]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	330c      	adds	r3, #12
 8005246:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	e853 3f00 	ldrex	r3, [r3]
 800524e:	617b      	str	r3, [r7, #20]
   return(result);
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f043 0310 	orr.w	r3, r3, #16
 8005256:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	330c      	adds	r3, #12
 800525e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005260:	627a      	str	r2, [r7, #36]	@ 0x24
 8005262:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005264:	6a39      	ldr	r1, [r7, #32]
 8005266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005268:	e841 2300 	strex	r3, r2, [r1]
 800526c:	61fb      	str	r3, [r7, #28]
   return(result);
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1e5      	bne.n	8005240 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8005274:	e002      	b.n	800527c <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800527c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005280:	e000      	b.n	8005284 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8005282:	2302      	movs	r3, #2
  }
}
 8005284:	4618      	mov	r0, r3
 8005286:	3730      	adds	r7, #48	@ 0x30
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b0ba      	sub	sp, #232	@ 0xe8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80052b2:	2300      	movs	r3, #0
 80052b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80052b8:	2300      	movs	r3, #0
 80052ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052c2:	f003 030f 	and.w	r3, r3, #15
 80052c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80052ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d10f      	bne.n	80052f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052d6:	f003 0320 	and.w	r3, r3, #32
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d009      	beq.n	80052f2 <HAL_UART_IRQHandler+0x66>
 80052de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052e2:	f003 0320 	and.w	r3, r3, #32
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 fd81 	bl	8005df2 <UART_Receive_IT>
      return;
 80052f0:	e25b      	b.n	80057aa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80052f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	f000 80de 	beq.w	80054b8 <HAL_UART_IRQHandler+0x22c>
 80052fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b00      	cmp	r3, #0
 8005306:	d106      	bne.n	8005316 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800530c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005310:	2b00      	cmp	r3, #0
 8005312:	f000 80d1 	beq.w	80054b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005316:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00b      	beq.n	800533a <HAL_UART_IRQHandler+0xae>
 8005322:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800532a:	2b00      	cmp	r3, #0
 800532c:	d005      	beq.n	800533a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005332:	f043 0201 	orr.w	r2, r3, #1
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800533a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800533e:	f003 0304 	and.w	r3, r3, #4
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00b      	beq.n	800535e <HAL_UART_IRQHandler+0xd2>
 8005346:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800534a:	f003 0301 	and.w	r3, r3, #1
 800534e:	2b00      	cmp	r3, #0
 8005350:	d005      	beq.n	800535e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005356:	f043 0202 	orr.w	r2, r3, #2
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800535e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005362:	f003 0302 	and.w	r3, r3, #2
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00b      	beq.n	8005382 <HAL_UART_IRQHandler+0xf6>
 800536a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b00      	cmp	r3, #0
 8005374:	d005      	beq.n	8005382 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537a:	f043 0204 	orr.w	r2, r3, #4
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005386:	f003 0308 	and.w	r3, r3, #8
 800538a:	2b00      	cmp	r3, #0
 800538c:	d011      	beq.n	80053b2 <HAL_UART_IRQHandler+0x126>
 800538e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005392:	f003 0320 	and.w	r3, r3, #32
 8005396:	2b00      	cmp	r3, #0
 8005398:	d105      	bne.n	80053a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800539a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d005      	beq.n	80053b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053aa:	f043 0208 	orr.w	r2, r3, #8
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f000 81f2 	beq.w	80057a0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053c0:	f003 0320 	and.w	r3, r3, #32
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d008      	beq.n	80053da <HAL_UART_IRQHandler+0x14e>
 80053c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053cc:	f003 0320 	and.w	r3, r3, #32
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d002      	beq.n	80053da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80053d4:	6878      	ldr	r0, [r7, #4]
 80053d6:	f000 fd0c 	bl	8005df2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	695b      	ldr	r3, [r3, #20]
 80053e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e4:	2b40      	cmp	r3, #64	@ 0x40
 80053e6:	bf0c      	ite	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	2300      	movne	r3, #0
 80053ec:	b2db      	uxtb	r3, r3
 80053ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f6:	f003 0308 	and.w	r3, r3, #8
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d103      	bne.n	8005406 <HAL_UART_IRQHandler+0x17a>
 80053fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005402:	2b00      	cmp	r3, #0
 8005404:	d04f      	beq.n	80054a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 fc14 	bl	8005c34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005416:	2b40      	cmp	r3, #64	@ 0x40
 8005418:	d141      	bne.n	800549e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3314      	adds	r3, #20
 8005420:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005424:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005428:	e853 3f00 	ldrex	r3, [r3]
 800542c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005430:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005434:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005438:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	3314      	adds	r3, #20
 8005442:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005446:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800544a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005452:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005456:	e841 2300 	strex	r3, r2, [r1]
 800545a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800545e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1d9      	bne.n	800541a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800546a:	2b00      	cmp	r3, #0
 800546c:	d013      	beq.n	8005496 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005472:	4a7e      	ldr	r2, [pc, #504]	@ (800566c <HAL_UART_IRQHandler+0x3e0>)
 8005474:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547a:	4618      	mov	r0, r3
 800547c:	f7fe f88c 	bl	8003598 <HAL_DMA_Abort_IT>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d016      	beq.n	80054b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800548a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005490:	4610      	mov	r0, r2
 8005492:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005494:	e00e      	b.n	80054b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f9a8 	bl	80057ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800549c:	e00a      	b.n	80054b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 f9a4 	bl	80057ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a4:	e006      	b.n	80054b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f9a0 	bl	80057ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80054b2:	e175      	b.n	80057a0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b4:	bf00      	nop
    return;
 80054b6:	e173      	b.n	80057a0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054bc:	2b01      	cmp	r3, #1
 80054be:	f040 814f 	bne.w	8005760 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80054c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c6:	f003 0310 	and.w	r3, r3, #16
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f000 8148 	beq.w	8005760 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80054d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d4:	f003 0310 	and.w	r3, r3, #16
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 8141 	beq.w	8005760 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054de:	2300      	movs	r3, #0
 80054e0:	60bb      	str	r3, [r7, #8]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	60bb      	str	r3, [r7, #8]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	60bb      	str	r3, [r7, #8]
 80054f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054fe:	2b40      	cmp	r3, #64	@ 0x40
 8005500:	f040 80b6 	bne.w	8005670 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005510:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005514:	2b00      	cmp	r3, #0
 8005516:	f000 8145 	beq.w	80057a4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800551e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005522:	429a      	cmp	r2, r3
 8005524:	f080 813e 	bcs.w	80057a4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800552e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800553a:	f000 8088 	beq.w	800564e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	330c      	adds	r3, #12
 8005544:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005548:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800554c:	e853 3f00 	ldrex	r3, [r3]
 8005550:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005554:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005558:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800555c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	330c      	adds	r3, #12
 8005566:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800556a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800556e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005572:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005576:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800557a:	e841 2300 	strex	r3, r2, [r1]
 800557e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005582:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1d9      	bne.n	800553e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	3314      	adds	r3, #20
 8005590:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005592:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005594:	e853 3f00 	ldrex	r3, [r3]
 8005598:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800559a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800559c:	f023 0301 	bic.w	r3, r3, #1
 80055a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	3314      	adds	r3, #20
 80055aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80055ae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80055b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055b4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80055b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80055ba:	e841 2300 	strex	r3, r2, [r1]
 80055be:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80055c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1e1      	bne.n	800558a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3314      	adds	r3, #20
 80055cc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80055d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80055d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	3314      	adds	r3, #20
 80055e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80055ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80055ec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80055f0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055f2:	e841 2300 	strex	r3, r2, [r1]
 80055f6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055f8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1e3      	bne.n	80055c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	330c      	adds	r3, #12
 8005612:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005614:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005616:	e853 3f00 	ldrex	r3, [r3]
 800561a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800561c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800561e:	f023 0310 	bic.w	r3, r3, #16
 8005622:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	330c      	adds	r3, #12
 800562c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005630:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005632:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005634:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005636:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005638:	e841 2300 	strex	r3, r2, [r1]
 800563c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800563e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005640:	2b00      	cmp	r3, #0
 8005642:	d1e3      	bne.n	800560c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005648:	4618      	mov	r0, r3
 800564a:	f7fd ff35 	bl	80034b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2202      	movs	r2, #2
 8005652:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800565c:	b29b      	uxth	r3, r3
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	b29b      	uxth	r3, r3
 8005662:	4619      	mov	r1, r3
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f7fb fe73 	bl	8001350 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800566a:	e09b      	b.n	80057a4 <HAL_UART_IRQHandler+0x518>
 800566c:	08005cfb 	.word	0x08005cfb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005678:	b29b      	uxth	r3, r3
 800567a:	1ad3      	subs	r3, r2, r3
 800567c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005684:	b29b      	uxth	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	f000 808e 	beq.w	80057a8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800568c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 8089 	beq.w	80057a8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	330c      	adds	r3, #12
 800569c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a0:	e853 3f00 	ldrex	r3, [r3]
 80056a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	330c      	adds	r3, #12
 80056b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80056ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80056bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056c2:	e841 2300 	strex	r3, r2, [r1]
 80056c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1e3      	bne.n	8005696 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	3314      	adds	r3, #20
 80056d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	e853 3f00 	ldrex	r3, [r3]
 80056dc:	623b      	str	r3, [r7, #32]
   return(result);
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	f023 0301 	bic.w	r3, r3, #1
 80056e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	3314      	adds	r3, #20
 80056ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80056f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056fa:	e841 2300 	strex	r3, r2, [r1]
 80056fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1e3      	bne.n	80056ce <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2220      	movs	r2, #32
 800570a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	330c      	adds	r3, #12
 800571a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	e853 3f00 	ldrex	r3, [r3]
 8005722:	60fb      	str	r3, [r7, #12]
   return(result);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f023 0310 	bic.w	r3, r3, #16
 800572a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	330c      	adds	r3, #12
 8005734:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005738:	61fa      	str	r2, [r7, #28]
 800573a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573c:	69b9      	ldr	r1, [r7, #24]
 800573e:	69fa      	ldr	r2, [r7, #28]
 8005740:	e841 2300 	strex	r3, r2, [r1]
 8005744:	617b      	str	r3, [r7, #20]
   return(result);
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1e3      	bne.n	8005714 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2202      	movs	r2, #2
 8005750:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005752:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005756:	4619      	mov	r1, r3
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f7fb fdf9 	bl	8001350 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800575e:	e023      	b.n	80057a8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005768:	2b00      	cmp	r3, #0
 800576a:	d009      	beq.n	8005780 <HAL_UART_IRQHandler+0x4f4>
 800576c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005770:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005774:	2b00      	cmp	r3, #0
 8005776:	d003      	beq.n	8005780 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 fad2 	bl	8005d22 <UART_Transmit_IT>
    return;
 800577e:	e014      	b.n	80057aa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00e      	beq.n	80057aa <HAL_UART_IRQHandler+0x51e>
 800578c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005794:	2b00      	cmp	r3, #0
 8005796:	d008      	beq.n	80057aa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 fb12 	bl	8005dc2 <UART_EndTransmit_IT>
    return;
 800579e:	e004      	b.n	80057aa <HAL_UART_IRQHandler+0x51e>
    return;
 80057a0:	bf00      	nop
 80057a2:	e002      	b.n	80057aa <HAL_UART_IRQHandler+0x51e>
      return;
 80057a4:	bf00      	nop
 80057a6:	e000      	b.n	80057aa <HAL_UART_IRQHandler+0x51e>
      return;
 80057a8:	bf00      	nop
  }
}
 80057aa:	37e8      	adds	r7, #232	@ 0xe8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b083      	sub	sp, #12
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80057b8:	bf00      	nop
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80057cc:	bf00      	nop
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80057d8:	b480      	push	{r7}
 80057da:	b083      	sub	sp, #12
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80057e0:	bf00      	nop
 80057e2:	370c      	adds	r7, #12
 80057e4:	46bd      	mov	sp, r7
 80057e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ea:	4770      	bx	lr

080057ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b09c      	sub	sp, #112	@ 0x70
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005818:	2b00      	cmp	r3, #0
 800581a:	d172      	bne.n	8005902 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800581c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800581e:	2200      	movs	r2, #0
 8005820:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	330c      	adds	r3, #12
 8005828:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800582c:	e853 3f00 	ldrex	r3, [r3]
 8005830:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005838:	66bb      	str	r3, [r7, #104]	@ 0x68
 800583a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	330c      	adds	r3, #12
 8005840:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005842:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005844:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005846:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005848:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800584a:	e841 2300 	strex	r3, r2, [r1]
 800584e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005850:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1e5      	bne.n	8005822 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	3314      	adds	r3, #20
 800585c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005860:	e853 3f00 	ldrex	r3, [r3]
 8005864:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005868:	f023 0301 	bic.w	r3, r3, #1
 800586c:	667b      	str	r3, [r7, #100]	@ 0x64
 800586e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3314      	adds	r3, #20
 8005874:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005876:	647a      	str	r2, [r7, #68]	@ 0x44
 8005878:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800587c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800587e:	e841 2300 	strex	r3, r2, [r1]
 8005882:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1e5      	bne.n	8005856 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800588a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3314      	adds	r3, #20
 8005890:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005894:	e853 3f00 	ldrex	r3, [r3]
 8005898:	623b      	str	r3, [r7, #32]
   return(result);
 800589a:	6a3b      	ldr	r3, [r7, #32]
 800589c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80058a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3314      	adds	r3, #20
 80058a8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80058aa:	633a      	str	r2, [r7, #48]	@ 0x30
 80058ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058b2:	e841 2300 	strex	r3, r2, [r1]
 80058b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d1e5      	bne.n	800588a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80058be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058c0:	2220      	movs	r2, #32
 80058c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d119      	bne.n	8005902 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	330c      	adds	r3, #12
 80058d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	e853 3f00 	ldrex	r3, [r3]
 80058dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f023 0310 	bic.w	r3, r3, #16
 80058e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	330c      	adds	r3, #12
 80058ec:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80058ee:	61fa      	str	r2, [r7, #28]
 80058f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f2:	69b9      	ldr	r1, [r7, #24]
 80058f4:	69fa      	ldr	r2, [r7, #28]
 80058f6:	e841 2300 	strex	r3, r2, [r1]
 80058fa:	617b      	str	r3, [r7, #20]
   return(result);
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d1e5      	bne.n	80058ce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005902:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005904:	2200      	movs	r2, #0
 8005906:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005908:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800590a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800590c:	2b01      	cmp	r3, #1
 800590e:	d106      	bne.n	800591e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005910:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005912:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005914:	4619      	mov	r1, r3
 8005916:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005918:	f7fb fd1a 	bl	8001350 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800591c:	e002      	b.n	8005924 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800591e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005920:	f7ff ff50 	bl	80057c4 <HAL_UART_RxCpltCallback>
}
 8005924:	bf00      	nop
 8005926:	3770      	adds	r7, #112	@ 0x70
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005938:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2201      	movs	r2, #1
 800593e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005944:	2b01      	cmp	r3, #1
 8005946:	d108      	bne.n	800595a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800594c:	085b      	lsrs	r3, r3, #1
 800594e:	b29b      	uxth	r3, r3
 8005950:	4619      	mov	r1, r3
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f7fb fcfc 	bl	8001350 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005958:	e002      	b.n	8005960 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f7ff ff3c 	bl	80057d8 <HAL_UART_RxHalfCpltCallback>
}
 8005960:	bf00      	nop
 8005962:	3710      	adds	r7, #16
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005970:	2300      	movs	r3, #0
 8005972:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005978:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	695b      	ldr	r3, [r3, #20]
 8005980:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005984:	2b80      	cmp	r3, #128	@ 0x80
 8005986:	bf0c      	ite	eq
 8005988:	2301      	moveq	r3, #1
 800598a:	2300      	movne	r3, #0
 800598c:	b2db      	uxtb	r3, r3
 800598e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005996:	b2db      	uxtb	r3, r3
 8005998:	2b21      	cmp	r3, #33	@ 0x21
 800599a:	d108      	bne.n	80059ae <UART_DMAError+0x46>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d005      	beq.n	80059ae <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	2200      	movs	r2, #0
 80059a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80059a8:	68b8      	ldr	r0, [r7, #8]
 80059aa:	f000 f91b 	bl	8005be4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059b8:	2b40      	cmp	r3, #64	@ 0x40
 80059ba:	bf0c      	ite	eq
 80059bc:	2301      	moveq	r3, #1
 80059be:	2300      	movne	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	2b22      	cmp	r3, #34	@ 0x22
 80059ce:	d108      	bne.n	80059e2 <UART_DMAError+0x7a>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d005      	beq.n	80059e2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	2200      	movs	r2, #0
 80059da:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80059dc:	68b8      	ldr	r0, [r7, #8]
 80059de:	f000 f929 	bl	8005c34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059e6:	f043 0210 	orr.w	r2, r3, #16
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059ee:	68b8      	ldr	r0, [r7, #8]
 80059f0:	f7ff fefc 	bl	80057ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059f4:	bf00      	nop
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80059fc:	b580      	push	{r7, lr}
 80059fe:	b086      	sub	sp, #24
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	603b      	str	r3, [r7, #0]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a0c:	e03b      	b.n	8005a86 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a14:	d037      	beq.n	8005a86 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a16:	f7fc fd47 	bl	80024a8 <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	6a3a      	ldr	r2, [r7, #32]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d302      	bcc.n	8005a2c <UART_WaitOnFlagUntilTimeout+0x30>
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d101      	bne.n	8005a30 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a2c:	2303      	movs	r3, #3
 8005a2e:	e03a      	b.n	8005aa6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	f003 0304 	and.w	r3, r3, #4
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d023      	beq.n	8005a86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	2b80      	cmp	r3, #128	@ 0x80
 8005a42:	d020      	beq.n	8005a86 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b40      	cmp	r3, #64	@ 0x40
 8005a48:	d01d      	beq.n	8005a86 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0308 	and.w	r3, r3, #8
 8005a54:	2b08      	cmp	r3, #8
 8005a56:	d116      	bne.n	8005a86 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005a58:	2300      	movs	r3, #0
 8005a5a:	617b      	str	r3, [r7, #20]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	617b      	str	r3, [r7, #20]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	617b      	str	r3, [r7, #20]
 8005a6c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a6e:	68f8      	ldr	r0, [r7, #12]
 8005a70:	f000 f8e0 	bl	8005c34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2208      	movs	r2, #8
 8005a78:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e00f      	b.n	8005aa6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	4013      	ands	r3, r2
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	bf0c      	ite	eq
 8005a96:	2301      	moveq	r3, #1
 8005a98:	2300      	movne	r3, #0
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	79fb      	ldrb	r3, [r7, #7]
 8005aa0:	429a      	cmp	r2, r3
 8005aa2:	d0b4      	beq.n	8005a0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005aa4:	2300      	movs	r3, #0
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3718      	adds	r7, #24
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
	...

08005ab0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b098      	sub	sp, #96	@ 0x60
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	4613      	mov	r3, r2
 8005abc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	88fa      	ldrh	r2, [r7, #6]
 8005ac8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2222      	movs	r2, #34	@ 0x22
 8005ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005adc:	4a3e      	ldr	r2, [pc, #248]	@ (8005bd8 <UART_Start_Receive_DMA+0x128>)
 8005ade:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae4:	4a3d      	ldr	r2, [pc, #244]	@ (8005bdc <UART_Start_Receive_DMA+0x12c>)
 8005ae6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aec:	4a3c      	ldr	r2, [pc, #240]	@ (8005be0 <UART_Start_Receive_DMA+0x130>)
 8005aee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005af4:	2200      	movs	r2, #0
 8005af6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005af8:	f107 0308 	add.w	r3, r7, #8
 8005afc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	3304      	adds	r3, #4
 8005b08:	4619      	mov	r1, r3
 8005b0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	88fb      	ldrh	r3, [r7, #6]
 8005b10:	f7fd fc7a 	bl	8003408 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005b14:	2300      	movs	r3, #0
 8005b16:	613b      	str	r3, [r7, #16]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	613b      	str	r3, [r7, #16]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	613b      	str	r3, [r7, #16]
 8005b28:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d019      	beq.n	8005b66 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	330c      	adds	r3, #12
 8005b38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b3c:	e853 3f00 	ldrex	r3, [r3]
 8005b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	330c      	adds	r3, #12
 8005b50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b52:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005b54:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b56:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005b58:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b5a:	e841 2300 	strex	r3, r2, [r1]
 8005b5e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005b60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1e5      	bne.n	8005b32 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	3314      	adds	r3, #20
 8005b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b70:	e853 3f00 	ldrex	r3, [r3]
 8005b74:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b78:	f043 0301 	orr.w	r3, r3, #1
 8005b7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	3314      	adds	r3, #20
 8005b84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b86:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005b88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005b8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005b8e:	e841 2300 	strex	r3, r2, [r1]
 8005b92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1e5      	bne.n	8005b66 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	3314      	adds	r3, #20
 8005ba0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba2:	69bb      	ldr	r3, [r7, #24]
 8005ba4:	e853 3f00 	ldrex	r3, [r3]
 8005ba8:	617b      	str	r3, [r7, #20]
   return(result);
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005bb0:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	3314      	adds	r3, #20
 8005bb8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005bba:	627a      	str	r2, [r7, #36]	@ 0x24
 8005bbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bbe:	6a39      	ldr	r1, [r7, #32]
 8005bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bc2:	e841 2300 	strex	r3, r2, [r1]
 8005bc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1e5      	bne.n	8005b9a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3760      	adds	r7, #96	@ 0x60
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	08005801 	.word	0x08005801
 8005bdc:	0800592d 	.word	0x0800592d
 8005be0:	08005969 	.word	0x08005969

08005be4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b089      	sub	sp, #36	@ 0x24
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	330c      	adds	r3, #12
 8005bf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	e853 3f00 	ldrex	r3, [r3]
 8005bfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005c02:	61fb      	str	r3, [r7, #28]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	330c      	adds	r3, #12
 8005c0a:	69fa      	ldr	r2, [r7, #28]
 8005c0c:	61ba      	str	r2, [r7, #24]
 8005c0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c10:	6979      	ldr	r1, [r7, #20]
 8005c12:	69ba      	ldr	r2, [r7, #24]
 8005c14:	e841 2300 	strex	r3, r2, [r1]
 8005c18:	613b      	str	r3, [r7, #16]
   return(result);
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1e5      	bne.n	8005bec <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005c28:	bf00      	nop
 8005c2a:	3724      	adds	r7, #36	@ 0x24
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b095      	sub	sp, #84	@ 0x54
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	330c      	adds	r3, #12
 8005c42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c46:	e853 3f00 	ldrex	r3, [r3]
 8005c4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	330c      	adds	r3, #12
 8005c5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c5c:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c64:	e841 2300 	strex	r3, r2, [r1]
 8005c68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d1e5      	bne.n	8005c3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	3314      	adds	r3, #20
 8005c76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f023 0301 	bic.w	r3, r3, #1
 8005c86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	3314      	adds	r3, #20
 8005c8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c98:	e841 2300 	strex	r3, r2, [r1]
 8005c9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1e5      	bne.n	8005c70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d119      	bne.n	8005ce0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	330c      	adds	r3, #12
 8005cb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	e853 3f00 	ldrex	r3, [r3]
 8005cba:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	f023 0310 	bic.w	r3, r3, #16
 8005cc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	330c      	adds	r3, #12
 8005cca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ccc:	61ba      	str	r2, [r7, #24]
 8005cce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd0:	6979      	ldr	r1, [r7, #20]
 8005cd2:	69ba      	ldr	r2, [r7, #24]
 8005cd4:	e841 2300 	strex	r3, r2, [r1]
 8005cd8:	613b      	str	r3, [r7, #16]
   return(result);
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1e5      	bne.n	8005cac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005cee:	bf00      	nop
 8005cf0:	3754      	adds	r7, #84	@ 0x54
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005cfa:	b580      	push	{r7, lr}
 8005cfc:	b084      	sub	sp, #16
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d06:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f7ff fd69 	bl	80057ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d1a:	bf00      	nop
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b085      	sub	sp, #20
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d30:	b2db      	uxtb	r3, r3
 8005d32:	2b21      	cmp	r3, #33	@ 0x21
 8005d34:	d13e      	bne.n	8005db4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d3e:	d114      	bne.n	8005d6a <UART_Transmit_IT+0x48>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d110      	bne.n	8005d6a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a1b      	ldr	r3, [r3, #32]
 8005d4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	881b      	ldrh	r3, [r3, #0]
 8005d52:	461a      	mov	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d5c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6a1b      	ldr	r3, [r3, #32]
 8005d62:	1c9a      	adds	r2, r3, #2
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	621a      	str	r2, [r3, #32]
 8005d68:	e008      	b.n	8005d7c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	1c59      	adds	r1, r3, #1
 8005d70:	687a      	ldr	r2, [r7, #4]
 8005d72:	6211      	str	r1, [r2, #32]
 8005d74:	781a      	ldrb	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	3b01      	subs	r3, #1
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	4619      	mov	r1, r3
 8005d8a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d10f      	bne.n	8005db0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	68da      	ldr	r2, [r3, #12]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d9e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68da      	ldr	r2, [r3, #12]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005db0:	2300      	movs	r3, #0
 8005db2:	e000      	b.n	8005db6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005db4:	2302      	movs	r3, #2
  }
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3714      	adds	r7, #20
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr

08005dc2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005dc2:	b580      	push	{r7, lr}
 8005dc4:	b082      	sub	sp, #8
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68da      	ldr	r2, [r3, #12]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dd8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f7ff fce4 	bl	80057b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3708      	adds	r7, #8
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b08c      	sub	sp, #48	@ 0x30
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b22      	cmp	r3, #34	@ 0x22
 8005e04:	f040 80ae 	bne.w	8005f64 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	689b      	ldr	r3, [r3, #8]
 8005e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e10:	d117      	bne.n	8005e42 <UART_Receive_IT+0x50>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d113      	bne.n	8005e42 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e22:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e34:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3a:	1c9a      	adds	r2, r3, #2
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e40:	e026      	b.n	8005e90 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e54:	d007      	beq.n	8005e66 <UART_Receive_IT+0x74>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10a      	bne.n	8005e74 <UART_Receive_IT+0x82>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d106      	bne.n	8005e74 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	b2da      	uxtb	r2, r3
 8005e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e70:	701a      	strb	r2, [r3, #0]
 8005e72:	e008      	b.n	8005e86 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	b2db      	uxtb	r3, r3
 8005e7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e80:	b2da      	uxtb	r2, r3
 8005e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e84:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29b      	uxth	r3, r3
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d15d      	bne.n	8005f60 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	68da      	ldr	r2, [r3, #12]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f022 0220 	bic.w	r2, r2, #32
 8005eb2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68da      	ldr	r2, [r3, #12]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ec2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	695a      	ldr	r2, [r3, #20]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f022 0201 	bic.w	r2, r2, #1
 8005ed2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d135      	bne.n	8005f56 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	330c      	adds	r3, #12
 8005ef6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	e853 3f00 	ldrex	r3, [r3]
 8005efe:	613b      	str	r3, [r7, #16]
   return(result);
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	f023 0310 	bic.w	r3, r3, #16
 8005f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	330c      	adds	r3, #12
 8005f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f10:	623a      	str	r2, [r7, #32]
 8005f12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f14:	69f9      	ldr	r1, [r7, #28]
 8005f16:	6a3a      	ldr	r2, [r7, #32]
 8005f18:	e841 2300 	strex	r3, r2, [r1]
 8005f1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1e5      	bne.n	8005ef0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0310 	and.w	r3, r3, #16
 8005f2e:	2b10      	cmp	r3, #16
 8005f30:	d10a      	bne.n	8005f48 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f32:	2300      	movs	r3, #0
 8005f34:	60fb      	str	r3, [r7, #12]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	60fb      	str	r3, [r7, #12]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	60fb      	str	r3, [r7, #12]
 8005f46:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7fb f9fe 	bl	8001350 <HAL_UARTEx_RxEventCallback>
 8005f54:	e002      	b.n	8005f5c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7ff fc34 	bl	80057c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	e002      	b.n	8005f66 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f60:	2300      	movs	r3, #0
 8005f62:	e000      	b.n	8005f66 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f64:	2302      	movs	r3, #2
  }
}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3730      	adds	r7, #48	@ 0x30
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
	...

08005f70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f74:	b0c0      	sub	sp, #256	@ 0x100
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f8c:	68d9      	ldr	r1, [r3, #12]
 8005f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	ea40 0301 	orr.w	r3, r0, r1
 8005f98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9e:	689a      	ldr	r2, [r3, #8]
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	431a      	orrs	r2, r3
 8005fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	431a      	orrs	r2, r3
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb4:	69db      	ldr	r3, [r3, #28]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005fc8:	f021 010c 	bic.w	r1, r1, #12
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005fd6:	430b      	orrs	r3, r1
 8005fd8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fea:	6999      	ldr	r1, [r3, #24]
 8005fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	ea40 0301 	orr.w	r3, r0, r1
 8005ff6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	4b8f      	ldr	r3, [pc, #572]	@ (800623c <UART_SetConfig+0x2cc>)
 8006000:	429a      	cmp	r2, r3
 8006002:	d005      	beq.n	8006010 <UART_SetConfig+0xa0>
 8006004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	4b8d      	ldr	r3, [pc, #564]	@ (8006240 <UART_SetConfig+0x2d0>)
 800600c:	429a      	cmp	r2, r3
 800600e:	d104      	bne.n	800601a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006010:	f7fe fb30 	bl	8004674 <HAL_RCC_GetPCLK2Freq>
 8006014:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006018:	e003      	b.n	8006022 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800601a:	f7fe fb17 	bl	800464c <HAL_RCC_GetPCLK1Freq>
 800601e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800602c:	f040 810c 	bne.w	8006248 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006030:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006034:	2200      	movs	r2, #0
 8006036:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800603a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800603e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006042:	4622      	mov	r2, r4
 8006044:	462b      	mov	r3, r5
 8006046:	1891      	adds	r1, r2, r2
 8006048:	65b9      	str	r1, [r7, #88]	@ 0x58
 800604a:	415b      	adcs	r3, r3
 800604c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800604e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006052:	4621      	mov	r1, r4
 8006054:	eb12 0801 	adds.w	r8, r2, r1
 8006058:	4629      	mov	r1, r5
 800605a:	eb43 0901 	adc.w	r9, r3, r1
 800605e:	f04f 0200 	mov.w	r2, #0
 8006062:	f04f 0300 	mov.w	r3, #0
 8006066:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800606a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800606e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006072:	4690      	mov	r8, r2
 8006074:	4699      	mov	r9, r3
 8006076:	4623      	mov	r3, r4
 8006078:	eb18 0303 	adds.w	r3, r8, r3
 800607c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006080:	462b      	mov	r3, r5
 8006082:	eb49 0303 	adc.w	r3, r9, r3
 8006086:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800608a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	2200      	movs	r2, #0
 8006092:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006096:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800609a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800609e:	460b      	mov	r3, r1
 80060a0:	18db      	adds	r3, r3, r3
 80060a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80060a4:	4613      	mov	r3, r2
 80060a6:	eb42 0303 	adc.w	r3, r2, r3
 80060aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80060ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80060b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80060b4:	f7fa fdba 	bl	8000c2c <__aeabi_uldivmod>
 80060b8:	4602      	mov	r2, r0
 80060ba:	460b      	mov	r3, r1
 80060bc:	4b61      	ldr	r3, [pc, #388]	@ (8006244 <UART_SetConfig+0x2d4>)
 80060be:	fba3 2302 	umull	r2, r3, r3, r2
 80060c2:	095b      	lsrs	r3, r3, #5
 80060c4:	011c      	lsls	r4, r3, #4
 80060c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060ca:	2200      	movs	r2, #0
 80060cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80060d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80060d8:	4642      	mov	r2, r8
 80060da:	464b      	mov	r3, r9
 80060dc:	1891      	adds	r1, r2, r2
 80060de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80060e0:	415b      	adcs	r3, r3
 80060e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80060e8:	4641      	mov	r1, r8
 80060ea:	eb12 0a01 	adds.w	sl, r2, r1
 80060ee:	4649      	mov	r1, r9
 80060f0:	eb43 0b01 	adc.w	fp, r3, r1
 80060f4:	f04f 0200 	mov.w	r2, #0
 80060f8:	f04f 0300 	mov.w	r3, #0
 80060fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006100:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006104:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006108:	4692      	mov	sl, r2
 800610a:	469b      	mov	fp, r3
 800610c:	4643      	mov	r3, r8
 800610e:	eb1a 0303 	adds.w	r3, sl, r3
 8006112:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006116:	464b      	mov	r3, r9
 8006118:	eb4b 0303 	adc.w	r3, fp, r3
 800611c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800612c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006130:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006134:	460b      	mov	r3, r1
 8006136:	18db      	adds	r3, r3, r3
 8006138:	643b      	str	r3, [r7, #64]	@ 0x40
 800613a:	4613      	mov	r3, r2
 800613c:	eb42 0303 	adc.w	r3, r2, r3
 8006140:	647b      	str	r3, [r7, #68]	@ 0x44
 8006142:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006146:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800614a:	f7fa fd6f 	bl	8000c2c <__aeabi_uldivmod>
 800614e:	4602      	mov	r2, r0
 8006150:	460b      	mov	r3, r1
 8006152:	4611      	mov	r1, r2
 8006154:	4b3b      	ldr	r3, [pc, #236]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006156:	fba3 2301 	umull	r2, r3, r3, r1
 800615a:	095b      	lsrs	r3, r3, #5
 800615c:	2264      	movs	r2, #100	@ 0x64
 800615e:	fb02 f303 	mul.w	r3, r2, r3
 8006162:	1acb      	subs	r3, r1, r3
 8006164:	00db      	lsls	r3, r3, #3
 8006166:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800616a:	4b36      	ldr	r3, [pc, #216]	@ (8006244 <UART_SetConfig+0x2d4>)
 800616c:	fba3 2302 	umull	r2, r3, r3, r2
 8006170:	095b      	lsrs	r3, r3, #5
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006178:	441c      	add	r4, r3
 800617a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800617e:	2200      	movs	r2, #0
 8006180:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006184:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006188:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800618c:	4642      	mov	r2, r8
 800618e:	464b      	mov	r3, r9
 8006190:	1891      	adds	r1, r2, r2
 8006192:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006194:	415b      	adcs	r3, r3
 8006196:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006198:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800619c:	4641      	mov	r1, r8
 800619e:	1851      	adds	r1, r2, r1
 80061a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80061a2:	4649      	mov	r1, r9
 80061a4:	414b      	adcs	r3, r1
 80061a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80061a8:	f04f 0200 	mov.w	r2, #0
 80061ac:	f04f 0300 	mov.w	r3, #0
 80061b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80061b4:	4659      	mov	r1, fp
 80061b6:	00cb      	lsls	r3, r1, #3
 80061b8:	4651      	mov	r1, sl
 80061ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061be:	4651      	mov	r1, sl
 80061c0:	00ca      	lsls	r2, r1, #3
 80061c2:	4610      	mov	r0, r2
 80061c4:	4619      	mov	r1, r3
 80061c6:	4603      	mov	r3, r0
 80061c8:	4642      	mov	r2, r8
 80061ca:	189b      	adds	r3, r3, r2
 80061cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061d0:	464b      	mov	r3, r9
 80061d2:	460a      	mov	r2, r1
 80061d4:	eb42 0303 	adc.w	r3, r2, r3
 80061d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80061dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80061e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80061ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80061f0:	460b      	mov	r3, r1
 80061f2:	18db      	adds	r3, r3, r3
 80061f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061f6:	4613      	mov	r3, r2
 80061f8:	eb42 0303 	adc.w	r3, r2, r3
 80061fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80061fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006202:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006206:	f7fa fd11 	bl	8000c2c <__aeabi_uldivmod>
 800620a:	4602      	mov	r2, r0
 800620c:	460b      	mov	r3, r1
 800620e:	4b0d      	ldr	r3, [pc, #52]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006210:	fba3 1302 	umull	r1, r3, r3, r2
 8006214:	095b      	lsrs	r3, r3, #5
 8006216:	2164      	movs	r1, #100	@ 0x64
 8006218:	fb01 f303 	mul.w	r3, r1, r3
 800621c:	1ad3      	subs	r3, r2, r3
 800621e:	00db      	lsls	r3, r3, #3
 8006220:	3332      	adds	r3, #50	@ 0x32
 8006222:	4a08      	ldr	r2, [pc, #32]	@ (8006244 <UART_SetConfig+0x2d4>)
 8006224:	fba2 2303 	umull	r2, r3, r2, r3
 8006228:	095b      	lsrs	r3, r3, #5
 800622a:	f003 0207 	and.w	r2, r3, #7
 800622e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4422      	add	r2, r4
 8006236:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006238:	e106      	b.n	8006448 <UART_SetConfig+0x4d8>
 800623a:	bf00      	nop
 800623c:	40011000 	.word	0x40011000
 8006240:	40011400 	.word	0x40011400
 8006244:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006248:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800624c:	2200      	movs	r2, #0
 800624e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006252:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006256:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800625a:	4642      	mov	r2, r8
 800625c:	464b      	mov	r3, r9
 800625e:	1891      	adds	r1, r2, r2
 8006260:	6239      	str	r1, [r7, #32]
 8006262:	415b      	adcs	r3, r3
 8006264:	627b      	str	r3, [r7, #36]	@ 0x24
 8006266:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800626a:	4641      	mov	r1, r8
 800626c:	1854      	adds	r4, r2, r1
 800626e:	4649      	mov	r1, r9
 8006270:	eb43 0501 	adc.w	r5, r3, r1
 8006274:	f04f 0200 	mov.w	r2, #0
 8006278:	f04f 0300 	mov.w	r3, #0
 800627c:	00eb      	lsls	r3, r5, #3
 800627e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006282:	00e2      	lsls	r2, r4, #3
 8006284:	4614      	mov	r4, r2
 8006286:	461d      	mov	r5, r3
 8006288:	4643      	mov	r3, r8
 800628a:	18e3      	adds	r3, r4, r3
 800628c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006290:	464b      	mov	r3, r9
 8006292:	eb45 0303 	adc.w	r3, r5, r3
 8006296:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800629a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80062aa:	f04f 0200 	mov.w	r2, #0
 80062ae:	f04f 0300 	mov.w	r3, #0
 80062b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80062b6:	4629      	mov	r1, r5
 80062b8:	008b      	lsls	r3, r1, #2
 80062ba:	4621      	mov	r1, r4
 80062bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062c0:	4621      	mov	r1, r4
 80062c2:	008a      	lsls	r2, r1, #2
 80062c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062c8:	f7fa fcb0 	bl	8000c2c <__aeabi_uldivmod>
 80062cc:	4602      	mov	r2, r0
 80062ce:	460b      	mov	r3, r1
 80062d0:	4b60      	ldr	r3, [pc, #384]	@ (8006454 <UART_SetConfig+0x4e4>)
 80062d2:	fba3 2302 	umull	r2, r3, r3, r2
 80062d6:	095b      	lsrs	r3, r3, #5
 80062d8:	011c      	lsls	r4, r3, #4
 80062da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062de:	2200      	movs	r2, #0
 80062e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80062e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80062ec:	4642      	mov	r2, r8
 80062ee:	464b      	mov	r3, r9
 80062f0:	1891      	adds	r1, r2, r2
 80062f2:	61b9      	str	r1, [r7, #24]
 80062f4:	415b      	adcs	r3, r3
 80062f6:	61fb      	str	r3, [r7, #28]
 80062f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062fc:	4641      	mov	r1, r8
 80062fe:	1851      	adds	r1, r2, r1
 8006300:	6139      	str	r1, [r7, #16]
 8006302:	4649      	mov	r1, r9
 8006304:	414b      	adcs	r3, r1
 8006306:	617b      	str	r3, [r7, #20]
 8006308:	f04f 0200 	mov.w	r2, #0
 800630c:	f04f 0300 	mov.w	r3, #0
 8006310:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006314:	4659      	mov	r1, fp
 8006316:	00cb      	lsls	r3, r1, #3
 8006318:	4651      	mov	r1, sl
 800631a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800631e:	4651      	mov	r1, sl
 8006320:	00ca      	lsls	r2, r1, #3
 8006322:	4610      	mov	r0, r2
 8006324:	4619      	mov	r1, r3
 8006326:	4603      	mov	r3, r0
 8006328:	4642      	mov	r2, r8
 800632a:	189b      	adds	r3, r3, r2
 800632c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006330:	464b      	mov	r3, r9
 8006332:	460a      	mov	r2, r1
 8006334:	eb42 0303 	adc.w	r3, r2, r3
 8006338:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800633c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006346:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006348:	f04f 0200 	mov.w	r2, #0
 800634c:	f04f 0300 	mov.w	r3, #0
 8006350:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006354:	4649      	mov	r1, r9
 8006356:	008b      	lsls	r3, r1, #2
 8006358:	4641      	mov	r1, r8
 800635a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800635e:	4641      	mov	r1, r8
 8006360:	008a      	lsls	r2, r1, #2
 8006362:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006366:	f7fa fc61 	bl	8000c2c <__aeabi_uldivmod>
 800636a:	4602      	mov	r2, r0
 800636c:	460b      	mov	r3, r1
 800636e:	4611      	mov	r1, r2
 8006370:	4b38      	ldr	r3, [pc, #224]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006372:	fba3 2301 	umull	r2, r3, r3, r1
 8006376:	095b      	lsrs	r3, r3, #5
 8006378:	2264      	movs	r2, #100	@ 0x64
 800637a:	fb02 f303 	mul.w	r3, r2, r3
 800637e:	1acb      	subs	r3, r1, r3
 8006380:	011b      	lsls	r3, r3, #4
 8006382:	3332      	adds	r3, #50	@ 0x32
 8006384:	4a33      	ldr	r2, [pc, #204]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006386:	fba2 2303 	umull	r2, r3, r2, r3
 800638a:	095b      	lsrs	r3, r3, #5
 800638c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006390:	441c      	add	r4, r3
 8006392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006396:	2200      	movs	r2, #0
 8006398:	673b      	str	r3, [r7, #112]	@ 0x70
 800639a:	677a      	str	r2, [r7, #116]	@ 0x74
 800639c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063a0:	4642      	mov	r2, r8
 80063a2:	464b      	mov	r3, r9
 80063a4:	1891      	adds	r1, r2, r2
 80063a6:	60b9      	str	r1, [r7, #8]
 80063a8:	415b      	adcs	r3, r3
 80063aa:	60fb      	str	r3, [r7, #12]
 80063ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063b0:	4641      	mov	r1, r8
 80063b2:	1851      	adds	r1, r2, r1
 80063b4:	6039      	str	r1, [r7, #0]
 80063b6:	4649      	mov	r1, r9
 80063b8:	414b      	adcs	r3, r1
 80063ba:	607b      	str	r3, [r7, #4]
 80063bc:	f04f 0200 	mov.w	r2, #0
 80063c0:	f04f 0300 	mov.w	r3, #0
 80063c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063c8:	4659      	mov	r1, fp
 80063ca:	00cb      	lsls	r3, r1, #3
 80063cc:	4651      	mov	r1, sl
 80063ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063d2:	4651      	mov	r1, sl
 80063d4:	00ca      	lsls	r2, r1, #3
 80063d6:	4610      	mov	r0, r2
 80063d8:	4619      	mov	r1, r3
 80063da:	4603      	mov	r3, r0
 80063dc:	4642      	mov	r2, r8
 80063de:	189b      	adds	r3, r3, r2
 80063e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063e2:	464b      	mov	r3, r9
 80063e4:	460a      	mov	r2, r1
 80063e6:	eb42 0303 	adc.w	r3, r2, r3
 80063ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80063ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	2200      	movs	r2, #0
 80063f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80063f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80063f8:	f04f 0200 	mov.w	r2, #0
 80063fc:	f04f 0300 	mov.w	r3, #0
 8006400:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006404:	4649      	mov	r1, r9
 8006406:	008b      	lsls	r3, r1, #2
 8006408:	4641      	mov	r1, r8
 800640a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800640e:	4641      	mov	r1, r8
 8006410:	008a      	lsls	r2, r1, #2
 8006412:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006416:	f7fa fc09 	bl	8000c2c <__aeabi_uldivmod>
 800641a:	4602      	mov	r2, r0
 800641c:	460b      	mov	r3, r1
 800641e:	4b0d      	ldr	r3, [pc, #52]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006420:	fba3 1302 	umull	r1, r3, r3, r2
 8006424:	095b      	lsrs	r3, r3, #5
 8006426:	2164      	movs	r1, #100	@ 0x64
 8006428:	fb01 f303 	mul.w	r3, r1, r3
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	011b      	lsls	r3, r3, #4
 8006430:	3332      	adds	r3, #50	@ 0x32
 8006432:	4a08      	ldr	r2, [pc, #32]	@ (8006454 <UART_SetConfig+0x4e4>)
 8006434:	fba2 2303 	umull	r2, r3, r2, r3
 8006438:	095b      	lsrs	r3, r3, #5
 800643a:	f003 020f 	and.w	r2, r3, #15
 800643e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4422      	add	r2, r4
 8006446:	609a      	str	r2, [r3, #8]
}
 8006448:	bf00      	nop
 800644a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800644e:	46bd      	mov	sp, r7
 8006450:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006454:	51eb851f 	.word	0x51eb851f

08006458 <atof>:
 8006458:	2100      	movs	r1, #0
 800645a:	f000 bea9 	b.w	80071b0 <strtod>
	...

08006460 <std>:
 8006460:	2300      	movs	r3, #0
 8006462:	b510      	push	{r4, lr}
 8006464:	4604      	mov	r4, r0
 8006466:	e9c0 3300 	strd	r3, r3, [r0]
 800646a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800646e:	6083      	str	r3, [r0, #8]
 8006470:	8181      	strh	r1, [r0, #12]
 8006472:	6643      	str	r3, [r0, #100]	@ 0x64
 8006474:	81c2      	strh	r2, [r0, #14]
 8006476:	6183      	str	r3, [r0, #24]
 8006478:	4619      	mov	r1, r3
 800647a:	2208      	movs	r2, #8
 800647c:	305c      	adds	r0, #92	@ 0x5c
 800647e:	f000 fec1 	bl	8007204 <memset>
 8006482:	4b0d      	ldr	r3, [pc, #52]	@ (80064b8 <std+0x58>)
 8006484:	6263      	str	r3, [r4, #36]	@ 0x24
 8006486:	4b0d      	ldr	r3, [pc, #52]	@ (80064bc <std+0x5c>)
 8006488:	62a3      	str	r3, [r4, #40]	@ 0x28
 800648a:	4b0d      	ldr	r3, [pc, #52]	@ (80064c0 <std+0x60>)
 800648c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800648e:	4b0d      	ldr	r3, [pc, #52]	@ (80064c4 <std+0x64>)
 8006490:	6323      	str	r3, [r4, #48]	@ 0x30
 8006492:	4b0d      	ldr	r3, [pc, #52]	@ (80064c8 <std+0x68>)
 8006494:	6224      	str	r4, [r4, #32]
 8006496:	429c      	cmp	r4, r3
 8006498:	d006      	beq.n	80064a8 <std+0x48>
 800649a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800649e:	4294      	cmp	r4, r2
 80064a0:	d002      	beq.n	80064a8 <std+0x48>
 80064a2:	33d0      	adds	r3, #208	@ 0xd0
 80064a4:	429c      	cmp	r4, r3
 80064a6:	d105      	bne.n	80064b4 <std+0x54>
 80064a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80064ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064b0:	f000 befa 	b.w	80072a8 <__retarget_lock_init_recursive>
 80064b4:	bd10      	pop	{r4, pc}
 80064b6:	bf00      	nop
 80064b8:	08008581 	.word	0x08008581
 80064bc:	080085a3 	.word	0x080085a3
 80064c0:	080085db 	.word	0x080085db
 80064c4:	080085ff 	.word	0x080085ff
 80064c8:	200004f0 	.word	0x200004f0

080064cc <stdio_exit_handler>:
 80064cc:	4a02      	ldr	r2, [pc, #8]	@ (80064d8 <stdio_exit_handler+0xc>)
 80064ce:	4903      	ldr	r1, [pc, #12]	@ (80064dc <stdio_exit_handler+0x10>)
 80064d0:	4803      	ldr	r0, [pc, #12]	@ (80064e0 <stdio_exit_handler+0x14>)
 80064d2:	f000 be79 	b.w	80071c8 <_fwalk_sglue>
 80064d6:	bf00      	nop
 80064d8:	20000038 	.word	0x20000038
 80064dc:	08007bc5 	.word	0x08007bc5
 80064e0:	200001b4 	.word	0x200001b4

080064e4 <cleanup_stdio>:
 80064e4:	6841      	ldr	r1, [r0, #4]
 80064e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006518 <cleanup_stdio+0x34>)
 80064e8:	4299      	cmp	r1, r3
 80064ea:	b510      	push	{r4, lr}
 80064ec:	4604      	mov	r4, r0
 80064ee:	d001      	beq.n	80064f4 <cleanup_stdio+0x10>
 80064f0:	f001 fb68 	bl	8007bc4 <_fflush_r>
 80064f4:	68a1      	ldr	r1, [r4, #8]
 80064f6:	4b09      	ldr	r3, [pc, #36]	@ (800651c <cleanup_stdio+0x38>)
 80064f8:	4299      	cmp	r1, r3
 80064fa:	d002      	beq.n	8006502 <cleanup_stdio+0x1e>
 80064fc:	4620      	mov	r0, r4
 80064fe:	f001 fb61 	bl	8007bc4 <_fflush_r>
 8006502:	68e1      	ldr	r1, [r4, #12]
 8006504:	4b06      	ldr	r3, [pc, #24]	@ (8006520 <cleanup_stdio+0x3c>)
 8006506:	4299      	cmp	r1, r3
 8006508:	d004      	beq.n	8006514 <cleanup_stdio+0x30>
 800650a:	4620      	mov	r0, r4
 800650c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006510:	f001 bb58 	b.w	8007bc4 <_fflush_r>
 8006514:	bd10      	pop	{r4, pc}
 8006516:	bf00      	nop
 8006518:	200004f0 	.word	0x200004f0
 800651c:	20000558 	.word	0x20000558
 8006520:	200005c0 	.word	0x200005c0

08006524 <global_stdio_init.part.0>:
 8006524:	b510      	push	{r4, lr}
 8006526:	4b0b      	ldr	r3, [pc, #44]	@ (8006554 <global_stdio_init.part.0+0x30>)
 8006528:	4c0b      	ldr	r4, [pc, #44]	@ (8006558 <global_stdio_init.part.0+0x34>)
 800652a:	4a0c      	ldr	r2, [pc, #48]	@ (800655c <global_stdio_init.part.0+0x38>)
 800652c:	601a      	str	r2, [r3, #0]
 800652e:	4620      	mov	r0, r4
 8006530:	2200      	movs	r2, #0
 8006532:	2104      	movs	r1, #4
 8006534:	f7ff ff94 	bl	8006460 <std>
 8006538:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800653c:	2201      	movs	r2, #1
 800653e:	2109      	movs	r1, #9
 8006540:	f7ff ff8e 	bl	8006460 <std>
 8006544:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006548:	2202      	movs	r2, #2
 800654a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800654e:	2112      	movs	r1, #18
 8006550:	f7ff bf86 	b.w	8006460 <std>
 8006554:	20000628 	.word	0x20000628
 8006558:	200004f0 	.word	0x200004f0
 800655c:	080064cd 	.word	0x080064cd

08006560 <__sfp_lock_acquire>:
 8006560:	4801      	ldr	r0, [pc, #4]	@ (8006568 <__sfp_lock_acquire+0x8>)
 8006562:	f000 bea2 	b.w	80072aa <__retarget_lock_acquire_recursive>
 8006566:	bf00      	nop
 8006568:	2000062d 	.word	0x2000062d

0800656c <__sfp_lock_release>:
 800656c:	4801      	ldr	r0, [pc, #4]	@ (8006574 <__sfp_lock_release+0x8>)
 800656e:	f000 be9d 	b.w	80072ac <__retarget_lock_release_recursive>
 8006572:	bf00      	nop
 8006574:	2000062d 	.word	0x2000062d

08006578 <__sinit>:
 8006578:	b510      	push	{r4, lr}
 800657a:	4604      	mov	r4, r0
 800657c:	f7ff fff0 	bl	8006560 <__sfp_lock_acquire>
 8006580:	6a23      	ldr	r3, [r4, #32]
 8006582:	b11b      	cbz	r3, 800658c <__sinit+0x14>
 8006584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006588:	f7ff bff0 	b.w	800656c <__sfp_lock_release>
 800658c:	4b04      	ldr	r3, [pc, #16]	@ (80065a0 <__sinit+0x28>)
 800658e:	6223      	str	r3, [r4, #32]
 8006590:	4b04      	ldr	r3, [pc, #16]	@ (80065a4 <__sinit+0x2c>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1f5      	bne.n	8006584 <__sinit+0xc>
 8006598:	f7ff ffc4 	bl	8006524 <global_stdio_init.part.0>
 800659c:	e7f2      	b.n	8006584 <__sinit+0xc>
 800659e:	bf00      	nop
 80065a0:	080064e5 	.word	0x080064e5
 80065a4:	20000628 	.word	0x20000628

080065a8 <sulp>:
 80065a8:	b570      	push	{r4, r5, r6, lr}
 80065aa:	4604      	mov	r4, r0
 80065ac:	460d      	mov	r5, r1
 80065ae:	ec45 4b10 	vmov	d0, r4, r5
 80065b2:	4616      	mov	r6, r2
 80065b4:	f001 fea6 	bl	8008304 <__ulp>
 80065b8:	ec51 0b10 	vmov	r0, r1, d0
 80065bc:	b17e      	cbz	r6, 80065de <sulp+0x36>
 80065be:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80065c2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	dd09      	ble.n	80065de <sulp+0x36>
 80065ca:	051b      	lsls	r3, r3, #20
 80065cc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80065d0:	2400      	movs	r4, #0
 80065d2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80065d6:	4622      	mov	r2, r4
 80065d8:	462b      	mov	r3, r5
 80065da:	f7fa f81d 	bl	8000618 <__aeabi_dmul>
 80065de:	ec41 0b10 	vmov	d0, r0, r1
 80065e2:	bd70      	pop	{r4, r5, r6, pc}
 80065e4:	0000      	movs	r0, r0
	...

080065e8 <_strtod_l>:
 80065e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ec:	b09f      	sub	sp, #124	@ 0x7c
 80065ee:	460c      	mov	r4, r1
 80065f0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80065f2:	2200      	movs	r2, #0
 80065f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80065f6:	9005      	str	r0, [sp, #20]
 80065f8:	f04f 0a00 	mov.w	sl, #0
 80065fc:	f04f 0b00 	mov.w	fp, #0
 8006600:	460a      	mov	r2, r1
 8006602:	9219      	str	r2, [sp, #100]	@ 0x64
 8006604:	7811      	ldrb	r1, [r2, #0]
 8006606:	292b      	cmp	r1, #43	@ 0x2b
 8006608:	d04a      	beq.n	80066a0 <_strtod_l+0xb8>
 800660a:	d838      	bhi.n	800667e <_strtod_l+0x96>
 800660c:	290d      	cmp	r1, #13
 800660e:	d832      	bhi.n	8006676 <_strtod_l+0x8e>
 8006610:	2908      	cmp	r1, #8
 8006612:	d832      	bhi.n	800667a <_strtod_l+0x92>
 8006614:	2900      	cmp	r1, #0
 8006616:	d03b      	beq.n	8006690 <_strtod_l+0xa8>
 8006618:	2200      	movs	r2, #0
 800661a:	920e      	str	r2, [sp, #56]	@ 0x38
 800661c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800661e:	782a      	ldrb	r2, [r5, #0]
 8006620:	2a30      	cmp	r2, #48	@ 0x30
 8006622:	f040 80b2 	bne.w	800678a <_strtod_l+0x1a2>
 8006626:	786a      	ldrb	r2, [r5, #1]
 8006628:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800662c:	2a58      	cmp	r2, #88	@ 0x58
 800662e:	d16e      	bne.n	800670e <_strtod_l+0x126>
 8006630:	9302      	str	r3, [sp, #8]
 8006632:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006634:	9301      	str	r3, [sp, #4]
 8006636:	ab1a      	add	r3, sp, #104	@ 0x68
 8006638:	9300      	str	r3, [sp, #0]
 800663a:	4a8f      	ldr	r2, [pc, #572]	@ (8006878 <_strtod_l+0x290>)
 800663c:	9805      	ldr	r0, [sp, #20]
 800663e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006640:	a919      	add	r1, sp, #100	@ 0x64
 8006642:	f000 feb5 	bl	80073b0 <__gethex>
 8006646:	f010 060f 	ands.w	r6, r0, #15
 800664a:	4604      	mov	r4, r0
 800664c:	d005      	beq.n	800665a <_strtod_l+0x72>
 800664e:	2e06      	cmp	r6, #6
 8006650:	d128      	bne.n	80066a4 <_strtod_l+0xbc>
 8006652:	3501      	adds	r5, #1
 8006654:	2300      	movs	r3, #0
 8006656:	9519      	str	r5, [sp, #100]	@ 0x64
 8006658:	930e      	str	r3, [sp, #56]	@ 0x38
 800665a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800665c:	2b00      	cmp	r3, #0
 800665e:	f040 858e 	bne.w	800717e <_strtod_l+0xb96>
 8006662:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006664:	b1cb      	cbz	r3, 800669a <_strtod_l+0xb2>
 8006666:	4652      	mov	r2, sl
 8006668:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800666c:	ec43 2b10 	vmov	d0, r2, r3
 8006670:	b01f      	add	sp, #124	@ 0x7c
 8006672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006676:	2920      	cmp	r1, #32
 8006678:	d1ce      	bne.n	8006618 <_strtod_l+0x30>
 800667a:	3201      	adds	r2, #1
 800667c:	e7c1      	b.n	8006602 <_strtod_l+0x1a>
 800667e:	292d      	cmp	r1, #45	@ 0x2d
 8006680:	d1ca      	bne.n	8006618 <_strtod_l+0x30>
 8006682:	2101      	movs	r1, #1
 8006684:	910e      	str	r1, [sp, #56]	@ 0x38
 8006686:	1c51      	adds	r1, r2, #1
 8006688:	9119      	str	r1, [sp, #100]	@ 0x64
 800668a:	7852      	ldrb	r2, [r2, #1]
 800668c:	2a00      	cmp	r2, #0
 800668e:	d1c5      	bne.n	800661c <_strtod_l+0x34>
 8006690:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006692:	9419      	str	r4, [sp, #100]	@ 0x64
 8006694:	2b00      	cmp	r3, #0
 8006696:	f040 8570 	bne.w	800717a <_strtod_l+0xb92>
 800669a:	4652      	mov	r2, sl
 800669c:	465b      	mov	r3, fp
 800669e:	e7e5      	b.n	800666c <_strtod_l+0x84>
 80066a0:	2100      	movs	r1, #0
 80066a2:	e7ef      	b.n	8006684 <_strtod_l+0x9c>
 80066a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80066a6:	b13a      	cbz	r2, 80066b8 <_strtod_l+0xd0>
 80066a8:	2135      	movs	r1, #53	@ 0x35
 80066aa:	a81c      	add	r0, sp, #112	@ 0x70
 80066ac:	f001 ff24 	bl	80084f8 <__copybits>
 80066b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80066b2:	9805      	ldr	r0, [sp, #20]
 80066b4:	f001 fafa 	bl	8007cac <_Bfree>
 80066b8:	3e01      	subs	r6, #1
 80066ba:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80066bc:	2e04      	cmp	r6, #4
 80066be:	d806      	bhi.n	80066ce <_strtod_l+0xe6>
 80066c0:	e8df f006 	tbb	[pc, r6]
 80066c4:	201d0314 	.word	0x201d0314
 80066c8:	14          	.byte	0x14
 80066c9:	00          	.byte	0x00
 80066ca:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80066ce:	05e1      	lsls	r1, r4, #23
 80066d0:	bf48      	it	mi
 80066d2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80066d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80066da:	0d1b      	lsrs	r3, r3, #20
 80066dc:	051b      	lsls	r3, r3, #20
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d1bb      	bne.n	800665a <_strtod_l+0x72>
 80066e2:	f000 fdb7 	bl	8007254 <__errno>
 80066e6:	2322      	movs	r3, #34	@ 0x22
 80066e8:	6003      	str	r3, [r0, #0]
 80066ea:	e7b6      	b.n	800665a <_strtod_l+0x72>
 80066ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80066f0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80066f4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80066f8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80066fc:	e7e7      	b.n	80066ce <_strtod_l+0xe6>
 80066fe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8006880 <_strtod_l+0x298>
 8006702:	e7e4      	b.n	80066ce <_strtod_l+0xe6>
 8006704:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006708:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800670c:	e7df      	b.n	80066ce <_strtod_l+0xe6>
 800670e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	9219      	str	r2, [sp, #100]	@ 0x64
 8006714:	785b      	ldrb	r3, [r3, #1]
 8006716:	2b30      	cmp	r3, #48	@ 0x30
 8006718:	d0f9      	beq.n	800670e <_strtod_l+0x126>
 800671a:	2b00      	cmp	r3, #0
 800671c:	d09d      	beq.n	800665a <_strtod_l+0x72>
 800671e:	2301      	movs	r3, #1
 8006720:	2700      	movs	r7, #0
 8006722:	9308      	str	r3, [sp, #32]
 8006724:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006726:	930c      	str	r3, [sp, #48]	@ 0x30
 8006728:	970b      	str	r7, [sp, #44]	@ 0x2c
 800672a:	46b9      	mov	r9, r7
 800672c:	220a      	movs	r2, #10
 800672e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006730:	7805      	ldrb	r5, [r0, #0]
 8006732:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006736:	b2d9      	uxtb	r1, r3
 8006738:	2909      	cmp	r1, #9
 800673a:	d928      	bls.n	800678e <_strtod_l+0x1a6>
 800673c:	494f      	ldr	r1, [pc, #316]	@ (800687c <_strtod_l+0x294>)
 800673e:	2201      	movs	r2, #1
 8006740:	f000 fd75 	bl	800722e <strncmp>
 8006744:	2800      	cmp	r0, #0
 8006746:	d032      	beq.n	80067ae <_strtod_l+0x1c6>
 8006748:	2000      	movs	r0, #0
 800674a:	462a      	mov	r2, r5
 800674c:	900a      	str	r0, [sp, #40]	@ 0x28
 800674e:	464d      	mov	r5, r9
 8006750:	4603      	mov	r3, r0
 8006752:	2a65      	cmp	r2, #101	@ 0x65
 8006754:	d001      	beq.n	800675a <_strtod_l+0x172>
 8006756:	2a45      	cmp	r2, #69	@ 0x45
 8006758:	d114      	bne.n	8006784 <_strtod_l+0x19c>
 800675a:	b91d      	cbnz	r5, 8006764 <_strtod_l+0x17c>
 800675c:	9a08      	ldr	r2, [sp, #32]
 800675e:	4302      	orrs	r2, r0
 8006760:	d096      	beq.n	8006690 <_strtod_l+0xa8>
 8006762:	2500      	movs	r5, #0
 8006764:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006766:	1c62      	adds	r2, r4, #1
 8006768:	9219      	str	r2, [sp, #100]	@ 0x64
 800676a:	7862      	ldrb	r2, [r4, #1]
 800676c:	2a2b      	cmp	r2, #43	@ 0x2b
 800676e:	d07a      	beq.n	8006866 <_strtod_l+0x27e>
 8006770:	2a2d      	cmp	r2, #45	@ 0x2d
 8006772:	d07e      	beq.n	8006872 <_strtod_l+0x28a>
 8006774:	f04f 0c00 	mov.w	ip, #0
 8006778:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800677c:	2909      	cmp	r1, #9
 800677e:	f240 8085 	bls.w	800688c <_strtod_l+0x2a4>
 8006782:	9419      	str	r4, [sp, #100]	@ 0x64
 8006784:	f04f 0800 	mov.w	r8, #0
 8006788:	e0a5      	b.n	80068d6 <_strtod_l+0x2ee>
 800678a:	2300      	movs	r3, #0
 800678c:	e7c8      	b.n	8006720 <_strtod_l+0x138>
 800678e:	f1b9 0f08 	cmp.w	r9, #8
 8006792:	bfd8      	it	le
 8006794:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8006796:	f100 0001 	add.w	r0, r0, #1
 800679a:	bfda      	itte	le
 800679c:	fb02 3301 	mlale	r3, r2, r1, r3
 80067a0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80067a2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80067a6:	f109 0901 	add.w	r9, r9, #1
 80067aa:	9019      	str	r0, [sp, #100]	@ 0x64
 80067ac:	e7bf      	b.n	800672e <_strtod_l+0x146>
 80067ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067b0:	1c5a      	adds	r2, r3, #1
 80067b2:	9219      	str	r2, [sp, #100]	@ 0x64
 80067b4:	785a      	ldrb	r2, [r3, #1]
 80067b6:	f1b9 0f00 	cmp.w	r9, #0
 80067ba:	d03b      	beq.n	8006834 <_strtod_l+0x24c>
 80067bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80067be:	464d      	mov	r5, r9
 80067c0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80067c4:	2b09      	cmp	r3, #9
 80067c6:	d912      	bls.n	80067ee <_strtod_l+0x206>
 80067c8:	2301      	movs	r3, #1
 80067ca:	e7c2      	b.n	8006752 <_strtod_l+0x16a>
 80067cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067ce:	1c5a      	adds	r2, r3, #1
 80067d0:	9219      	str	r2, [sp, #100]	@ 0x64
 80067d2:	785a      	ldrb	r2, [r3, #1]
 80067d4:	3001      	adds	r0, #1
 80067d6:	2a30      	cmp	r2, #48	@ 0x30
 80067d8:	d0f8      	beq.n	80067cc <_strtod_l+0x1e4>
 80067da:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80067de:	2b08      	cmp	r3, #8
 80067e0:	f200 84d2 	bhi.w	8007188 <_strtod_l+0xba0>
 80067e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067e6:	900a      	str	r0, [sp, #40]	@ 0x28
 80067e8:	2000      	movs	r0, #0
 80067ea:	930c      	str	r3, [sp, #48]	@ 0x30
 80067ec:	4605      	mov	r5, r0
 80067ee:	3a30      	subs	r2, #48	@ 0x30
 80067f0:	f100 0301 	add.w	r3, r0, #1
 80067f4:	d018      	beq.n	8006828 <_strtod_l+0x240>
 80067f6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80067f8:	4419      	add	r1, r3
 80067fa:	910a      	str	r1, [sp, #40]	@ 0x28
 80067fc:	462e      	mov	r6, r5
 80067fe:	f04f 0e0a 	mov.w	lr, #10
 8006802:	1c71      	adds	r1, r6, #1
 8006804:	eba1 0c05 	sub.w	ip, r1, r5
 8006808:	4563      	cmp	r3, ip
 800680a:	dc15      	bgt.n	8006838 <_strtod_l+0x250>
 800680c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006810:	182b      	adds	r3, r5, r0
 8006812:	2b08      	cmp	r3, #8
 8006814:	f105 0501 	add.w	r5, r5, #1
 8006818:	4405      	add	r5, r0
 800681a:	dc1a      	bgt.n	8006852 <_strtod_l+0x26a>
 800681c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800681e:	230a      	movs	r3, #10
 8006820:	fb03 2301 	mla	r3, r3, r1, r2
 8006824:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006826:	2300      	movs	r3, #0
 8006828:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800682a:	1c51      	adds	r1, r2, #1
 800682c:	9119      	str	r1, [sp, #100]	@ 0x64
 800682e:	7852      	ldrb	r2, [r2, #1]
 8006830:	4618      	mov	r0, r3
 8006832:	e7c5      	b.n	80067c0 <_strtod_l+0x1d8>
 8006834:	4648      	mov	r0, r9
 8006836:	e7ce      	b.n	80067d6 <_strtod_l+0x1ee>
 8006838:	2e08      	cmp	r6, #8
 800683a:	dc05      	bgt.n	8006848 <_strtod_l+0x260>
 800683c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800683e:	fb0e f606 	mul.w	r6, lr, r6
 8006842:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006844:	460e      	mov	r6, r1
 8006846:	e7dc      	b.n	8006802 <_strtod_l+0x21a>
 8006848:	2910      	cmp	r1, #16
 800684a:	bfd8      	it	le
 800684c:	fb0e f707 	mulle.w	r7, lr, r7
 8006850:	e7f8      	b.n	8006844 <_strtod_l+0x25c>
 8006852:	2b0f      	cmp	r3, #15
 8006854:	bfdc      	itt	le
 8006856:	230a      	movle	r3, #10
 8006858:	fb03 2707 	mlale	r7, r3, r7, r2
 800685c:	e7e3      	b.n	8006826 <_strtod_l+0x23e>
 800685e:	2300      	movs	r3, #0
 8006860:	930a      	str	r3, [sp, #40]	@ 0x28
 8006862:	2301      	movs	r3, #1
 8006864:	e77a      	b.n	800675c <_strtod_l+0x174>
 8006866:	f04f 0c00 	mov.w	ip, #0
 800686a:	1ca2      	adds	r2, r4, #2
 800686c:	9219      	str	r2, [sp, #100]	@ 0x64
 800686e:	78a2      	ldrb	r2, [r4, #2]
 8006870:	e782      	b.n	8006778 <_strtod_l+0x190>
 8006872:	f04f 0c01 	mov.w	ip, #1
 8006876:	e7f8      	b.n	800686a <_strtod_l+0x282>
 8006878:	08009220 	.word	0x08009220
 800687c:	080090a4 	.word	0x080090a4
 8006880:	7ff00000 	.word	0x7ff00000
 8006884:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006886:	1c51      	adds	r1, r2, #1
 8006888:	9119      	str	r1, [sp, #100]	@ 0x64
 800688a:	7852      	ldrb	r2, [r2, #1]
 800688c:	2a30      	cmp	r2, #48	@ 0x30
 800688e:	d0f9      	beq.n	8006884 <_strtod_l+0x29c>
 8006890:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006894:	2908      	cmp	r1, #8
 8006896:	f63f af75 	bhi.w	8006784 <_strtod_l+0x19c>
 800689a:	3a30      	subs	r2, #48	@ 0x30
 800689c:	9209      	str	r2, [sp, #36]	@ 0x24
 800689e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80068a0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80068a2:	f04f 080a 	mov.w	r8, #10
 80068a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80068a8:	1c56      	adds	r6, r2, #1
 80068aa:	9619      	str	r6, [sp, #100]	@ 0x64
 80068ac:	7852      	ldrb	r2, [r2, #1]
 80068ae:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80068b2:	f1be 0f09 	cmp.w	lr, #9
 80068b6:	d939      	bls.n	800692c <_strtod_l+0x344>
 80068b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80068ba:	1a76      	subs	r6, r6, r1
 80068bc:	2e08      	cmp	r6, #8
 80068be:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80068c2:	dc03      	bgt.n	80068cc <_strtod_l+0x2e4>
 80068c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80068c6:	4588      	cmp	r8, r1
 80068c8:	bfa8      	it	ge
 80068ca:	4688      	movge	r8, r1
 80068cc:	f1bc 0f00 	cmp.w	ip, #0
 80068d0:	d001      	beq.n	80068d6 <_strtod_l+0x2ee>
 80068d2:	f1c8 0800 	rsb	r8, r8, #0
 80068d6:	2d00      	cmp	r5, #0
 80068d8:	d14e      	bne.n	8006978 <_strtod_l+0x390>
 80068da:	9908      	ldr	r1, [sp, #32]
 80068dc:	4308      	orrs	r0, r1
 80068de:	f47f aebc 	bne.w	800665a <_strtod_l+0x72>
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	f47f aed4 	bne.w	8006690 <_strtod_l+0xa8>
 80068e8:	2a69      	cmp	r2, #105	@ 0x69
 80068ea:	d028      	beq.n	800693e <_strtod_l+0x356>
 80068ec:	dc25      	bgt.n	800693a <_strtod_l+0x352>
 80068ee:	2a49      	cmp	r2, #73	@ 0x49
 80068f0:	d025      	beq.n	800693e <_strtod_l+0x356>
 80068f2:	2a4e      	cmp	r2, #78	@ 0x4e
 80068f4:	f47f aecc 	bne.w	8006690 <_strtod_l+0xa8>
 80068f8:	499a      	ldr	r1, [pc, #616]	@ (8006b64 <_strtod_l+0x57c>)
 80068fa:	a819      	add	r0, sp, #100	@ 0x64
 80068fc:	f000 ff7a 	bl	80077f4 <__match>
 8006900:	2800      	cmp	r0, #0
 8006902:	f43f aec5 	beq.w	8006690 <_strtod_l+0xa8>
 8006906:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	2b28      	cmp	r3, #40	@ 0x28
 800690c:	d12e      	bne.n	800696c <_strtod_l+0x384>
 800690e:	4996      	ldr	r1, [pc, #600]	@ (8006b68 <_strtod_l+0x580>)
 8006910:	aa1c      	add	r2, sp, #112	@ 0x70
 8006912:	a819      	add	r0, sp, #100	@ 0x64
 8006914:	f000 ff82 	bl	800781c <__hexnan>
 8006918:	2805      	cmp	r0, #5
 800691a:	d127      	bne.n	800696c <_strtod_l+0x384>
 800691c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800691e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006922:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006926:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800692a:	e696      	b.n	800665a <_strtod_l+0x72>
 800692c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800692e:	fb08 2101 	mla	r1, r8, r1, r2
 8006932:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006936:	9209      	str	r2, [sp, #36]	@ 0x24
 8006938:	e7b5      	b.n	80068a6 <_strtod_l+0x2be>
 800693a:	2a6e      	cmp	r2, #110	@ 0x6e
 800693c:	e7da      	b.n	80068f4 <_strtod_l+0x30c>
 800693e:	498b      	ldr	r1, [pc, #556]	@ (8006b6c <_strtod_l+0x584>)
 8006940:	a819      	add	r0, sp, #100	@ 0x64
 8006942:	f000 ff57 	bl	80077f4 <__match>
 8006946:	2800      	cmp	r0, #0
 8006948:	f43f aea2 	beq.w	8006690 <_strtod_l+0xa8>
 800694c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800694e:	4988      	ldr	r1, [pc, #544]	@ (8006b70 <_strtod_l+0x588>)
 8006950:	3b01      	subs	r3, #1
 8006952:	a819      	add	r0, sp, #100	@ 0x64
 8006954:	9319      	str	r3, [sp, #100]	@ 0x64
 8006956:	f000 ff4d 	bl	80077f4 <__match>
 800695a:	b910      	cbnz	r0, 8006962 <_strtod_l+0x37a>
 800695c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800695e:	3301      	adds	r3, #1
 8006960:	9319      	str	r3, [sp, #100]	@ 0x64
 8006962:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006b80 <_strtod_l+0x598>
 8006966:	f04f 0a00 	mov.w	sl, #0
 800696a:	e676      	b.n	800665a <_strtod_l+0x72>
 800696c:	4881      	ldr	r0, [pc, #516]	@ (8006b74 <_strtod_l+0x58c>)
 800696e:	f000 fcaf 	bl	80072d0 <nan>
 8006972:	ec5b ab10 	vmov	sl, fp, d0
 8006976:	e670      	b.n	800665a <_strtod_l+0x72>
 8006978:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800697a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800697c:	eba8 0303 	sub.w	r3, r8, r3
 8006980:	f1b9 0f00 	cmp.w	r9, #0
 8006984:	bf08      	it	eq
 8006986:	46a9      	moveq	r9, r5
 8006988:	2d10      	cmp	r5, #16
 800698a:	9309      	str	r3, [sp, #36]	@ 0x24
 800698c:	462c      	mov	r4, r5
 800698e:	bfa8      	it	ge
 8006990:	2410      	movge	r4, #16
 8006992:	f7f9 fdc7 	bl	8000524 <__aeabi_ui2d>
 8006996:	2d09      	cmp	r5, #9
 8006998:	4682      	mov	sl, r0
 800699a:	468b      	mov	fp, r1
 800699c:	dc13      	bgt.n	80069c6 <_strtod_l+0x3de>
 800699e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f43f ae5a 	beq.w	800665a <_strtod_l+0x72>
 80069a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069a8:	dd78      	ble.n	8006a9c <_strtod_l+0x4b4>
 80069aa:	2b16      	cmp	r3, #22
 80069ac:	dc5f      	bgt.n	8006a6e <_strtod_l+0x486>
 80069ae:	4972      	ldr	r1, [pc, #456]	@ (8006b78 <_strtod_l+0x590>)
 80069b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80069b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069b8:	4652      	mov	r2, sl
 80069ba:	465b      	mov	r3, fp
 80069bc:	f7f9 fe2c 	bl	8000618 <__aeabi_dmul>
 80069c0:	4682      	mov	sl, r0
 80069c2:	468b      	mov	fp, r1
 80069c4:	e649      	b.n	800665a <_strtod_l+0x72>
 80069c6:	4b6c      	ldr	r3, [pc, #432]	@ (8006b78 <_strtod_l+0x590>)
 80069c8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069cc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80069d0:	f7f9 fe22 	bl	8000618 <__aeabi_dmul>
 80069d4:	4682      	mov	sl, r0
 80069d6:	4638      	mov	r0, r7
 80069d8:	468b      	mov	fp, r1
 80069da:	f7f9 fda3 	bl	8000524 <__aeabi_ui2d>
 80069de:	4602      	mov	r2, r0
 80069e0:	460b      	mov	r3, r1
 80069e2:	4650      	mov	r0, sl
 80069e4:	4659      	mov	r1, fp
 80069e6:	f7f9 fc61 	bl	80002ac <__adddf3>
 80069ea:	2d0f      	cmp	r5, #15
 80069ec:	4682      	mov	sl, r0
 80069ee:	468b      	mov	fp, r1
 80069f0:	ddd5      	ble.n	800699e <_strtod_l+0x3b6>
 80069f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f4:	1b2c      	subs	r4, r5, r4
 80069f6:	441c      	add	r4, r3
 80069f8:	2c00      	cmp	r4, #0
 80069fa:	f340 8093 	ble.w	8006b24 <_strtod_l+0x53c>
 80069fe:	f014 030f 	ands.w	r3, r4, #15
 8006a02:	d00a      	beq.n	8006a1a <_strtod_l+0x432>
 8006a04:	495c      	ldr	r1, [pc, #368]	@ (8006b78 <_strtod_l+0x590>)
 8006a06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006a0a:	4652      	mov	r2, sl
 8006a0c:	465b      	mov	r3, fp
 8006a0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a12:	f7f9 fe01 	bl	8000618 <__aeabi_dmul>
 8006a16:	4682      	mov	sl, r0
 8006a18:	468b      	mov	fp, r1
 8006a1a:	f034 040f 	bics.w	r4, r4, #15
 8006a1e:	d073      	beq.n	8006b08 <_strtod_l+0x520>
 8006a20:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006a24:	dd49      	ble.n	8006aba <_strtod_l+0x4d2>
 8006a26:	2400      	movs	r4, #0
 8006a28:	46a0      	mov	r8, r4
 8006a2a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006a2c:	46a1      	mov	r9, r4
 8006a2e:	9a05      	ldr	r2, [sp, #20]
 8006a30:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006b80 <_strtod_l+0x598>
 8006a34:	2322      	movs	r3, #34	@ 0x22
 8006a36:	6013      	str	r3, [r2, #0]
 8006a38:	f04f 0a00 	mov.w	sl, #0
 8006a3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	f43f ae0b 	beq.w	800665a <_strtod_l+0x72>
 8006a44:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006a46:	9805      	ldr	r0, [sp, #20]
 8006a48:	f001 f930 	bl	8007cac <_Bfree>
 8006a4c:	9805      	ldr	r0, [sp, #20]
 8006a4e:	4649      	mov	r1, r9
 8006a50:	f001 f92c 	bl	8007cac <_Bfree>
 8006a54:	9805      	ldr	r0, [sp, #20]
 8006a56:	4641      	mov	r1, r8
 8006a58:	f001 f928 	bl	8007cac <_Bfree>
 8006a5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a5e:	9805      	ldr	r0, [sp, #20]
 8006a60:	f001 f924 	bl	8007cac <_Bfree>
 8006a64:	9805      	ldr	r0, [sp, #20]
 8006a66:	4621      	mov	r1, r4
 8006a68:	f001 f920 	bl	8007cac <_Bfree>
 8006a6c:	e5f5      	b.n	800665a <_strtod_l+0x72>
 8006a6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a70:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006a74:	4293      	cmp	r3, r2
 8006a76:	dbbc      	blt.n	80069f2 <_strtod_l+0x40a>
 8006a78:	4c3f      	ldr	r4, [pc, #252]	@ (8006b78 <_strtod_l+0x590>)
 8006a7a:	f1c5 050f 	rsb	r5, r5, #15
 8006a7e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006a82:	4652      	mov	r2, sl
 8006a84:	465b      	mov	r3, fp
 8006a86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a8a:	f7f9 fdc5 	bl	8000618 <__aeabi_dmul>
 8006a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a90:	1b5d      	subs	r5, r3, r5
 8006a92:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006a96:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006a9a:	e78f      	b.n	80069bc <_strtod_l+0x3d4>
 8006a9c:	3316      	adds	r3, #22
 8006a9e:	dba8      	blt.n	80069f2 <_strtod_l+0x40a>
 8006aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006aa2:	eba3 0808 	sub.w	r8, r3, r8
 8006aa6:	4b34      	ldr	r3, [pc, #208]	@ (8006b78 <_strtod_l+0x590>)
 8006aa8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006aac:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006ab0:	4650      	mov	r0, sl
 8006ab2:	4659      	mov	r1, fp
 8006ab4:	f7f9 feda 	bl	800086c <__aeabi_ddiv>
 8006ab8:	e782      	b.n	80069c0 <_strtod_l+0x3d8>
 8006aba:	2300      	movs	r3, #0
 8006abc:	4f2f      	ldr	r7, [pc, #188]	@ (8006b7c <_strtod_l+0x594>)
 8006abe:	1124      	asrs	r4, r4, #4
 8006ac0:	4650      	mov	r0, sl
 8006ac2:	4659      	mov	r1, fp
 8006ac4:	461e      	mov	r6, r3
 8006ac6:	2c01      	cmp	r4, #1
 8006ac8:	dc21      	bgt.n	8006b0e <_strtod_l+0x526>
 8006aca:	b10b      	cbz	r3, 8006ad0 <_strtod_l+0x4e8>
 8006acc:	4682      	mov	sl, r0
 8006ace:	468b      	mov	fp, r1
 8006ad0:	492a      	ldr	r1, [pc, #168]	@ (8006b7c <_strtod_l+0x594>)
 8006ad2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006ad6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006ada:	4652      	mov	r2, sl
 8006adc:	465b      	mov	r3, fp
 8006ade:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ae2:	f7f9 fd99 	bl	8000618 <__aeabi_dmul>
 8006ae6:	4b26      	ldr	r3, [pc, #152]	@ (8006b80 <_strtod_l+0x598>)
 8006ae8:	460a      	mov	r2, r1
 8006aea:	400b      	ands	r3, r1
 8006aec:	4925      	ldr	r1, [pc, #148]	@ (8006b84 <_strtod_l+0x59c>)
 8006aee:	428b      	cmp	r3, r1
 8006af0:	4682      	mov	sl, r0
 8006af2:	d898      	bhi.n	8006a26 <_strtod_l+0x43e>
 8006af4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006af8:	428b      	cmp	r3, r1
 8006afa:	bf86      	itte	hi
 8006afc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006b88 <_strtod_l+0x5a0>
 8006b00:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8006b04:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006b08:	2300      	movs	r3, #0
 8006b0a:	9308      	str	r3, [sp, #32]
 8006b0c:	e076      	b.n	8006bfc <_strtod_l+0x614>
 8006b0e:	07e2      	lsls	r2, r4, #31
 8006b10:	d504      	bpl.n	8006b1c <_strtod_l+0x534>
 8006b12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b16:	f7f9 fd7f 	bl	8000618 <__aeabi_dmul>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	3601      	adds	r6, #1
 8006b1e:	1064      	asrs	r4, r4, #1
 8006b20:	3708      	adds	r7, #8
 8006b22:	e7d0      	b.n	8006ac6 <_strtod_l+0x4de>
 8006b24:	d0f0      	beq.n	8006b08 <_strtod_l+0x520>
 8006b26:	4264      	negs	r4, r4
 8006b28:	f014 020f 	ands.w	r2, r4, #15
 8006b2c:	d00a      	beq.n	8006b44 <_strtod_l+0x55c>
 8006b2e:	4b12      	ldr	r3, [pc, #72]	@ (8006b78 <_strtod_l+0x590>)
 8006b30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b34:	4650      	mov	r0, sl
 8006b36:	4659      	mov	r1, fp
 8006b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b3c:	f7f9 fe96 	bl	800086c <__aeabi_ddiv>
 8006b40:	4682      	mov	sl, r0
 8006b42:	468b      	mov	fp, r1
 8006b44:	1124      	asrs	r4, r4, #4
 8006b46:	d0df      	beq.n	8006b08 <_strtod_l+0x520>
 8006b48:	2c1f      	cmp	r4, #31
 8006b4a:	dd1f      	ble.n	8006b8c <_strtod_l+0x5a4>
 8006b4c:	2400      	movs	r4, #0
 8006b4e:	46a0      	mov	r8, r4
 8006b50:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006b52:	46a1      	mov	r9, r4
 8006b54:	9a05      	ldr	r2, [sp, #20]
 8006b56:	2322      	movs	r3, #34	@ 0x22
 8006b58:	f04f 0a00 	mov.w	sl, #0
 8006b5c:	f04f 0b00 	mov.w	fp, #0
 8006b60:	6013      	str	r3, [r2, #0]
 8006b62:	e76b      	b.n	8006a3c <_strtod_l+0x454>
 8006b64:	080090af 	.word	0x080090af
 8006b68:	0800920c 	.word	0x0800920c
 8006b6c:	080090a6 	.word	0x080090a6
 8006b70:	080090a9 	.word	0x080090a9
 8006b74:	080091d6 	.word	0x080091d6
 8006b78:	08009398 	.word	0x08009398
 8006b7c:	08009370 	.word	0x08009370
 8006b80:	7ff00000 	.word	0x7ff00000
 8006b84:	7ca00000 	.word	0x7ca00000
 8006b88:	7fefffff 	.word	0x7fefffff
 8006b8c:	f014 0310 	ands.w	r3, r4, #16
 8006b90:	bf18      	it	ne
 8006b92:	236a      	movne	r3, #106	@ 0x6a
 8006b94:	4ea9      	ldr	r6, [pc, #676]	@ (8006e3c <_strtod_l+0x854>)
 8006b96:	9308      	str	r3, [sp, #32]
 8006b98:	4650      	mov	r0, sl
 8006b9a:	4659      	mov	r1, fp
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	07e7      	lsls	r7, r4, #31
 8006ba0:	d504      	bpl.n	8006bac <_strtod_l+0x5c4>
 8006ba2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ba6:	f7f9 fd37 	bl	8000618 <__aeabi_dmul>
 8006baa:	2301      	movs	r3, #1
 8006bac:	1064      	asrs	r4, r4, #1
 8006bae:	f106 0608 	add.w	r6, r6, #8
 8006bb2:	d1f4      	bne.n	8006b9e <_strtod_l+0x5b6>
 8006bb4:	b10b      	cbz	r3, 8006bba <_strtod_l+0x5d2>
 8006bb6:	4682      	mov	sl, r0
 8006bb8:	468b      	mov	fp, r1
 8006bba:	9b08      	ldr	r3, [sp, #32]
 8006bbc:	b1b3      	cbz	r3, 8006bec <_strtod_l+0x604>
 8006bbe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006bc2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	4659      	mov	r1, fp
 8006bca:	dd0f      	ble.n	8006bec <_strtod_l+0x604>
 8006bcc:	2b1f      	cmp	r3, #31
 8006bce:	dd56      	ble.n	8006c7e <_strtod_l+0x696>
 8006bd0:	2b34      	cmp	r3, #52	@ 0x34
 8006bd2:	bfde      	ittt	le
 8006bd4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006bd8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006bdc:	4093      	lslle	r3, r2
 8006bde:	f04f 0a00 	mov.w	sl, #0
 8006be2:	bfcc      	ite	gt
 8006be4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006be8:	ea03 0b01 	andle.w	fp, r3, r1
 8006bec:	2200      	movs	r2, #0
 8006bee:	2300      	movs	r3, #0
 8006bf0:	4650      	mov	r0, sl
 8006bf2:	4659      	mov	r1, fp
 8006bf4:	f7f9 ff78 	bl	8000ae8 <__aeabi_dcmpeq>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d1a7      	bne.n	8006b4c <_strtod_l+0x564>
 8006bfc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bfe:	9300      	str	r3, [sp, #0]
 8006c00:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006c02:	9805      	ldr	r0, [sp, #20]
 8006c04:	462b      	mov	r3, r5
 8006c06:	464a      	mov	r2, r9
 8006c08:	f001 f8b8 	bl	8007d7c <__s2b>
 8006c0c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006c0e:	2800      	cmp	r0, #0
 8006c10:	f43f af09 	beq.w	8006a26 <_strtod_l+0x43e>
 8006c14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c18:	2a00      	cmp	r2, #0
 8006c1a:	eba3 0308 	sub.w	r3, r3, r8
 8006c1e:	bfa8      	it	ge
 8006c20:	2300      	movge	r3, #0
 8006c22:	9312      	str	r3, [sp, #72]	@ 0x48
 8006c24:	2400      	movs	r4, #0
 8006c26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006c2a:	9316      	str	r3, [sp, #88]	@ 0x58
 8006c2c:	46a0      	mov	r8, r4
 8006c2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c30:	9805      	ldr	r0, [sp, #20]
 8006c32:	6859      	ldr	r1, [r3, #4]
 8006c34:	f000 fffa 	bl	8007c2c <_Balloc>
 8006c38:	4681      	mov	r9, r0
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	f43f aef7 	beq.w	8006a2e <_strtod_l+0x446>
 8006c40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c42:	691a      	ldr	r2, [r3, #16]
 8006c44:	3202      	adds	r2, #2
 8006c46:	f103 010c 	add.w	r1, r3, #12
 8006c4a:	0092      	lsls	r2, r2, #2
 8006c4c:	300c      	adds	r0, #12
 8006c4e:	f000 fb2e 	bl	80072ae <memcpy>
 8006c52:	ec4b ab10 	vmov	d0, sl, fp
 8006c56:	9805      	ldr	r0, [sp, #20]
 8006c58:	aa1c      	add	r2, sp, #112	@ 0x70
 8006c5a:	a91b      	add	r1, sp, #108	@ 0x6c
 8006c5c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006c60:	f001 fbc0 	bl	80083e4 <__d2b>
 8006c64:	901a      	str	r0, [sp, #104]	@ 0x68
 8006c66:	2800      	cmp	r0, #0
 8006c68:	f43f aee1 	beq.w	8006a2e <_strtod_l+0x446>
 8006c6c:	9805      	ldr	r0, [sp, #20]
 8006c6e:	2101      	movs	r1, #1
 8006c70:	f001 f91a 	bl	8007ea8 <__i2b>
 8006c74:	4680      	mov	r8, r0
 8006c76:	b948      	cbnz	r0, 8006c8c <_strtod_l+0x6a4>
 8006c78:	f04f 0800 	mov.w	r8, #0
 8006c7c:	e6d7      	b.n	8006a2e <_strtod_l+0x446>
 8006c7e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006c82:	fa02 f303 	lsl.w	r3, r2, r3
 8006c86:	ea03 0a0a 	and.w	sl, r3, sl
 8006c8a:	e7af      	b.n	8006bec <_strtod_l+0x604>
 8006c8c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006c8e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006c90:	2d00      	cmp	r5, #0
 8006c92:	bfab      	itete	ge
 8006c94:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006c96:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006c98:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006c9a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006c9c:	bfac      	ite	ge
 8006c9e:	18ef      	addge	r7, r5, r3
 8006ca0:	1b5e      	sublt	r6, r3, r5
 8006ca2:	9b08      	ldr	r3, [sp, #32]
 8006ca4:	1aed      	subs	r5, r5, r3
 8006ca6:	4415      	add	r5, r2
 8006ca8:	4b65      	ldr	r3, [pc, #404]	@ (8006e40 <_strtod_l+0x858>)
 8006caa:	3d01      	subs	r5, #1
 8006cac:	429d      	cmp	r5, r3
 8006cae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006cb2:	da50      	bge.n	8006d56 <_strtod_l+0x76e>
 8006cb4:	1b5b      	subs	r3, r3, r5
 8006cb6:	2b1f      	cmp	r3, #31
 8006cb8:	eba2 0203 	sub.w	r2, r2, r3
 8006cbc:	f04f 0101 	mov.w	r1, #1
 8006cc0:	dc3d      	bgt.n	8006d3e <_strtod_l+0x756>
 8006cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006cc8:	2300      	movs	r3, #0
 8006cca:	9310      	str	r3, [sp, #64]	@ 0x40
 8006ccc:	18bd      	adds	r5, r7, r2
 8006cce:	9b08      	ldr	r3, [sp, #32]
 8006cd0:	42af      	cmp	r7, r5
 8006cd2:	4416      	add	r6, r2
 8006cd4:	441e      	add	r6, r3
 8006cd6:	463b      	mov	r3, r7
 8006cd8:	bfa8      	it	ge
 8006cda:	462b      	movge	r3, r5
 8006cdc:	42b3      	cmp	r3, r6
 8006cde:	bfa8      	it	ge
 8006ce0:	4633      	movge	r3, r6
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	bfc2      	ittt	gt
 8006ce6:	1aed      	subgt	r5, r5, r3
 8006ce8:	1af6      	subgt	r6, r6, r3
 8006cea:	1aff      	subgt	r7, r7, r3
 8006cec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	dd16      	ble.n	8006d20 <_strtod_l+0x738>
 8006cf2:	4641      	mov	r1, r8
 8006cf4:	9805      	ldr	r0, [sp, #20]
 8006cf6:	461a      	mov	r2, r3
 8006cf8:	f001 f98e 	bl	8008018 <__pow5mult>
 8006cfc:	4680      	mov	r8, r0
 8006cfe:	2800      	cmp	r0, #0
 8006d00:	d0ba      	beq.n	8006c78 <_strtod_l+0x690>
 8006d02:	4601      	mov	r1, r0
 8006d04:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006d06:	9805      	ldr	r0, [sp, #20]
 8006d08:	f001 f8e4 	bl	8007ed4 <__multiply>
 8006d0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006d0e:	2800      	cmp	r0, #0
 8006d10:	f43f ae8d 	beq.w	8006a2e <_strtod_l+0x446>
 8006d14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d16:	9805      	ldr	r0, [sp, #20]
 8006d18:	f000 ffc8 	bl	8007cac <_Bfree>
 8006d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006d20:	2d00      	cmp	r5, #0
 8006d22:	dc1d      	bgt.n	8006d60 <_strtod_l+0x778>
 8006d24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	dd23      	ble.n	8006d72 <_strtod_l+0x78a>
 8006d2a:	4649      	mov	r1, r9
 8006d2c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006d2e:	9805      	ldr	r0, [sp, #20]
 8006d30:	f001 f972 	bl	8008018 <__pow5mult>
 8006d34:	4681      	mov	r9, r0
 8006d36:	b9e0      	cbnz	r0, 8006d72 <_strtod_l+0x78a>
 8006d38:	f04f 0900 	mov.w	r9, #0
 8006d3c:	e677      	b.n	8006a2e <_strtod_l+0x446>
 8006d3e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006d42:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006d46:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006d4a:	35e2      	adds	r5, #226	@ 0xe2
 8006d4c:	fa01 f305 	lsl.w	r3, r1, r5
 8006d50:	9310      	str	r3, [sp, #64]	@ 0x40
 8006d52:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006d54:	e7ba      	b.n	8006ccc <_strtod_l+0x6e4>
 8006d56:	2300      	movs	r3, #0
 8006d58:	9310      	str	r3, [sp, #64]	@ 0x40
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d5e:	e7b5      	b.n	8006ccc <_strtod_l+0x6e4>
 8006d60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d62:	9805      	ldr	r0, [sp, #20]
 8006d64:	462a      	mov	r2, r5
 8006d66:	f001 f9b1 	bl	80080cc <__lshift>
 8006d6a:	901a      	str	r0, [sp, #104]	@ 0x68
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	d1d9      	bne.n	8006d24 <_strtod_l+0x73c>
 8006d70:	e65d      	b.n	8006a2e <_strtod_l+0x446>
 8006d72:	2e00      	cmp	r6, #0
 8006d74:	dd07      	ble.n	8006d86 <_strtod_l+0x79e>
 8006d76:	4649      	mov	r1, r9
 8006d78:	9805      	ldr	r0, [sp, #20]
 8006d7a:	4632      	mov	r2, r6
 8006d7c:	f001 f9a6 	bl	80080cc <__lshift>
 8006d80:	4681      	mov	r9, r0
 8006d82:	2800      	cmp	r0, #0
 8006d84:	d0d8      	beq.n	8006d38 <_strtod_l+0x750>
 8006d86:	2f00      	cmp	r7, #0
 8006d88:	dd08      	ble.n	8006d9c <_strtod_l+0x7b4>
 8006d8a:	4641      	mov	r1, r8
 8006d8c:	9805      	ldr	r0, [sp, #20]
 8006d8e:	463a      	mov	r2, r7
 8006d90:	f001 f99c 	bl	80080cc <__lshift>
 8006d94:	4680      	mov	r8, r0
 8006d96:	2800      	cmp	r0, #0
 8006d98:	f43f ae49 	beq.w	8006a2e <_strtod_l+0x446>
 8006d9c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006d9e:	9805      	ldr	r0, [sp, #20]
 8006da0:	464a      	mov	r2, r9
 8006da2:	f001 fa1b 	bl	80081dc <__mdiff>
 8006da6:	4604      	mov	r4, r0
 8006da8:	2800      	cmp	r0, #0
 8006daa:	f43f ae40 	beq.w	8006a2e <_strtod_l+0x446>
 8006dae:	68c3      	ldr	r3, [r0, #12]
 8006db0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006db2:	2300      	movs	r3, #0
 8006db4:	60c3      	str	r3, [r0, #12]
 8006db6:	4641      	mov	r1, r8
 8006db8:	f001 f9f4 	bl	80081a4 <__mcmp>
 8006dbc:	2800      	cmp	r0, #0
 8006dbe:	da45      	bge.n	8006e4c <_strtod_l+0x864>
 8006dc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006dc2:	ea53 030a 	orrs.w	r3, r3, sl
 8006dc6:	d16b      	bne.n	8006ea0 <_strtod_l+0x8b8>
 8006dc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d167      	bne.n	8006ea0 <_strtod_l+0x8b8>
 8006dd0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006dd4:	0d1b      	lsrs	r3, r3, #20
 8006dd6:	051b      	lsls	r3, r3, #20
 8006dd8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006ddc:	d960      	bls.n	8006ea0 <_strtod_l+0x8b8>
 8006dde:	6963      	ldr	r3, [r4, #20]
 8006de0:	b913      	cbnz	r3, 8006de8 <_strtod_l+0x800>
 8006de2:	6923      	ldr	r3, [r4, #16]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	dd5b      	ble.n	8006ea0 <_strtod_l+0x8b8>
 8006de8:	4621      	mov	r1, r4
 8006dea:	2201      	movs	r2, #1
 8006dec:	9805      	ldr	r0, [sp, #20]
 8006dee:	f001 f96d 	bl	80080cc <__lshift>
 8006df2:	4641      	mov	r1, r8
 8006df4:	4604      	mov	r4, r0
 8006df6:	f001 f9d5 	bl	80081a4 <__mcmp>
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	dd50      	ble.n	8006ea0 <_strtod_l+0x8b8>
 8006dfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006e02:	9a08      	ldr	r2, [sp, #32]
 8006e04:	0d1b      	lsrs	r3, r3, #20
 8006e06:	051b      	lsls	r3, r3, #20
 8006e08:	2a00      	cmp	r2, #0
 8006e0a:	d06a      	beq.n	8006ee2 <_strtod_l+0x8fa>
 8006e0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006e10:	d867      	bhi.n	8006ee2 <_strtod_l+0x8fa>
 8006e12:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006e16:	f67f ae9d 	bls.w	8006b54 <_strtod_l+0x56c>
 8006e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006e44 <_strtod_l+0x85c>)
 8006e1c:	4650      	mov	r0, sl
 8006e1e:	4659      	mov	r1, fp
 8006e20:	2200      	movs	r2, #0
 8006e22:	f7f9 fbf9 	bl	8000618 <__aeabi_dmul>
 8006e26:	4b08      	ldr	r3, [pc, #32]	@ (8006e48 <_strtod_l+0x860>)
 8006e28:	400b      	ands	r3, r1
 8006e2a:	4682      	mov	sl, r0
 8006e2c:	468b      	mov	fp, r1
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	f47f ae08 	bne.w	8006a44 <_strtod_l+0x45c>
 8006e34:	9a05      	ldr	r2, [sp, #20]
 8006e36:	2322      	movs	r3, #34	@ 0x22
 8006e38:	6013      	str	r3, [r2, #0]
 8006e3a:	e603      	b.n	8006a44 <_strtod_l+0x45c>
 8006e3c:	08009238 	.word	0x08009238
 8006e40:	fffffc02 	.word	0xfffffc02
 8006e44:	39500000 	.word	0x39500000
 8006e48:	7ff00000 	.word	0x7ff00000
 8006e4c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006e50:	d165      	bne.n	8006f1e <_strtod_l+0x936>
 8006e52:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006e54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e58:	b35a      	cbz	r2, 8006eb2 <_strtod_l+0x8ca>
 8006e5a:	4a9f      	ldr	r2, [pc, #636]	@ (80070d8 <_strtod_l+0xaf0>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d12b      	bne.n	8006eb8 <_strtod_l+0x8d0>
 8006e60:	9b08      	ldr	r3, [sp, #32]
 8006e62:	4651      	mov	r1, sl
 8006e64:	b303      	cbz	r3, 8006ea8 <_strtod_l+0x8c0>
 8006e66:	4b9d      	ldr	r3, [pc, #628]	@ (80070dc <_strtod_l+0xaf4>)
 8006e68:	465a      	mov	r2, fp
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006e70:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e74:	d81b      	bhi.n	8006eae <_strtod_l+0x8c6>
 8006e76:	0d1b      	lsrs	r3, r3, #20
 8006e78:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e80:	4299      	cmp	r1, r3
 8006e82:	d119      	bne.n	8006eb8 <_strtod_l+0x8d0>
 8006e84:	4b96      	ldr	r3, [pc, #600]	@ (80070e0 <_strtod_l+0xaf8>)
 8006e86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d102      	bne.n	8006e92 <_strtod_l+0x8aa>
 8006e8c:	3101      	adds	r1, #1
 8006e8e:	f43f adce 	beq.w	8006a2e <_strtod_l+0x446>
 8006e92:	4b92      	ldr	r3, [pc, #584]	@ (80070dc <_strtod_l+0xaf4>)
 8006e94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e96:	401a      	ands	r2, r3
 8006e98:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006e9c:	f04f 0a00 	mov.w	sl, #0
 8006ea0:	9b08      	ldr	r3, [sp, #32]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d1b9      	bne.n	8006e1a <_strtod_l+0x832>
 8006ea6:	e5cd      	b.n	8006a44 <_strtod_l+0x45c>
 8006ea8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006eac:	e7e8      	b.n	8006e80 <_strtod_l+0x898>
 8006eae:	4613      	mov	r3, r2
 8006eb0:	e7e6      	b.n	8006e80 <_strtod_l+0x898>
 8006eb2:	ea53 030a 	orrs.w	r3, r3, sl
 8006eb6:	d0a2      	beq.n	8006dfe <_strtod_l+0x816>
 8006eb8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006eba:	b1db      	cbz	r3, 8006ef4 <_strtod_l+0x90c>
 8006ebc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ebe:	4213      	tst	r3, r2
 8006ec0:	d0ee      	beq.n	8006ea0 <_strtod_l+0x8b8>
 8006ec2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ec4:	9a08      	ldr	r2, [sp, #32]
 8006ec6:	4650      	mov	r0, sl
 8006ec8:	4659      	mov	r1, fp
 8006eca:	b1bb      	cbz	r3, 8006efc <_strtod_l+0x914>
 8006ecc:	f7ff fb6c 	bl	80065a8 <sulp>
 8006ed0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ed4:	ec53 2b10 	vmov	r2, r3, d0
 8006ed8:	f7f9 f9e8 	bl	80002ac <__adddf3>
 8006edc:	4682      	mov	sl, r0
 8006ede:	468b      	mov	fp, r1
 8006ee0:	e7de      	b.n	8006ea0 <_strtod_l+0x8b8>
 8006ee2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006ee6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006eea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006eee:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006ef2:	e7d5      	b.n	8006ea0 <_strtod_l+0x8b8>
 8006ef4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ef6:	ea13 0f0a 	tst.w	r3, sl
 8006efa:	e7e1      	b.n	8006ec0 <_strtod_l+0x8d8>
 8006efc:	f7ff fb54 	bl	80065a8 <sulp>
 8006f00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f04:	ec53 2b10 	vmov	r2, r3, d0
 8006f08:	f7f9 f9ce 	bl	80002a8 <__aeabi_dsub>
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	2300      	movs	r3, #0
 8006f10:	4682      	mov	sl, r0
 8006f12:	468b      	mov	fp, r1
 8006f14:	f7f9 fde8 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	d0c1      	beq.n	8006ea0 <_strtod_l+0x8b8>
 8006f1c:	e61a      	b.n	8006b54 <_strtod_l+0x56c>
 8006f1e:	4641      	mov	r1, r8
 8006f20:	4620      	mov	r0, r4
 8006f22:	f001 fab7 	bl	8008494 <__ratio>
 8006f26:	ec57 6b10 	vmov	r6, r7, d0
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006f30:	4630      	mov	r0, r6
 8006f32:	4639      	mov	r1, r7
 8006f34:	f7f9 fdec 	bl	8000b10 <__aeabi_dcmple>
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	d06f      	beq.n	800701c <_strtod_l+0xa34>
 8006f3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d17a      	bne.n	8007038 <_strtod_l+0xa50>
 8006f42:	f1ba 0f00 	cmp.w	sl, #0
 8006f46:	d158      	bne.n	8006ffa <_strtod_l+0xa12>
 8006f48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d15a      	bne.n	8007008 <_strtod_l+0xa20>
 8006f52:	4b64      	ldr	r3, [pc, #400]	@ (80070e4 <_strtod_l+0xafc>)
 8006f54:	2200      	movs	r2, #0
 8006f56:	4630      	mov	r0, r6
 8006f58:	4639      	mov	r1, r7
 8006f5a:	f7f9 fdcf 	bl	8000afc <__aeabi_dcmplt>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	d159      	bne.n	8007016 <_strtod_l+0xa2e>
 8006f62:	4630      	mov	r0, r6
 8006f64:	4639      	mov	r1, r7
 8006f66:	4b60      	ldr	r3, [pc, #384]	@ (80070e8 <_strtod_l+0xb00>)
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f7f9 fb55 	bl	8000618 <__aeabi_dmul>
 8006f6e:	4606      	mov	r6, r0
 8006f70:	460f      	mov	r7, r1
 8006f72:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006f76:	9606      	str	r6, [sp, #24]
 8006f78:	9307      	str	r3, [sp, #28]
 8006f7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006f7e:	4d57      	ldr	r5, [pc, #348]	@ (80070dc <_strtod_l+0xaf4>)
 8006f80:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006f84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f86:	401d      	ands	r5, r3
 8006f88:	4b58      	ldr	r3, [pc, #352]	@ (80070ec <_strtod_l+0xb04>)
 8006f8a:	429d      	cmp	r5, r3
 8006f8c:	f040 80b2 	bne.w	80070f4 <_strtod_l+0xb0c>
 8006f90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f92:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006f96:	ec4b ab10 	vmov	d0, sl, fp
 8006f9a:	f001 f9b3 	bl	8008304 <__ulp>
 8006f9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006fa2:	ec51 0b10 	vmov	r0, r1, d0
 8006fa6:	f7f9 fb37 	bl	8000618 <__aeabi_dmul>
 8006faa:	4652      	mov	r2, sl
 8006fac:	465b      	mov	r3, fp
 8006fae:	f7f9 f97d 	bl	80002ac <__adddf3>
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	4949      	ldr	r1, [pc, #292]	@ (80070dc <_strtod_l+0xaf4>)
 8006fb6:	4a4e      	ldr	r2, [pc, #312]	@ (80070f0 <_strtod_l+0xb08>)
 8006fb8:	4019      	ands	r1, r3
 8006fba:	4291      	cmp	r1, r2
 8006fbc:	4682      	mov	sl, r0
 8006fbe:	d942      	bls.n	8007046 <_strtod_l+0xa5e>
 8006fc0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006fc2:	4b47      	ldr	r3, [pc, #284]	@ (80070e0 <_strtod_l+0xaf8>)
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d103      	bne.n	8006fd0 <_strtod_l+0x9e8>
 8006fc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fca:	3301      	adds	r3, #1
 8006fcc:	f43f ad2f 	beq.w	8006a2e <_strtod_l+0x446>
 8006fd0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80070e0 <_strtod_l+0xaf8>
 8006fd4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006fd8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006fda:	9805      	ldr	r0, [sp, #20]
 8006fdc:	f000 fe66 	bl	8007cac <_Bfree>
 8006fe0:	9805      	ldr	r0, [sp, #20]
 8006fe2:	4649      	mov	r1, r9
 8006fe4:	f000 fe62 	bl	8007cac <_Bfree>
 8006fe8:	9805      	ldr	r0, [sp, #20]
 8006fea:	4641      	mov	r1, r8
 8006fec:	f000 fe5e 	bl	8007cac <_Bfree>
 8006ff0:	9805      	ldr	r0, [sp, #20]
 8006ff2:	4621      	mov	r1, r4
 8006ff4:	f000 fe5a 	bl	8007cac <_Bfree>
 8006ff8:	e619      	b.n	8006c2e <_strtod_l+0x646>
 8006ffa:	f1ba 0f01 	cmp.w	sl, #1
 8006ffe:	d103      	bne.n	8007008 <_strtod_l+0xa20>
 8007000:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007002:	2b00      	cmp	r3, #0
 8007004:	f43f ada6 	beq.w	8006b54 <_strtod_l+0x56c>
 8007008:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80070b8 <_strtod_l+0xad0>
 800700c:	4f35      	ldr	r7, [pc, #212]	@ (80070e4 <_strtod_l+0xafc>)
 800700e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007012:	2600      	movs	r6, #0
 8007014:	e7b1      	b.n	8006f7a <_strtod_l+0x992>
 8007016:	4f34      	ldr	r7, [pc, #208]	@ (80070e8 <_strtod_l+0xb00>)
 8007018:	2600      	movs	r6, #0
 800701a:	e7aa      	b.n	8006f72 <_strtod_l+0x98a>
 800701c:	4b32      	ldr	r3, [pc, #200]	@ (80070e8 <_strtod_l+0xb00>)
 800701e:	4630      	mov	r0, r6
 8007020:	4639      	mov	r1, r7
 8007022:	2200      	movs	r2, #0
 8007024:	f7f9 faf8 	bl	8000618 <__aeabi_dmul>
 8007028:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800702a:	4606      	mov	r6, r0
 800702c:	460f      	mov	r7, r1
 800702e:	2b00      	cmp	r3, #0
 8007030:	d09f      	beq.n	8006f72 <_strtod_l+0x98a>
 8007032:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007036:	e7a0      	b.n	8006f7a <_strtod_l+0x992>
 8007038:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80070c0 <_strtod_l+0xad8>
 800703c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007040:	ec57 6b17 	vmov	r6, r7, d7
 8007044:	e799      	b.n	8006f7a <_strtod_l+0x992>
 8007046:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800704a:	9b08      	ldr	r3, [sp, #32]
 800704c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1c1      	bne.n	8006fd8 <_strtod_l+0x9f0>
 8007054:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007058:	0d1b      	lsrs	r3, r3, #20
 800705a:	051b      	lsls	r3, r3, #20
 800705c:	429d      	cmp	r5, r3
 800705e:	d1bb      	bne.n	8006fd8 <_strtod_l+0x9f0>
 8007060:	4630      	mov	r0, r6
 8007062:	4639      	mov	r1, r7
 8007064:	f7f9 fdfa 	bl	8000c5c <__aeabi_d2lz>
 8007068:	f7f9 faa8 	bl	80005bc <__aeabi_l2d>
 800706c:	4602      	mov	r2, r0
 800706e:	460b      	mov	r3, r1
 8007070:	4630      	mov	r0, r6
 8007072:	4639      	mov	r1, r7
 8007074:	f7f9 f918 	bl	80002a8 <__aeabi_dsub>
 8007078:	460b      	mov	r3, r1
 800707a:	4602      	mov	r2, r0
 800707c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007080:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007086:	ea46 060a 	orr.w	r6, r6, sl
 800708a:	431e      	orrs	r6, r3
 800708c:	d06f      	beq.n	800716e <_strtod_l+0xb86>
 800708e:	a30e      	add	r3, pc, #56	@ (adr r3, 80070c8 <_strtod_l+0xae0>)
 8007090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007094:	f7f9 fd32 	bl	8000afc <__aeabi_dcmplt>
 8007098:	2800      	cmp	r0, #0
 800709a:	f47f acd3 	bne.w	8006a44 <_strtod_l+0x45c>
 800709e:	a30c      	add	r3, pc, #48	@ (adr r3, 80070d0 <_strtod_l+0xae8>)
 80070a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80070a8:	f7f9 fd46 	bl	8000b38 <__aeabi_dcmpgt>
 80070ac:	2800      	cmp	r0, #0
 80070ae:	d093      	beq.n	8006fd8 <_strtod_l+0x9f0>
 80070b0:	e4c8      	b.n	8006a44 <_strtod_l+0x45c>
 80070b2:	bf00      	nop
 80070b4:	f3af 8000 	nop.w
 80070b8:	00000000 	.word	0x00000000
 80070bc:	bff00000 	.word	0xbff00000
 80070c0:	00000000 	.word	0x00000000
 80070c4:	3ff00000 	.word	0x3ff00000
 80070c8:	94a03595 	.word	0x94a03595
 80070cc:	3fdfffff 	.word	0x3fdfffff
 80070d0:	35afe535 	.word	0x35afe535
 80070d4:	3fe00000 	.word	0x3fe00000
 80070d8:	000fffff 	.word	0x000fffff
 80070dc:	7ff00000 	.word	0x7ff00000
 80070e0:	7fefffff 	.word	0x7fefffff
 80070e4:	3ff00000 	.word	0x3ff00000
 80070e8:	3fe00000 	.word	0x3fe00000
 80070ec:	7fe00000 	.word	0x7fe00000
 80070f0:	7c9fffff 	.word	0x7c9fffff
 80070f4:	9b08      	ldr	r3, [sp, #32]
 80070f6:	b323      	cbz	r3, 8007142 <_strtod_l+0xb5a>
 80070f8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80070fc:	d821      	bhi.n	8007142 <_strtod_l+0xb5a>
 80070fe:	a328      	add	r3, pc, #160	@ (adr r3, 80071a0 <_strtod_l+0xbb8>)
 8007100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007104:	4630      	mov	r0, r6
 8007106:	4639      	mov	r1, r7
 8007108:	f7f9 fd02 	bl	8000b10 <__aeabi_dcmple>
 800710c:	b1a0      	cbz	r0, 8007138 <_strtod_l+0xb50>
 800710e:	4639      	mov	r1, r7
 8007110:	4630      	mov	r0, r6
 8007112:	f7f9 fd1b 	bl	8000b4c <__aeabi_d2uiz>
 8007116:	2801      	cmp	r0, #1
 8007118:	bf38      	it	cc
 800711a:	2001      	movcc	r0, #1
 800711c:	f7f9 fa02 	bl	8000524 <__aeabi_ui2d>
 8007120:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007122:	4606      	mov	r6, r0
 8007124:	460f      	mov	r7, r1
 8007126:	b9fb      	cbnz	r3, 8007168 <_strtod_l+0xb80>
 8007128:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800712c:	9014      	str	r0, [sp, #80]	@ 0x50
 800712e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007130:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007134:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007138:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800713a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800713e:	1b5b      	subs	r3, r3, r5
 8007140:	9311      	str	r3, [sp, #68]	@ 0x44
 8007142:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007146:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800714a:	f001 f8db 	bl	8008304 <__ulp>
 800714e:	4650      	mov	r0, sl
 8007150:	ec53 2b10 	vmov	r2, r3, d0
 8007154:	4659      	mov	r1, fp
 8007156:	f7f9 fa5f 	bl	8000618 <__aeabi_dmul>
 800715a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800715e:	f7f9 f8a5 	bl	80002ac <__adddf3>
 8007162:	4682      	mov	sl, r0
 8007164:	468b      	mov	fp, r1
 8007166:	e770      	b.n	800704a <_strtod_l+0xa62>
 8007168:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800716c:	e7e0      	b.n	8007130 <_strtod_l+0xb48>
 800716e:	a30e      	add	r3, pc, #56	@ (adr r3, 80071a8 <_strtod_l+0xbc0>)
 8007170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007174:	f7f9 fcc2 	bl	8000afc <__aeabi_dcmplt>
 8007178:	e798      	b.n	80070ac <_strtod_l+0xac4>
 800717a:	2300      	movs	r3, #0
 800717c:	930e      	str	r3, [sp, #56]	@ 0x38
 800717e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007180:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007182:	6013      	str	r3, [r2, #0]
 8007184:	f7ff ba6d 	b.w	8006662 <_strtod_l+0x7a>
 8007188:	2a65      	cmp	r2, #101	@ 0x65
 800718a:	f43f ab68 	beq.w	800685e <_strtod_l+0x276>
 800718e:	2a45      	cmp	r2, #69	@ 0x45
 8007190:	f43f ab65 	beq.w	800685e <_strtod_l+0x276>
 8007194:	2301      	movs	r3, #1
 8007196:	f7ff bba0 	b.w	80068da <_strtod_l+0x2f2>
 800719a:	bf00      	nop
 800719c:	f3af 8000 	nop.w
 80071a0:	ffc00000 	.word	0xffc00000
 80071a4:	41dfffff 	.word	0x41dfffff
 80071a8:	94a03595 	.word	0x94a03595
 80071ac:	3fcfffff 	.word	0x3fcfffff

080071b0 <strtod>:
 80071b0:	460a      	mov	r2, r1
 80071b2:	4601      	mov	r1, r0
 80071b4:	4802      	ldr	r0, [pc, #8]	@ (80071c0 <strtod+0x10>)
 80071b6:	4b03      	ldr	r3, [pc, #12]	@ (80071c4 <strtod+0x14>)
 80071b8:	6800      	ldr	r0, [r0, #0]
 80071ba:	f7ff ba15 	b.w	80065e8 <_strtod_l>
 80071be:	bf00      	nop
 80071c0:	200001b0 	.word	0x200001b0
 80071c4:	20000044 	.word	0x20000044

080071c8 <_fwalk_sglue>:
 80071c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071cc:	4607      	mov	r7, r0
 80071ce:	4688      	mov	r8, r1
 80071d0:	4614      	mov	r4, r2
 80071d2:	2600      	movs	r6, #0
 80071d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071d8:	f1b9 0901 	subs.w	r9, r9, #1
 80071dc:	d505      	bpl.n	80071ea <_fwalk_sglue+0x22>
 80071de:	6824      	ldr	r4, [r4, #0]
 80071e0:	2c00      	cmp	r4, #0
 80071e2:	d1f7      	bne.n	80071d4 <_fwalk_sglue+0xc>
 80071e4:	4630      	mov	r0, r6
 80071e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071ea:	89ab      	ldrh	r3, [r5, #12]
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d907      	bls.n	8007200 <_fwalk_sglue+0x38>
 80071f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071f4:	3301      	adds	r3, #1
 80071f6:	d003      	beq.n	8007200 <_fwalk_sglue+0x38>
 80071f8:	4629      	mov	r1, r5
 80071fa:	4638      	mov	r0, r7
 80071fc:	47c0      	blx	r8
 80071fe:	4306      	orrs	r6, r0
 8007200:	3568      	adds	r5, #104	@ 0x68
 8007202:	e7e9      	b.n	80071d8 <_fwalk_sglue+0x10>

08007204 <memset>:
 8007204:	4402      	add	r2, r0
 8007206:	4603      	mov	r3, r0
 8007208:	4293      	cmp	r3, r2
 800720a:	d100      	bne.n	800720e <memset+0xa>
 800720c:	4770      	bx	lr
 800720e:	f803 1b01 	strb.w	r1, [r3], #1
 8007212:	e7f9      	b.n	8007208 <memset+0x4>

08007214 <strchr>:
 8007214:	b2c9      	uxtb	r1, r1
 8007216:	4603      	mov	r3, r0
 8007218:	4618      	mov	r0, r3
 800721a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800721e:	b112      	cbz	r2, 8007226 <strchr+0x12>
 8007220:	428a      	cmp	r2, r1
 8007222:	d1f9      	bne.n	8007218 <strchr+0x4>
 8007224:	4770      	bx	lr
 8007226:	2900      	cmp	r1, #0
 8007228:	bf18      	it	ne
 800722a:	2000      	movne	r0, #0
 800722c:	4770      	bx	lr

0800722e <strncmp>:
 800722e:	b510      	push	{r4, lr}
 8007230:	b16a      	cbz	r2, 800724e <strncmp+0x20>
 8007232:	3901      	subs	r1, #1
 8007234:	1884      	adds	r4, r0, r2
 8007236:	f810 2b01 	ldrb.w	r2, [r0], #1
 800723a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800723e:	429a      	cmp	r2, r3
 8007240:	d103      	bne.n	800724a <strncmp+0x1c>
 8007242:	42a0      	cmp	r0, r4
 8007244:	d001      	beq.n	800724a <strncmp+0x1c>
 8007246:	2a00      	cmp	r2, #0
 8007248:	d1f5      	bne.n	8007236 <strncmp+0x8>
 800724a:	1ad0      	subs	r0, r2, r3
 800724c:	bd10      	pop	{r4, pc}
 800724e:	4610      	mov	r0, r2
 8007250:	e7fc      	b.n	800724c <strncmp+0x1e>
	...

08007254 <__errno>:
 8007254:	4b01      	ldr	r3, [pc, #4]	@ (800725c <__errno+0x8>)
 8007256:	6818      	ldr	r0, [r3, #0]
 8007258:	4770      	bx	lr
 800725a:	bf00      	nop
 800725c:	200001b0 	.word	0x200001b0

08007260 <__libc_init_array>:
 8007260:	b570      	push	{r4, r5, r6, lr}
 8007262:	4d0d      	ldr	r5, [pc, #52]	@ (8007298 <__libc_init_array+0x38>)
 8007264:	4c0d      	ldr	r4, [pc, #52]	@ (800729c <__libc_init_array+0x3c>)
 8007266:	1b64      	subs	r4, r4, r5
 8007268:	10a4      	asrs	r4, r4, #2
 800726a:	2600      	movs	r6, #0
 800726c:	42a6      	cmp	r6, r4
 800726e:	d109      	bne.n	8007284 <__libc_init_array+0x24>
 8007270:	4d0b      	ldr	r5, [pc, #44]	@ (80072a0 <__libc_init_array+0x40>)
 8007272:	4c0c      	ldr	r4, [pc, #48]	@ (80072a4 <__libc_init_array+0x44>)
 8007274:	f001 fef0 	bl	8009058 <_init>
 8007278:	1b64      	subs	r4, r4, r5
 800727a:	10a4      	asrs	r4, r4, #2
 800727c:	2600      	movs	r6, #0
 800727e:	42a6      	cmp	r6, r4
 8007280:	d105      	bne.n	800728e <__libc_init_array+0x2e>
 8007282:	bd70      	pop	{r4, r5, r6, pc}
 8007284:	f855 3b04 	ldr.w	r3, [r5], #4
 8007288:	4798      	blx	r3
 800728a:	3601      	adds	r6, #1
 800728c:	e7ee      	b.n	800726c <__libc_init_array+0xc>
 800728e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007292:	4798      	blx	r3
 8007294:	3601      	adds	r6, #1
 8007296:	e7f2      	b.n	800727e <__libc_init_array+0x1e>
 8007298:	08009468 	.word	0x08009468
 800729c:	08009468 	.word	0x08009468
 80072a0:	08009468 	.word	0x08009468
 80072a4:	0800946c 	.word	0x0800946c

080072a8 <__retarget_lock_init_recursive>:
 80072a8:	4770      	bx	lr

080072aa <__retarget_lock_acquire_recursive>:
 80072aa:	4770      	bx	lr

080072ac <__retarget_lock_release_recursive>:
 80072ac:	4770      	bx	lr

080072ae <memcpy>:
 80072ae:	440a      	add	r2, r1
 80072b0:	4291      	cmp	r1, r2
 80072b2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80072b6:	d100      	bne.n	80072ba <memcpy+0xc>
 80072b8:	4770      	bx	lr
 80072ba:	b510      	push	{r4, lr}
 80072bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072c4:	4291      	cmp	r1, r2
 80072c6:	d1f9      	bne.n	80072bc <memcpy+0xe>
 80072c8:	bd10      	pop	{r4, pc}
 80072ca:	0000      	movs	r0, r0
 80072cc:	0000      	movs	r0, r0
	...

080072d0 <nan>:
 80072d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80072d8 <nan+0x8>
 80072d4:	4770      	bx	lr
 80072d6:	bf00      	nop
 80072d8:	00000000 	.word	0x00000000
 80072dc:	7ff80000 	.word	0x7ff80000

080072e0 <rshift>:
 80072e0:	6903      	ldr	r3, [r0, #16]
 80072e2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80072e6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80072ea:	ea4f 1261 	mov.w	r2, r1, asr #5
 80072ee:	f100 0414 	add.w	r4, r0, #20
 80072f2:	dd45      	ble.n	8007380 <rshift+0xa0>
 80072f4:	f011 011f 	ands.w	r1, r1, #31
 80072f8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80072fc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007300:	d10c      	bne.n	800731c <rshift+0x3c>
 8007302:	f100 0710 	add.w	r7, r0, #16
 8007306:	4629      	mov	r1, r5
 8007308:	42b1      	cmp	r1, r6
 800730a:	d334      	bcc.n	8007376 <rshift+0x96>
 800730c:	1a9b      	subs	r3, r3, r2
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	1eea      	subs	r2, r5, #3
 8007312:	4296      	cmp	r6, r2
 8007314:	bf38      	it	cc
 8007316:	2300      	movcc	r3, #0
 8007318:	4423      	add	r3, r4
 800731a:	e015      	b.n	8007348 <rshift+0x68>
 800731c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007320:	f1c1 0820 	rsb	r8, r1, #32
 8007324:	40cf      	lsrs	r7, r1
 8007326:	f105 0e04 	add.w	lr, r5, #4
 800732a:	46a1      	mov	r9, r4
 800732c:	4576      	cmp	r6, lr
 800732e:	46f4      	mov	ip, lr
 8007330:	d815      	bhi.n	800735e <rshift+0x7e>
 8007332:	1a9a      	subs	r2, r3, r2
 8007334:	0092      	lsls	r2, r2, #2
 8007336:	3a04      	subs	r2, #4
 8007338:	3501      	adds	r5, #1
 800733a:	42ae      	cmp	r6, r5
 800733c:	bf38      	it	cc
 800733e:	2200      	movcc	r2, #0
 8007340:	18a3      	adds	r3, r4, r2
 8007342:	50a7      	str	r7, [r4, r2]
 8007344:	b107      	cbz	r7, 8007348 <rshift+0x68>
 8007346:	3304      	adds	r3, #4
 8007348:	1b1a      	subs	r2, r3, r4
 800734a:	42a3      	cmp	r3, r4
 800734c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007350:	bf08      	it	eq
 8007352:	2300      	moveq	r3, #0
 8007354:	6102      	str	r2, [r0, #16]
 8007356:	bf08      	it	eq
 8007358:	6143      	streq	r3, [r0, #20]
 800735a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800735e:	f8dc c000 	ldr.w	ip, [ip]
 8007362:	fa0c fc08 	lsl.w	ip, ip, r8
 8007366:	ea4c 0707 	orr.w	r7, ip, r7
 800736a:	f849 7b04 	str.w	r7, [r9], #4
 800736e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007372:	40cf      	lsrs	r7, r1
 8007374:	e7da      	b.n	800732c <rshift+0x4c>
 8007376:	f851 cb04 	ldr.w	ip, [r1], #4
 800737a:	f847 cf04 	str.w	ip, [r7, #4]!
 800737e:	e7c3      	b.n	8007308 <rshift+0x28>
 8007380:	4623      	mov	r3, r4
 8007382:	e7e1      	b.n	8007348 <rshift+0x68>

08007384 <__hexdig_fun>:
 8007384:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007388:	2b09      	cmp	r3, #9
 800738a:	d802      	bhi.n	8007392 <__hexdig_fun+0xe>
 800738c:	3820      	subs	r0, #32
 800738e:	b2c0      	uxtb	r0, r0
 8007390:	4770      	bx	lr
 8007392:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007396:	2b05      	cmp	r3, #5
 8007398:	d801      	bhi.n	800739e <__hexdig_fun+0x1a>
 800739a:	3847      	subs	r0, #71	@ 0x47
 800739c:	e7f7      	b.n	800738e <__hexdig_fun+0xa>
 800739e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80073a2:	2b05      	cmp	r3, #5
 80073a4:	d801      	bhi.n	80073aa <__hexdig_fun+0x26>
 80073a6:	3827      	subs	r0, #39	@ 0x27
 80073a8:	e7f1      	b.n	800738e <__hexdig_fun+0xa>
 80073aa:	2000      	movs	r0, #0
 80073ac:	4770      	bx	lr
	...

080073b0 <__gethex>:
 80073b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b4:	b085      	sub	sp, #20
 80073b6:	468a      	mov	sl, r1
 80073b8:	9302      	str	r3, [sp, #8]
 80073ba:	680b      	ldr	r3, [r1, #0]
 80073bc:	9001      	str	r0, [sp, #4]
 80073be:	4690      	mov	r8, r2
 80073c0:	1c9c      	adds	r4, r3, #2
 80073c2:	46a1      	mov	r9, r4
 80073c4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80073c8:	2830      	cmp	r0, #48	@ 0x30
 80073ca:	d0fa      	beq.n	80073c2 <__gethex+0x12>
 80073cc:	eba9 0303 	sub.w	r3, r9, r3
 80073d0:	f1a3 0b02 	sub.w	fp, r3, #2
 80073d4:	f7ff ffd6 	bl	8007384 <__hexdig_fun>
 80073d8:	4605      	mov	r5, r0
 80073da:	2800      	cmp	r0, #0
 80073dc:	d168      	bne.n	80074b0 <__gethex+0x100>
 80073de:	49a0      	ldr	r1, [pc, #640]	@ (8007660 <__gethex+0x2b0>)
 80073e0:	2201      	movs	r2, #1
 80073e2:	4648      	mov	r0, r9
 80073e4:	f7ff ff23 	bl	800722e <strncmp>
 80073e8:	4607      	mov	r7, r0
 80073ea:	2800      	cmp	r0, #0
 80073ec:	d167      	bne.n	80074be <__gethex+0x10e>
 80073ee:	f899 0001 	ldrb.w	r0, [r9, #1]
 80073f2:	4626      	mov	r6, r4
 80073f4:	f7ff ffc6 	bl	8007384 <__hexdig_fun>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	d062      	beq.n	80074c2 <__gethex+0x112>
 80073fc:	4623      	mov	r3, r4
 80073fe:	7818      	ldrb	r0, [r3, #0]
 8007400:	2830      	cmp	r0, #48	@ 0x30
 8007402:	4699      	mov	r9, r3
 8007404:	f103 0301 	add.w	r3, r3, #1
 8007408:	d0f9      	beq.n	80073fe <__gethex+0x4e>
 800740a:	f7ff ffbb 	bl	8007384 <__hexdig_fun>
 800740e:	fab0 f580 	clz	r5, r0
 8007412:	096d      	lsrs	r5, r5, #5
 8007414:	f04f 0b01 	mov.w	fp, #1
 8007418:	464a      	mov	r2, r9
 800741a:	4616      	mov	r6, r2
 800741c:	3201      	adds	r2, #1
 800741e:	7830      	ldrb	r0, [r6, #0]
 8007420:	f7ff ffb0 	bl	8007384 <__hexdig_fun>
 8007424:	2800      	cmp	r0, #0
 8007426:	d1f8      	bne.n	800741a <__gethex+0x6a>
 8007428:	498d      	ldr	r1, [pc, #564]	@ (8007660 <__gethex+0x2b0>)
 800742a:	2201      	movs	r2, #1
 800742c:	4630      	mov	r0, r6
 800742e:	f7ff fefe 	bl	800722e <strncmp>
 8007432:	2800      	cmp	r0, #0
 8007434:	d13f      	bne.n	80074b6 <__gethex+0x106>
 8007436:	b944      	cbnz	r4, 800744a <__gethex+0x9a>
 8007438:	1c74      	adds	r4, r6, #1
 800743a:	4622      	mov	r2, r4
 800743c:	4616      	mov	r6, r2
 800743e:	3201      	adds	r2, #1
 8007440:	7830      	ldrb	r0, [r6, #0]
 8007442:	f7ff ff9f 	bl	8007384 <__hexdig_fun>
 8007446:	2800      	cmp	r0, #0
 8007448:	d1f8      	bne.n	800743c <__gethex+0x8c>
 800744a:	1ba4      	subs	r4, r4, r6
 800744c:	00a7      	lsls	r7, r4, #2
 800744e:	7833      	ldrb	r3, [r6, #0]
 8007450:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007454:	2b50      	cmp	r3, #80	@ 0x50
 8007456:	d13e      	bne.n	80074d6 <__gethex+0x126>
 8007458:	7873      	ldrb	r3, [r6, #1]
 800745a:	2b2b      	cmp	r3, #43	@ 0x2b
 800745c:	d033      	beq.n	80074c6 <__gethex+0x116>
 800745e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007460:	d034      	beq.n	80074cc <__gethex+0x11c>
 8007462:	1c71      	adds	r1, r6, #1
 8007464:	2400      	movs	r4, #0
 8007466:	7808      	ldrb	r0, [r1, #0]
 8007468:	f7ff ff8c 	bl	8007384 <__hexdig_fun>
 800746c:	1e43      	subs	r3, r0, #1
 800746e:	b2db      	uxtb	r3, r3
 8007470:	2b18      	cmp	r3, #24
 8007472:	d830      	bhi.n	80074d6 <__gethex+0x126>
 8007474:	f1a0 0210 	sub.w	r2, r0, #16
 8007478:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800747c:	f7ff ff82 	bl	8007384 <__hexdig_fun>
 8007480:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8007484:	fa5f fc8c 	uxtb.w	ip, ip
 8007488:	f1bc 0f18 	cmp.w	ip, #24
 800748c:	f04f 030a 	mov.w	r3, #10
 8007490:	d91e      	bls.n	80074d0 <__gethex+0x120>
 8007492:	b104      	cbz	r4, 8007496 <__gethex+0xe6>
 8007494:	4252      	negs	r2, r2
 8007496:	4417      	add	r7, r2
 8007498:	f8ca 1000 	str.w	r1, [sl]
 800749c:	b1ed      	cbz	r5, 80074da <__gethex+0x12a>
 800749e:	f1bb 0f00 	cmp.w	fp, #0
 80074a2:	bf0c      	ite	eq
 80074a4:	2506      	moveq	r5, #6
 80074a6:	2500      	movne	r5, #0
 80074a8:	4628      	mov	r0, r5
 80074aa:	b005      	add	sp, #20
 80074ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074b0:	2500      	movs	r5, #0
 80074b2:	462c      	mov	r4, r5
 80074b4:	e7b0      	b.n	8007418 <__gethex+0x68>
 80074b6:	2c00      	cmp	r4, #0
 80074b8:	d1c7      	bne.n	800744a <__gethex+0x9a>
 80074ba:	4627      	mov	r7, r4
 80074bc:	e7c7      	b.n	800744e <__gethex+0x9e>
 80074be:	464e      	mov	r6, r9
 80074c0:	462f      	mov	r7, r5
 80074c2:	2501      	movs	r5, #1
 80074c4:	e7c3      	b.n	800744e <__gethex+0x9e>
 80074c6:	2400      	movs	r4, #0
 80074c8:	1cb1      	adds	r1, r6, #2
 80074ca:	e7cc      	b.n	8007466 <__gethex+0xb6>
 80074cc:	2401      	movs	r4, #1
 80074ce:	e7fb      	b.n	80074c8 <__gethex+0x118>
 80074d0:	fb03 0002 	mla	r0, r3, r2, r0
 80074d4:	e7ce      	b.n	8007474 <__gethex+0xc4>
 80074d6:	4631      	mov	r1, r6
 80074d8:	e7de      	b.n	8007498 <__gethex+0xe8>
 80074da:	eba6 0309 	sub.w	r3, r6, r9
 80074de:	3b01      	subs	r3, #1
 80074e0:	4629      	mov	r1, r5
 80074e2:	2b07      	cmp	r3, #7
 80074e4:	dc0a      	bgt.n	80074fc <__gethex+0x14c>
 80074e6:	9801      	ldr	r0, [sp, #4]
 80074e8:	f000 fba0 	bl	8007c2c <_Balloc>
 80074ec:	4604      	mov	r4, r0
 80074ee:	b940      	cbnz	r0, 8007502 <__gethex+0x152>
 80074f0:	4b5c      	ldr	r3, [pc, #368]	@ (8007664 <__gethex+0x2b4>)
 80074f2:	4602      	mov	r2, r0
 80074f4:	21e4      	movs	r1, #228	@ 0xe4
 80074f6:	485c      	ldr	r0, [pc, #368]	@ (8007668 <__gethex+0x2b8>)
 80074f8:	f001 f8e8 	bl	80086cc <__assert_func>
 80074fc:	3101      	adds	r1, #1
 80074fe:	105b      	asrs	r3, r3, #1
 8007500:	e7ef      	b.n	80074e2 <__gethex+0x132>
 8007502:	f100 0a14 	add.w	sl, r0, #20
 8007506:	2300      	movs	r3, #0
 8007508:	4655      	mov	r5, sl
 800750a:	469b      	mov	fp, r3
 800750c:	45b1      	cmp	r9, r6
 800750e:	d337      	bcc.n	8007580 <__gethex+0x1d0>
 8007510:	f845 bb04 	str.w	fp, [r5], #4
 8007514:	eba5 050a 	sub.w	r5, r5, sl
 8007518:	10ad      	asrs	r5, r5, #2
 800751a:	6125      	str	r5, [r4, #16]
 800751c:	4658      	mov	r0, fp
 800751e:	f000 fc77 	bl	8007e10 <__hi0bits>
 8007522:	016d      	lsls	r5, r5, #5
 8007524:	f8d8 6000 	ldr.w	r6, [r8]
 8007528:	1a2d      	subs	r5, r5, r0
 800752a:	42b5      	cmp	r5, r6
 800752c:	dd54      	ble.n	80075d8 <__gethex+0x228>
 800752e:	1bad      	subs	r5, r5, r6
 8007530:	4629      	mov	r1, r5
 8007532:	4620      	mov	r0, r4
 8007534:	f001 f803 	bl	800853e <__any_on>
 8007538:	4681      	mov	r9, r0
 800753a:	b178      	cbz	r0, 800755c <__gethex+0x1ac>
 800753c:	1e6b      	subs	r3, r5, #1
 800753e:	1159      	asrs	r1, r3, #5
 8007540:	f003 021f 	and.w	r2, r3, #31
 8007544:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007548:	f04f 0901 	mov.w	r9, #1
 800754c:	fa09 f202 	lsl.w	r2, r9, r2
 8007550:	420a      	tst	r2, r1
 8007552:	d003      	beq.n	800755c <__gethex+0x1ac>
 8007554:	454b      	cmp	r3, r9
 8007556:	dc36      	bgt.n	80075c6 <__gethex+0x216>
 8007558:	f04f 0902 	mov.w	r9, #2
 800755c:	4629      	mov	r1, r5
 800755e:	4620      	mov	r0, r4
 8007560:	f7ff febe 	bl	80072e0 <rshift>
 8007564:	442f      	add	r7, r5
 8007566:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800756a:	42bb      	cmp	r3, r7
 800756c:	da42      	bge.n	80075f4 <__gethex+0x244>
 800756e:	9801      	ldr	r0, [sp, #4]
 8007570:	4621      	mov	r1, r4
 8007572:	f000 fb9b 	bl	8007cac <_Bfree>
 8007576:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007578:	2300      	movs	r3, #0
 800757a:	6013      	str	r3, [r2, #0]
 800757c:	25a3      	movs	r5, #163	@ 0xa3
 800757e:	e793      	b.n	80074a8 <__gethex+0xf8>
 8007580:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007584:	2a2e      	cmp	r2, #46	@ 0x2e
 8007586:	d012      	beq.n	80075ae <__gethex+0x1fe>
 8007588:	2b20      	cmp	r3, #32
 800758a:	d104      	bne.n	8007596 <__gethex+0x1e6>
 800758c:	f845 bb04 	str.w	fp, [r5], #4
 8007590:	f04f 0b00 	mov.w	fp, #0
 8007594:	465b      	mov	r3, fp
 8007596:	7830      	ldrb	r0, [r6, #0]
 8007598:	9303      	str	r3, [sp, #12]
 800759a:	f7ff fef3 	bl	8007384 <__hexdig_fun>
 800759e:	9b03      	ldr	r3, [sp, #12]
 80075a0:	f000 000f 	and.w	r0, r0, #15
 80075a4:	4098      	lsls	r0, r3
 80075a6:	ea4b 0b00 	orr.w	fp, fp, r0
 80075aa:	3304      	adds	r3, #4
 80075ac:	e7ae      	b.n	800750c <__gethex+0x15c>
 80075ae:	45b1      	cmp	r9, r6
 80075b0:	d8ea      	bhi.n	8007588 <__gethex+0x1d8>
 80075b2:	492b      	ldr	r1, [pc, #172]	@ (8007660 <__gethex+0x2b0>)
 80075b4:	9303      	str	r3, [sp, #12]
 80075b6:	2201      	movs	r2, #1
 80075b8:	4630      	mov	r0, r6
 80075ba:	f7ff fe38 	bl	800722e <strncmp>
 80075be:	9b03      	ldr	r3, [sp, #12]
 80075c0:	2800      	cmp	r0, #0
 80075c2:	d1e1      	bne.n	8007588 <__gethex+0x1d8>
 80075c4:	e7a2      	b.n	800750c <__gethex+0x15c>
 80075c6:	1ea9      	subs	r1, r5, #2
 80075c8:	4620      	mov	r0, r4
 80075ca:	f000 ffb8 	bl	800853e <__any_on>
 80075ce:	2800      	cmp	r0, #0
 80075d0:	d0c2      	beq.n	8007558 <__gethex+0x1a8>
 80075d2:	f04f 0903 	mov.w	r9, #3
 80075d6:	e7c1      	b.n	800755c <__gethex+0x1ac>
 80075d8:	da09      	bge.n	80075ee <__gethex+0x23e>
 80075da:	1b75      	subs	r5, r6, r5
 80075dc:	4621      	mov	r1, r4
 80075de:	9801      	ldr	r0, [sp, #4]
 80075e0:	462a      	mov	r2, r5
 80075e2:	f000 fd73 	bl	80080cc <__lshift>
 80075e6:	1b7f      	subs	r7, r7, r5
 80075e8:	4604      	mov	r4, r0
 80075ea:	f100 0a14 	add.w	sl, r0, #20
 80075ee:	f04f 0900 	mov.w	r9, #0
 80075f2:	e7b8      	b.n	8007566 <__gethex+0x1b6>
 80075f4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80075f8:	42bd      	cmp	r5, r7
 80075fa:	dd6f      	ble.n	80076dc <__gethex+0x32c>
 80075fc:	1bed      	subs	r5, r5, r7
 80075fe:	42ae      	cmp	r6, r5
 8007600:	dc34      	bgt.n	800766c <__gethex+0x2bc>
 8007602:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007606:	2b02      	cmp	r3, #2
 8007608:	d022      	beq.n	8007650 <__gethex+0x2a0>
 800760a:	2b03      	cmp	r3, #3
 800760c:	d024      	beq.n	8007658 <__gethex+0x2a8>
 800760e:	2b01      	cmp	r3, #1
 8007610:	d115      	bne.n	800763e <__gethex+0x28e>
 8007612:	42ae      	cmp	r6, r5
 8007614:	d113      	bne.n	800763e <__gethex+0x28e>
 8007616:	2e01      	cmp	r6, #1
 8007618:	d10b      	bne.n	8007632 <__gethex+0x282>
 800761a:	9a02      	ldr	r2, [sp, #8]
 800761c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007620:	6013      	str	r3, [r2, #0]
 8007622:	2301      	movs	r3, #1
 8007624:	6123      	str	r3, [r4, #16]
 8007626:	f8ca 3000 	str.w	r3, [sl]
 800762a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800762c:	2562      	movs	r5, #98	@ 0x62
 800762e:	601c      	str	r4, [r3, #0]
 8007630:	e73a      	b.n	80074a8 <__gethex+0xf8>
 8007632:	1e71      	subs	r1, r6, #1
 8007634:	4620      	mov	r0, r4
 8007636:	f000 ff82 	bl	800853e <__any_on>
 800763a:	2800      	cmp	r0, #0
 800763c:	d1ed      	bne.n	800761a <__gethex+0x26a>
 800763e:	9801      	ldr	r0, [sp, #4]
 8007640:	4621      	mov	r1, r4
 8007642:	f000 fb33 	bl	8007cac <_Bfree>
 8007646:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007648:	2300      	movs	r3, #0
 800764a:	6013      	str	r3, [r2, #0]
 800764c:	2550      	movs	r5, #80	@ 0x50
 800764e:	e72b      	b.n	80074a8 <__gethex+0xf8>
 8007650:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1f3      	bne.n	800763e <__gethex+0x28e>
 8007656:	e7e0      	b.n	800761a <__gethex+0x26a>
 8007658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1dd      	bne.n	800761a <__gethex+0x26a>
 800765e:	e7ee      	b.n	800763e <__gethex+0x28e>
 8007660:	080090a4 	.word	0x080090a4
 8007664:	080090ba 	.word	0x080090ba
 8007668:	080090cb 	.word	0x080090cb
 800766c:	1e6f      	subs	r7, r5, #1
 800766e:	f1b9 0f00 	cmp.w	r9, #0
 8007672:	d130      	bne.n	80076d6 <__gethex+0x326>
 8007674:	b127      	cbz	r7, 8007680 <__gethex+0x2d0>
 8007676:	4639      	mov	r1, r7
 8007678:	4620      	mov	r0, r4
 800767a:	f000 ff60 	bl	800853e <__any_on>
 800767e:	4681      	mov	r9, r0
 8007680:	117a      	asrs	r2, r7, #5
 8007682:	2301      	movs	r3, #1
 8007684:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007688:	f007 071f 	and.w	r7, r7, #31
 800768c:	40bb      	lsls	r3, r7
 800768e:	4213      	tst	r3, r2
 8007690:	4629      	mov	r1, r5
 8007692:	4620      	mov	r0, r4
 8007694:	bf18      	it	ne
 8007696:	f049 0902 	orrne.w	r9, r9, #2
 800769a:	f7ff fe21 	bl	80072e0 <rshift>
 800769e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80076a2:	1b76      	subs	r6, r6, r5
 80076a4:	2502      	movs	r5, #2
 80076a6:	f1b9 0f00 	cmp.w	r9, #0
 80076aa:	d047      	beq.n	800773c <__gethex+0x38c>
 80076ac:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d015      	beq.n	80076e0 <__gethex+0x330>
 80076b4:	2b03      	cmp	r3, #3
 80076b6:	d017      	beq.n	80076e8 <__gethex+0x338>
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	d109      	bne.n	80076d0 <__gethex+0x320>
 80076bc:	f019 0f02 	tst.w	r9, #2
 80076c0:	d006      	beq.n	80076d0 <__gethex+0x320>
 80076c2:	f8da 3000 	ldr.w	r3, [sl]
 80076c6:	ea49 0903 	orr.w	r9, r9, r3
 80076ca:	f019 0f01 	tst.w	r9, #1
 80076ce:	d10e      	bne.n	80076ee <__gethex+0x33e>
 80076d0:	f045 0510 	orr.w	r5, r5, #16
 80076d4:	e032      	b.n	800773c <__gethex+0x38c>
 80076d6:	f04f 0901 	mov.w	r9, #1
 80076da:	e7d1      	b.n	8007680 <__gethex+0x2d0>
 80076dc:	2501      	movs	r5, #1
 80076de:	e7e2      	b.n	80076a6 <__gethex+0x2f6>
 80076e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076e2:	f1c3 0301 	rsb	r3, r3, #1
 80076e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80076e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d0f0      	beq.n	80076d0 <__gethex+0x320>
 80076ee:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80076f2:	f104 0314 	add.w	r3, r4, #20
 80076f6:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80076fa:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80076fe:	f04f 0c00 	mov.w	ip, #0
 8007702:	4618      	mov	r0, r3
 8007704:	f853 2b04 	ldr.w	r2, [r3], #4
 8007708:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800770c:	d01b      	beq.n	8007746 <__gethex+0x396>
 800770e:	3201      	adds	r2, #1
 8007710:	6002      	str	r2, [r0, #0]
 8007712:	2d02      	cmp	r5, #2
 8007714:	f104 0314 	add.w	r3, r4, #20
 8007718:	d13c      	bne.n	8007794 <__gethex+0x3e4>
 800771a:	f8d8 2000 	ldr.w	r2, [r8]
 800771e:	3a01      	subs	r2, #1
 8007720:	42b2      	cmp	r2, r6
 8007722:	d109      	bne.n	8007738 <__gethex+0x388>
 8007724:	1171      	asrs	r1, r6, #5
 8007726:	2201      	movs	r2, #1
 8007728:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800772c:	f006 061f 	and.w	r6, r6, #31
 8007730:	fa02 f606 	lsl.w	r6, r2, r6
 8007734:	421e      	tst	r6, r3
 8007736:	d13a      	bne.n	80077ae <__gethex+0x3fe>
 8007738:	f045 0520 	orr.w	r5, r5, #32
 800773c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800773e:	601c      	str	r4, [r3, #0]
 8007740:	9b02      	ldr	r3, [sp, #8]
 8007742:	601f      	str	r7, [r3, #0]
 8007744:	e6b0      	b.n	80074a8 <__gethex+0xf8>
 8007746:	4299      	cmp	r1, r3
 8007748:	f843 cc04 	str.w	ip, [r3, #-4]
 800774c:	d8d9      	bhi.n	8007702 <__gethex+0x352>
 800774e:	68a3      	ldr	r3, [r4, #8]
 8007750:	459b      	cmp	fp, r3
 8007752:	db17      	blt.n	8007784 <__gethex+0x3d4>
 8007754:	6861      	ldr	r1, [r4, #4]
 8007756:	9801      	ldr	r0, [sp, #4]
 8007758:	3101      	adds	r1, #1
 800775a:	f000 fa67 	bl	8007c2c <_Balloc>
 800775e:	4681      	mov	r9, r0
 8007760:	b918      	cbnz	r0, 800776a <__gethex+0x3ba>
 8007762:	4b1a      	ldr	r3, [pc, #104]	@ (80077cc <__gethex+0x41c>)
 8007764:	4602      	mov	r2, r0
 8007766:	2184      	movs	r1, #132	@ 0x84
 8007768:	e6c5      	b.n	80074f6 <__gethex+0x146>
 800776a:	6922      	ldr	r2, [r4, #16]
 800776c:	3202      	adds	r2, #2
 800776e:	f104 010c 	add.w	r1, r4, #12
 8007772:	0092      	lsls	r2, r2, #2
 8007774:	300c      	adds	r0, #12
 8007776:	f7ff fd9a 	bl	80072ae <memcpy>
 800777a:	4621      	mov	r1, r4
 800777c:	9801      	ldr	r0, [sp, #4]
 800777e:	f000 fa95 	bl	8007cac <_Bfree>
 8007782:	464c      	mov	r4, r9
 8007784:	6923      	ldr	r3, [r4, #16]
 8007786:	1c5a      	adds	r2, r3, #1
 8007788:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800778c:	6122      	str	r2, [r4, #16]
 800778e:	2201      	movs	r2, #1
 8007790:	615a      	str	r2, [r3, #20]
 8007792:	e7be      	b.n	8007712 <__gethex+0x362>
 8007794:	6922      	ldr	r2, [r4, #16]
 8007796:	455a      	cmp	r2, fp
 8007798:	dd0b      	ble.n	80077b2 <__gethex+0x402>
 800779a:	2101      	movs	r1, #1
 800779c:	4620      	mov	r0, r4
 800779e:	f7ff fd9f 	bl	80072e0 <rshift>
 80077a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80077a6:	3701      	adds	r7, #1
 80077a8:	42bb      	cmp	r3, r7
 80077aa:	f6ff aee0 	blt.w	800756e <__gethex+0x1be>
 80077ae:	2501      	movs	r5, #1
 80077b0:	e7c2      	b.n	8007738 <__gethex+0x388>
 80077b2:	f016 061f 	ands.w	r6, r6, #31
 80077b6:	d0fa      	beq.n	80077ae <__gethex+0x3fe>
 80077b8:	4453      	add	r3, sl
 80077ba:	f1c6 0620 	rsb	r6, r6, #32
 80077be:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80077c2:	f000 fb25 	bl	8007e10 <__hi0bits>
 80077c6:	42b0      	cmp	r0, r6
 80077c8:	dbe7      	blt.n	800779a <__gethex+0x3ea>
 80077ca:	e7f0      	b.n	80077ae <__gethex+0x3fe>
 80077cc:	080090ba 	.word	0x080090ba

080077d0 <L_shift>:
 80077d0:	f1c2 0208 	rsb	r2, r2, #8
 80077d4:	0092      	lsls	r2, r2, #2
 80077d6:	b570      	push	{r4, r5, r6, lr}
 80077d8:	f1c2 0620 	rsb	r6, r2, #32
 80077dc:	6843      	ldr	r3, [r0, #4]
 80077de:	6804      	ldr	r4, [r0, #0]
 80077e0:	fa03 f506 	lsl.w	r5, r3, r6
 80077e4:	432c      	orrs	r4, r5
 80077e6:	40d3      	lsrs	r3, r2
 80077e8:	6004      	str	r4, [r0, #0]
 80077ea:	f840 3f04 	str.w	r3, [r0, #4]!
 80077ee:	4288      	cmp	r0, r1
 80077f0:	d3f4      	bcc.n	80077dc <L_shift+0xc>
 80077f2:	bd70      	pop	{r4, r5, r6, pc}

080077f4 <__match>:
 80077f4:	b530      	push	{r4, r5, lr}
 80077f6:	6803      	ldr	r3, [r0, #0]
 80077f8:	3301      	adds	r3, #1
 80077fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077fe:	b914      	cbnz	r4, 8007806 <__match+0x12>
 8007800:	6003      	str	r3, [r0, #0]
 8007802:	2001      	movs	r0, #1
 8007804:	bd30      	pop	{r4, r5, pc}
 8007806:	f813 2b01 	ldrb.w	r2, [r3], #1
 800780a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800780e:	2d19      	cmp	r5, #25
 8007810:	bf98      	it	ls
 8007812:	3220      	addls	r2, #32
 8007814:	42a2      	cmp	r2, r4
 8007816:	d0f0      	beq.n	80077fa <__match+0x6>
 8007818:	2000      	movs	r0, #0
 800781a:	e7f3      	b.n	8007804 <__match+0x10>

0800781c <__hexnan>:
 800781c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007820:	680b      	ldr	r3, [r1, #0]
 8007822:	6801      	ldr	r1, [r0, #0]
 8007824:	115e      	asrs	r6, r3, #5
 8007826:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800782a:	f013 031f 	ands.w	r3, r3, #31
 800782e:	b087      	sub	sp, #28
 8007830:	bf18      	it	ne
 8007832:	3604      	addne	r6, #4
 8007834:	2500      	movs	r5, #0
 8007836:	1f37      	subs	r7, r6, #4
 8007838:	4682      	mov	sl, r0
 800783a:	4690      	mov	r8, r2
 800783c:	9301      	str	r3, [sp, #4]
 800783e:	f846 5c04 	str.w	r5, [r6, #-4]
 8007842:	46b9      	mov	r9, r7
 8007844:	463c      	mov	r4, r7
 8007846:	9502      	str	r5, [sp, #8]
 8007848:	46ab      	mov	fp, r5
 800784a:	784a      	ldrb	r2, [r1, #1]
 800784c:	1c4b      	adds	r3, r1, #1
 800784e:	9303      	str	r3, [sp, #12]
 8007850:	b342      	cbz	r2, 80078a4 <__hexnan+0x88>
 8007852:	4610      	mov	r0, r2
 8007854:	9105      	str	r1, [sp, #20]
 8007856:	9204      	str	r2, [sp, #16]
 8007858:	f7ff fd94 	bl	8007384 <__hexdig_fun>
 800785c:	2800      	cmp	r0, #0
 800785e:	d151      	bne.n	8007904 <__hexnan+0xe8>
 8007860:	9a04      	ldr	r2, [sp, #16]
 8007862:	9905      	ldr	r1, [sp, #20]
 8007864:	2a20      	cmp	r2, #32
 8007866:	d818      	bhi.n	800789a <__hexnan+0x7e>
 8007868:	9b02      	ldr	r3, [sp, #8]
 800786a:	459b      	cmp	fp, r3
 800786c:	dd13      	ble.n	8007896 <__hexnan+0x7a>
 800786e:	454c      	cmp	r4, r9
 8007870:	d206      	bcs.n	8007880 <__hexnan+0x64>
 8007872:	2d07      	cmp	r5, #7
 8007874:	dc04      	bgt.n	8007880 <__hexnan+0x64>
 8007876:	462a      	mov	r2, r5
 8007878:	4649      	mov	r1, r9
 800787a:	4620      	mov	r0, r4
 800787c:	f7ff ffa8 	bl	80077d0 <L_shift>
 8007880:	4544      	cmp	r4, r8
 8007882:	d952      	bls.n	800792a <__hexnan+0x10e>
 8007884:	2300      	movs	r3, #0
 8007886:	f1a4 0904 	sub.w	r9, r4, #4
 800788a:	f844 3c04 	str.w	r3, [r4, #-4]
 800788e:	f8cd b008 	str.w	fp, [sp, #8]
 8007892:	464c      	mov	r4, r9
 8007894:	461d      	mov	r5, r3
 8007896:	9903      	ldr	r1, [sp, #12]
 8007898:	e7d7      	b.n	800784a <__hexnan+0x2e>
 800789a:	2a29      	cmp	r2, #41	@ 0x29
 800789c:	d157      	bne.n	800794e <__hexnan+0x132>
 800789e:	3102      	adds	r1, #2
 80078a0:	f8ca 1000 	str.w	r1, [sl]
 80078a4:	f1bb 0f00 	cmp.w	fp, #0
 80078a8:	d051      	beq.n	800794e <__hexnan+0x132>
 80078aa:	454c      	cmp	r4, r9
 80078ac:	d206      	bcs.n	80078bc <__hexnan+0xa0>
 80078ae:	2d07      	cmp	r5, #7
 80078b0:	dc04      	bgt.n	80078bc <__hexnan+0xa0>
 80078b2:	462a      	mov	r2, r5
 80078b4:	4649      	mov	r1, r9
 80078b6:	4620      	mov	r0, r4
 80078b8:	f7ff ff8a 	bl	80077d0 <L_shift>
 80078bc:	4544      	cmp	r4, r8
 80078be:	d936      	bls.n	800792e <__hexnan+0x112>
 80078c0:	f1a8 0204 	sub.w	r2, r8, #4
 80078c4:	4623      	mov	r3, r4
 80078c6:	f853 1b04 	ldr.w	r1, [r3], #4
 80078ca:	f842 1f04 	str.w	r1, [r2, #4]!
 80078ce:	429f      	cmp	r7, r3
 80078d0:	d2f9      	bcs.n	80078c6 <__hexnan+0xaa>
 80078d2:	1b3b      	subs	r3, r7, r4
 80078d4:	f023 0303 	bic.w	r3, r3, #3
 80078d8:	3304      	adds	r3, #4
 80078da:	3401      	adds	r4, #1
 80078dc:	3e03      	subs	r6, #3
 80078de:	42b4      	cmp	r4, r6
 80078e0:	bf88      	it	hi
 80078e2:	2304      	movhi	r3, #4
 80078e4:	4443      	add	r3, r8
 80078e6:	2200      	movs	r2, #0
 80078e8:	f843 2b04 	str.w	r2, [r3], #4
 80078ec:	429f      	cmp	r7, r3
 80078ee:	d2fb      	bcs.n	80078e8 <__hexnan+0xcc>
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	b91b      	cbnz	r3, 80078fc <__hexnan+0xe0>
 80078f4:	4547      	cmp	r7, r8
 80078f6:	d128      	bne.n	800794a <__hexnan+0x12e>
 80078f8:	2301      	movs	r3, #1
 80078fa:	603b      	str	r3, [r7, #0]
 80078fc:	2005      	movs	r0, #5
 80078fe:	b007      	add	sp, #28
 8007900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007904:	3501      	adds	r5, #1
 8007906:	2d08      	cmp	r5, #8
 8007908:	f10b 0b01 	add.w	fp, fp, #1
 800790c:	dd06      	ble.n	800791c <__hexnan+0x100>
 800790e:	4544      	cmp	r4, r8
 8007910:	d9c1      	bls.n	8007896 <__hexnan+0x7a>
 8007912:	2300      	movs	r3, #0
 8007914:	f844 3c04 	str.w	r3, [r4, #-4]
 8007918:	2501      	movs	r5, #1
 800791a:	3c04      	subs	r4, #4
 800791c:	6822      	ldr	r2, [r4, #0]
 800791e:	f000 000f 	and.w	r0, r0, #15
 8007922:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007926:	6020      	str	r0, [r4, #0]
 8007928:	e7b5      	b.n	8007896 <__hexnan+0x7a>
 800792a:	2508      	movs	r5, #8
 800792c:	e7b3      	b.n	8007896 <__hexnan+0x7a>
 800792e:	9b01      	ldr	r3, [sp, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d0dd      	beq.n	80078f0 <__hexnan+0xd4>
 8007934:	f1c3 0320 	rsb	r3, r3, #32
 8007938:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800793c:	40da      	lsrs	r2, r3
 800793e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007942:	4013      	ands	r3, r2
 8007944:	f846 3c04 	str.w	r3, [r6, #-4]
 8007948:	e7d2      	b.n	80078f0 <__hexnan+0xd4>
 800794a:	3f04      	subs	r7, #4
 800794c:	e7d0      	b.n	80078f0 <__hexnan+0xd4>
 800794e:	2004      	movs	r0, #4
 8007950:	e7d5      	b.n	80078fe <__hexnan+0xe2>
	...

08007954 <sbrk_aligned>:
 8007954:	b570      	push	{r4, r5, r6, lr}
 8007956:	4e0f      	ldr	r6, [pc, #60]	@ (8007994 <sbrk_aligned+0x40>)
 8007958:	460c      	mov	r4, r1
 800795a:	6831      	ldr	r1, [r6, #0]
 800795c:	4605      	mov	r5, r0
 800795e:	b911      	cbnz	r1, 8007966 <sbrk_aligned+0x12>
 8007960:	f000 fe82 	bl	8008668 <_sbrk_r>
 8007964:	6030      	str	r0, [r6, #0]
 8007966:	4621      	mov	r1, r4
 8007968:	4628      	mov	r0, r5
 800796a:	f000 fe7d 	bl	8008668 <_sbrk_r>
 800796e:	1c43      	adds	r3, r0, #1
 8007970:	d103      	bne.n	800797a <sbrk_aligned+0x26>
 8007972:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007976:	4620      	mov	r0, r4
 8007978:	bd70      	pop	{r4, r5, r6, pc}
 800797a:	1cc4      	adds	r4, r0, #3
 800797c:	f024 0403 	bic.w	r4, r4, #3
 8007980:	42a0      	cmp	r0, r4
 8007982:	d0f8      	beq.n	8007976 <sbrk_aligned+0x22>
 8007984:	1a21      	subs	r1, r4, r0
 8007986:	4628      	mov	r0, r5
 8007988:	f000 fe6e 	bl	8008668 <_sbrk_r>
 800798c:	3001      	adds	r0, #1
 800798e:	d1f2      	bne.n	8007976 <sbrk_aligned+0x22>
 8007990:	e7ef      	b.n	8007972 <sbrk_aligned+0x1e>
 8007992:	bf00      	nop
 8007994:	20000630 	.word	0x20000630

08007998 <_malloc_r>:
 8007998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800799c:	1ccd      	adds	r5, r1, #3
 800799e:	f025 0503 	bic.w	r5, r5, #3
 80079a2:	3508      	adds	r5, #8
 80079a4:	2d0c      	cmp	r5, #12
 80079a6:	bf38      	it	cc
 80079a8:	250c      	movcc	r5, #12
 80079aa:	2d00      	cmp	r5, #0
 80079ac:	4606      	mov	r6, r0
 80079ae:	db01      	blt.n	80079b4 <_malloc_r+0x1c>
 80079b0:	42a9      	cmp	r1, r5
 80079b2:	d904      	bls.n	80079be <_malloc_r+0x26>
 80079b4:	230c      	movs	r3, #12
 80079b6:	6033      	str	r3, [r6, #0]
 80079b8:	2000      	movs	r0, #0
 80079ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a94 <_malloc_r+0xfc>
 80079c2:	f000 f927 	bl	8007c14 <__malloc_lock>
 80079c6:	f8d8 3000 	ldr.w	r3, [r8]
 80079ca:	461c      	mov	r4, r3
 80079cc:	bb44      	cbnz	r4, 8007a20 <_malloc_r+0x88>
 80079ce:	4629      	mov	r1, r5
 80079d0:	4630      	mov	r0, r6
 80079d2:	f7ff ffbf 	bl	8007954 <sbrk_aligned>
 80079d6:	1c43      	adds	r3, r0, #1
 80079d8:	4604      	mov	r4, r0
 80079da:	d158      	bne.n	8007a8e <_malloc_r+0xf6>
 80079dc:	f8d8 4000 	ldr.w	r4, [r8]
 80079e0:	4627      	mov	r7, r4
 80079e2:	2f00      	cmp	r7, #0
 80079e4:	d143      	bne.n	8007a6e <_malloc_r+0xd6>
 80079e6:	2c00      	cmp	r4, #0
 80079e8:	d04b      	beq.n	8007a82 <_malloc_r+0xea>
 80079ea:	6823      	ldr	r3, [r4, #0]
 80079ec:	4639      	mov	r1, r7
 80079ee:	4630      	mov	r0, r6
 80079f0:	eb04 0903 	add.w	r9, r4, r3
 80079f4:	f000 fe38 	bl	8008668 <_sbrk_r>
 80079f8:	4581      	cmp	r9, r0
 80079fa:	d142      	bne.n	8007a82 <_malloc_r+0xea>
 80079fc:	6821      	ldr	r1, [r4, #0]
 80079fe:	1a6d      	subs	r5, r5, r1
 8007a00:	4629      	mov	r1, r5
 8007a02:	4630      	mov	r0, r6
 8007a04:	f7ff ffa6 	bl	8007954 <sbrk_aligned>
 8007a08:	3001      	adds	r0, #1
 8007a0a:	d03a      	beq.n	8007a82 <_malloc_r+0xea>
 8007a0c:	6823      	ldr	r3, [r4, #0]
 8007a0e:	442b      	add	r3, r5
 8007a10:	6023      	str	r3, [r4, #0]
 8007a12:	f8d8 3000 	ldr.w	r3, [r8]
 8007a16:	685a      	ldr	r2, [r3, #4]
 8007a18:	bb62      	cbnz	r2, 8007a74 <_malloc_r+0xdc>
 8007a1a:	f8c8 7000 	str.w	r7, [r8]
 8007a1e:	e00f      	b.n	8007a40 <_malloc_r+0xa8>
 8007a20:	6822      	ldr	r2, [r4, #0]
 8007a22:	1b52      	subs	r2, r2, r5
 8007a24:	d420      	bmi.n	8007a68 <_malloc_r+0xd0>
 8007a26:	2a0b      	cmp	r2, #11
 8007a28:	d917      	bls.n	8007a5a <_malloc_r+0xc2>
 8007a2a:	1961      	adds	r1, r4, r5
 8007a2c:	42a3      	cmp	r3, r4
 8007a2e:	6025      	str	r5, [r4, #0]
 8007a30:	bf18      	it	ne
 8007a32:	6059      	strne	r1, [r3, #4]
 8007a34:	6863      	ldr	r3, [r4, #4]
 8007a36:	bf08      	it	eq
 8007a38:	f8c8 1000 	streq.w	r1, [r8]
 8007a3c:	5162      	str	r2, [r4, r5]
 8007a3e:	604b      	str	r3, [r1, #4]
 8007a40:	4630      	mov	r0, r6
 8007a42:	f000 f8ed 	bl	8007c20 <__malloc_unlock>
 8007a46:	f104 000b 	add.w	r0, r4, #11
 8007a4a:	1d23      	adds	r3, r4, #4
 8007a4c:	f020 0007 	bic.w	r0, r0, #7
 8007a50:	1ac2      	subs	r2, r0, r3
 8007a52:	bf1c      	itt	ne
 8007a54:	1a1b      	subne	r3, r3, r0
 8007a56:	50a3      	strne	r3, [r4, r2]
 8007a58:	e7af      	b.n	80079ba <_malloc_r+0x22>
 8007a5a:	6862      	ldr	r2, [r4, #4]
 8007a5c:	42a3      	cmp	r3, r4
 8007a5e:	bf0c      	ite	eq
 8007a60:	f8c8 2000 	streq.w	r2, [r8]
 8007a64:	605a      	strne	r2, [r3, #4]
 8007a66:	e7eb      	b.n	8007a40 <_malloc_r+0xa8>
 8007a68:	4623      	mov	r3, r4
 8007a6a:	6864      	ldr	r4, [r4, #4]
 8007a6c:	e7ae      	b.n	80079cc <_malloc_r+0x34>
 8007a6e:	463c      	mov	r4, r7
 8007a70:	687f      	ldr	r7, [r7, #4]
 8007a72:	e7b6      	b.n	80079e2 <_malloc_r+0x4a>
 8007a74:	461a      	mov	r2, r3
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	42a3      	cmp	r3, r4
 8007a7a:	d1fb      	bne.n	8007a74 <_malloc_r+0xdc>
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	6053      	str	r3, [r2, #4]
 8007a80:	e7de      	b.n	8007a40 <_malloc_r+0xa8>
 8007a82:	230c      	movs	r3, #12
 8007a84:	6033      	str	r3, [r6, #0]
 8007a86:	4630      	mov	r0, r6
 8007a88:	f000 f8ca 	bl	8007c20 <__malloc_unlock>
 8007a8c:	e794      	b.n	80079b8 <_malloc_r+0x20>
 8007a8e:	6005      	str	r5, [r0, #0]
 8007a90:	e7d6      	b.n	8007a40 <_malloc_r+0xa8>
 8007a92:	bf00      	nop
 8007a94:	20000634 	.word	0x20000634

08007a98 <__ascii_mbtowc>:
 8007a98:	b082      	sub	sp, #8
 8007a9a:	b901      	cbnz	r1, 8007a9e <__ascii_mbtowc+0x6>
 8007a9c:	a901      	add	r1, sp, #4
 8007a9e:	b142      	cbz	r2, 8007ab2 <__ascii_mbtowc+0x1a>
 8007aa0:	b14b      	cbz	r3, 8007ab6 <__ascii_mbtowc+0x1e>
 8007aa2:	7813      	ldrb	r3, [r2, #0]
 8007aa4:	600b      	str	r3, [r1, #0]
 8007aa6:	7812      	ldrb	r2, [r2, #0]
 8007aa8:	1e10      	subs	r0, r2, #0
 8007aaa:	bf18      	it	ne
 8007aac:	2001      	movne	r0, #1
 8007aae:	b002      	add	sp, #8
 8007ab0:	4770      	bx	lr
 8007ab2:	4610      	mov	r0, r2
 8007ab4:	e7fb      	b.n	8007aae <__ascii_mbtowc+0x16>
 8007ab6:	f06f 0001 	mvn.w	r0, #1
 8007aba:	e7f8      	b.n	8007aae <__ascii_mbtowc+0x16>

08007abc <__sflush_r>:
 8007abc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ac4:	0716      	lsls	r6, r2, #28
 8007ac6:	4605      	mov	r5, r0
 8007ac8:	460c      	mov	r4, r1
 8007aca:	d454      	bmi.n	8007b76 <__sflush_r+0xba>
 8007acc:	684b      	ldr	r3, [r1, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	dc02      	bgt.n	8007ad8 <__sflush_r+0x1c>
 8007ad2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	dd48      	ble.n	8007b6a <__sflush_r+0xae>
 8007ad8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007ada:	2e00      	cmp	r6, #0
 8007adc:	d045      	beq.n	8007b6a <__sflush_r+0xae>
 8007ade:	2300      	movs	r3, #0
 8007ae0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007ae4:	682f      	ldr	r7, [r5, #0]
 8007ae6:	6a21      	ldr	r1, [r4, #32]
 8007ae8:	602b      	str	r3, [r5, #0]
 8007aea:	d030      	beq.n	8007b4e <__sflush_r+0x92>
 8007aec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007aee:	89a3      	ldrh	r3, [r4, #12]
 8007af0:	0759      	lsls	r1, r3, #29
 8007af2:	d505      	bpl.n	8007b00 <__sflush_r+0x44>
 8007af4:	6863      	ldr	r3, [r4, #4]
 8007af6:	1ad2      	subs	r2, r2, r3
 8007af8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007afa:	b10b      	cbz	r3, 8007b00 <__sflush_r+0x44>
 8007afc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007afe:	1ad2      	subs	r2, r2, r3
 8007b00:	2300      	movs	r3, #0
 8007b02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b04:	6a21      	ldr	r1, [r4, #32]
 8007b06:	4628      	mov	r0, r5
 8007b08:	47b0      	blx	r6
 8007b0a:	1c43      	adds	r3, r0, #1
 8007b0c:	89a3      	ldrh	r3, [r4, #12]
 8007b0e:	d106      	bne.n	8007b1e <__sflush_r+0x62>
 8007b10:	6829      	ldr	r1, [r5, #0]
 8007b12:	291d      	cmp	r1, #29
 8007b14:	d82b      	bhi.n	8007b6e <__sflush_r+0xb2>
 8007b16:	4a2a      	ldr	r2, [pc, #168]	@ (8007bc0 <__sflush_r+0x104>)
 8007b18:	40ca      	lsrs	r2, r1
 8007b1a:	07d6      	lsls	r6, r2, #31
 8007b1c:	d527      	bpl.n	8007b6e <__sflush_r+0xb2>
 8007b1e:	2200      	movs	r2, #0
 8007b20:	6062      	str	r2, [r4, #4]
 8007b22:	04d9      	lsls	r1, r3, #19
 8007b24:	6922      	ldr	r2, [r4, #16]
 8007b26:	6022      	str	r2, [r4, #0]
 8007b28:	d504      	bpl.n	8007b34 <__sflush_r+0x78>
 8007b2a:	1c42      	adds	r2, r0, #1
 8007b2c:	d101      	bne.n	8007b32 <__sflush_r+0x76>
 8007b2e:	682b      	ldr	r3, [r5, #0]
 8007b30:	b903      	cbnz	r3, 8007b34 <__sflush_r+0x78>
 8007b32:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b36:	602f      	str	r7, [r5, #0]
 8007b38:	b1b9      	cbz	r1, 8007b6a <__sflush_r+0xae>
 8007b3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007b3e:	4299      	cmp	r1, r3
 8007b40:	d002      	beq.n	8007b48 <__sflush_r+0x8c>
 8007b42:	4628      	mov	r0, r5
 8007b44:	f000 fdf4 	bl	8008730 <_free_r>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007b4c:	e00d      	b.n	8007b6a <__sflush_r+0xae>
 8007b4e:	2301      	movs	r3, #1
 8007b50:	4628      	mov	r0, r5
 8007b52:	47b0      	blx	r6
 8007b54:	4602      	mov	r2, r0
 8007b56:	1c50      	adds	r0, r2, #1
 8007b58:	d1c9      	bne.n	8007aee <__sflush_r+0x32>
 8007b5a:	682b      	ldr	r3, [r5, #0]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d0c6      	beq.n	8007aee <__sflush_r+0x32>
 8007b60:	2b1d      	cmp	r3, #29
 8007b62:	d001      	beq.n	8007b68 <__sflush_r+0xac>
 8007b64:	2b16      	cmp	r3, #22
 8007b66:	d11e      	bne.n	8007ba6 <__sflush_r+0xea>
 8007b68:	602f      	str	r7, [r5, #0]
 8007b6a:	2000      	movs	r0, #0
 8007b6c:	e022      	b.n	8007bb4 <__sflush_r+0xf8>
 8007b6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b72:	b21b      	sxth	r3, r3
 8007b74:	e01b      	b.n	8007bae <__sflush_r+0xf2>
 8007b76:	690f      	ldr	r7, [r1, #16]
 8007b78:	2f00      	cmp	r7, #0
 8007b7a:	d0f6      	beq.n	8007b6a <__sflush_r+0xae>
 8007b7c:	0793      	lsls	r3, r2, #30
 8007b7e:	680e      	ldr	r6, [r1, #0]
 8007b80:	bf08      	it	eq
 8007b82:	694b      	ldreq	r3, [r1, #20]
 8007b84:	600f      	str	r7, [r1, #0]
 8007b86:	bf18      	it	ne
 8007b88:	2300      	movne	r3, #0
 8007b8a:	eba6 0807 	sub.w	r8, r6, r7
 8007b8e:	608b      	str	r3, [r1, #8]
 8007b90:	f1b8 0f00 	cmp.w	r8, #0
 8007b94:	dde9      	ble.n	8007b6a <__sflush_r+0xae>
 8007b96:	6a21      	ldr	r1, [r4, #32]
 8007b98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007b9a:	4643      	mov	r3, r8
 8007b9c:	463a      	mov	r2, r7
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	47b0      	blx	r6
 8007ba2:	2800      	cmp	r0, #0
 8007ba4:	dc08      	bgt.n	8007bb8 <__sflush_r+0xfc>
 8007ba6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007baa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bae:	81a3      	strh	r3, [r4, #12]
 8007bb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bb8:	4407      	add	r7, r0
 8007bba:	eba8 0800 	sub.w	r8, r8, r0
 8007bbe:	e7e7      	b.n	8007b90 <__sflush_r+0xd4>
 8007bc0:	20400001 	.word	0x20400001

08007bc4 <_fflush_r>:
 8007bc4:	b538      	push	{r3, r4, r5, lr}
 8007bc6:	690b      	ldr	r3, [r1, #16]
 8007bc8:	4605      	mov	r5, r0
 8007bca:	460c      	mov	r4, r1
 8007bcc:	b913      	cbnz	r3, 8007bd4 <_fflush_r+0x10>
 8007bce:	2500      	movs	r5, #0
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	bd38      	pop	{r3, r4, r5, pc}
 8007bd4:	b118      	cbz	r0, 8007bde <_fflush_r+0x1a>
 8007bd6:	6a03      	ldr	r3, [r0, #32]
 8007bd8:	b90b      	cbnz	r3, 8007bde <_fflush_r+0x1a>
 8007bda:	f7fe fccd 	bl	8006578 <__sinit>
 8007bde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d0f3      	beq.n	8007bce <_fflush_r+0xa>
 8007be6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007be8:	07d0      	lsls	r0, r2, #31
 8007bea:	d404      	bmi.n	8007bf6 <_fflush_r+0x32>
 8007bec:	0599      	lsls	r1, r3, #22
 8007bee:	d402      	bmi.n	8007bf6 <_fflush_r+0x32>
 8007bf0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bf2:	f7ff fb5a 	bl	80072aa <__retarget_lock_acquire_recursive>
 8007bf6:	4628      	mov	r0, r5
 8007bf8:	4621      	mov	r1, r4
 8007bfa:	f7ff ff5f 	bl	8007abc <__sflush_r>
 8007bfe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c00:	07da      	lsls	r2, r3, #31
 8007c02:	4605      	mov	r5, r0
 8007c04:	d4e4      	bmi.n	8007bd0 <_fflush_r+0xc>
 8007c06:	89a3      	ldrh	r3, [r4, #12]
 8007c08:	059b      	lsls	r3, r3, #22
 8007c0a:	d4e1      	bmi.n	8007bd0 <_fflush_r+0xc>
 8007c0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c0e:	f7ff fb4d 	bl	80072ac <__retarget_lock_release_recursive>
 8007c12:	e7dd      	b.n	8007bd0 <_fflush_r+0xc>

08007c14 <__malloc_lock>:
 8007c14:	4801      	ldr	r0, [pc, #4]	@ (8007c1c <__malloc_lock+0x8>)
 8007c16:	f7ff bb48 	b.w	80072aa <__retarget_lock_acquire_recursive>
 8007c1a:	bf00      	nop
 8007c1c:	2000062c 	.word	0x2000062c

08007c20 <__malloc_unlock>:
 8007c20:	4801      	ldr	r0, [pc, #4]	@ (8007c28 <__malloc_unlock+0x8>)
 8007c22:	f7ff bb43 	b.w	80072ac <__retarget_lock_release_recursive>
 8007c26:	bf00      	nop
 8007c28:	2000062c 	.word	0x2000062c

08007c2c <_Balloc>:
 8007c2c:	b570      	push	{r4, r5, r6, lr}
 8007c2e:	69c6      	ldr	r6, [r0, #28]
 8007c30:	4604      	mov	r4, r0
 8007c32:	460d      	mov	r5, r1
 8007c34:	b976      	cbnz	r6, 8007c54 <_Balloc+0x28>
 8007c36:	2010      	movs	r0, #16
 8007c38:	f000 fdc4 	bl	80087c4 <malloc>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	61e0      	str	r0, [r4, #28]
 8007c40:	b920      	cbnz	r0, 8007c4c <_Balloc+0x20>
 8007c42:	4b18      	ldr	r3, [pc, #96]	@ (8007ca4 <_Balloc+0x78>)
 8007c44:	4818      	ldr	r0, [pc, #96]	@ (8007ca8 <_Balloc+0x7c>)
 8007c46:	216b      	movs	r1, #107	@ 0x6b
 8007c48:	f000 fd40 	bl	80086cc <__assert_func>
 8007c4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c50:	6006      	str	r6, [r0, #0]
 8007c52:	60c6      	str	r6, [r0, #12]
 8007c54:	69e6      	ldr	r6, [r4, #28]
 8007c56:	68f3      	ldr	r3, [r6, #12]
 8007c58:	b183      	cbz	r3, 8007c7c <_Balloc+0x50>
 8007c5a:	69e3      	ldr	r3, [r4, #28]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c62:	b9b8      	cbnz	r0, 8007c94 <_Balloc+0x68>
 8007c64:	2101      	movs	r1, #1
 8007c66:	fa01 f605 	lsl.w	r6, r1, r5
 8007c6a:	1d72      	adds	r2, r6, #5
 8007c6c:	0092      	lsls	r2, r2, #2
 8007c6e:	4620      	mov	r0, r4
 8007c70:	f000 fd4a 	bl	8008708 <_calloc_r>
 8007c74:	b160      	cbz	r0, 8007c90 <_Balloc+0x64>
 8007c76:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c7a:	e00e      	b.n	8007c9a <_Balloc+0x6e>
 8007c7c:	2221      	movs	r2, #33	@ 0x21
 8007c7e:	2104      	movs	r1, #4
 8007c80:	4620      	mov	r0, r4
 8007c82:	f000 fd41 	bl	8008708 <_calloc_r>
 8007c86:	69e3      	ldr	r3, [r4, #28]
 8007c88:	60f0      	str	r0, [r6, #12]
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1e4      	bne.n	8007c5a <_Balloc+0x2e>
 8007c90:	2000      	movs	r0, #0
 8007c92:	bd70      	pop	{r4, r5, r6, pc}
 8007c94:	6802      	ldr	r2, [r0, #0]
 8007c96:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ca0:	e7f7      	b.n	8007c92 <_Balloc+0x66>
 8007ca2:	bf00      	nop
 8007ca4:	0800912b 	.word	0x0800912b
 8007ca8:	08009142 	.word	0x08009142

08007cac <_Bfree>:
 8007cac:	b570      	push	{r4, r5, r6, lr}
 8007cae:	69c6      	ldr	r6, [r0, #28]
 8007cb0:	4605      	mov	r5, r0
 8007cb2:	460c      	mov	r4, r1
 8007cb4:	b976      	cbnz	r6, 8007cd4 <_Bfree+0x28>
 8007cb6:	2010      	movs	r0, #16
 8007cb8:	f000 fd84 	bl	80087c4 <malloc>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	61e8      	str	r0, [r5, #28]
 8007cc0:	b920      	cbnz	r0, 8007ccc <_Bfree+0x20>
 8007cc2:	4b09      	ldr	r3, [pc, #36]	@ (8007ce8 <_Bfree+0x3c>)
 8007cc4:	4809      	ldr	r0, [pc, #36]	@ (8007cec <_Bfree+0x40>)
 8007cc6:	218f      	movs	r1, #143	@ 0x8f
 8007cc8:	f000 fd00 	bl	80086cc <__assert_func>
 8007ccc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cd0:	6006      	str	r6, [r0, #0]
 8007cd2:	60c6      	str	r6, [r0, #12]
 8007cd4:	b13c      	cbz	r4, 8007ce6 <_Bfree+0x3a>
 8007cd6:	69eb      	ldr	r3, [r5, #28]
 8007cd8:	6862      	ldr	r2, [r4, #4]
 8007cda:	68db      	ldr	r3, [r3, #12]
 8007cdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ce0:	6021      	str	r1, [r4, #0]
 8007ce2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ce6:	bd70      	pop	{r4, r5, r6, pc}
 8007ce8:	0800912b 	.word	0x0800912b
 8007cec:	08009142 	.word	0x08009142

08007cf0 <__multadd>:
 8007cf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cf4:	690d      	ldr	r5, [r1, #16]
 8007cf6:	4607      	mov	r7, r0
 8007cf8:	460c      	mov	r4, r1
 8007cfa:	461e      	mov	r6, r3
 8007cfc:	f101 0c14 	add.w	ip, r1, #20
 8007d00:	2000      	movs	r0, #0
 8007d02:	f8dc 3000 	ldr.w	r3, [ip]
 8007d06:	b299      	uxth	r1, r3
 8007d08:	fb02 6101 	mla	r1, r2, r1, r6
 8007d0c:	0c1e      	lsrs	r6, r3, #16
 8007d0e:	0c0b      	lsrs	r3, r1, #16
 8007d10:	fb02 3306 	mla	r3, r2, r6, r3
 8007d14:	b289      	uxth	r1, r1
 8007d16:	3001      	adds	r0, #1
 8007d18:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d1c:	4285      	cmp	r5, r0
 8007d1e:	f84c 1b04 	str.w	r1, [ip], #4
 8007d22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d26:	dcec      	bgt.n	8007d02 <__multadd+0x12>
 8007d28:	b30e      	cbz	r6, 8007d6e <__multadd+0x7e>
 8007d2a:	68a3      	ldr	r3, [r4, #8]
 8007d2c:	42ab      	cmp	r3, r5
 8007d2e:	dc19      	bgt.n	8007d64 <__multadd+0x74>
 8007d30:	6861      	ldr	r1, [r4, #4]
 8007d32:	4638      	mov	r0, r7
 8007d34:	3101      	adds	r1, #1
 8007d36:	f7ff ff79 	bl	8007c2c <_Balloc>
 8007d3a:	4680      	mov	r8, r0
 8007d3c:	b928      	cbnz	r0, 8007d4a <__multadd+0x5a>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	4b0c      	ldr	r3, [pc, #48]	@ (8007d74 <__multadd+0x84>)
 8007d42:	480d      	ldr	r0, [pc, #52]	@ (8007d78 <__multadd+0x88>)
 8007d44:	21ba      	movs	r1, #186	@ 0xba
 8007d46:	f000 fcc1 	bl	80086cc <__assert_func>
 8007d4a:	6922      	ldr	r2, [r4, #16]
 8007d4c:	3202      	adds	r2, #2
 8007d4e:	f104 010c 	add.w	r1, r4, #12
 8007d52:	0092      	lsls	r2, r2, #2
 8007d54:	300c      	adds	r0, #12
 8007d56:	f7ff faaa 	bl	80072ae <memcpy>
 8007d5a:	4621      	mov	r1, r4
 8007d5c:	4638      	mov	r0, r7
 8007d5e:	f7ff ffa5 	bl	8007cac <_Bfree>
 8007d62:	4644      	mov	r4, r8
 8007d64:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d68:	3501      	adds	r5, #1
 8007d6a:	615e      	str	r6, [r3, #20]
 8007d6c:	6125      	str	r5, [r4, #16]
 8007d6e:	4620      	mov	r0, r4
 8007d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d74:	080090ba 	.word	0x080090ba
 8007d78:	08009142 	.word	0x08009142

08007d7c <__s2b>:
 8007d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d80:	460c      	mov	r4, r1
 8007d82:	4615      	mov	r5, r2
 8007d84:	461f      	mov	r7, r3
 8007d86:	2209      	movs	r2, #9
 8007d88:	3308      	adds	r3, #8
 8007d8a:	4606      	mov	r6, r0
 8007d8c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d90:	2100      	movs	r1, #0
 8007d92:	2201      	movs	r2, #1
 8007d94:	429a      	cmp	r2, r3
 8007d96:	db09      	blt.n	8007dac <__s2b+0x30>
 8007d98:	4630      	mov	r0, r6
 8007d9a:	f7ff ff47 	bl	8007c2c <_Balloc>
 8007d9e:	b940      	cbnz	r0, 8007db2 <__s2b+0x36>
 8007da0:	4602      	mov	r2, r0
 8007da2:	4b19      	ldr	r3, [pc, #100]	@ (8007e08 <__s2b+0x8c>)
 8007da4:	4819      	ldr	r0, [pc, #100]	@ (8007e0c <__s2b+0x90>)
 8007da6:	21d3      	movs	r1, #211	@ 0xd3
 8007da8:	f000 fc90 	bl	80086cc <__assert_func>
 8007dac:	0052      	lsls	r2, r2, #1
 8007dae:	3101      	adds	r1, #1
 8007db0:	e7f0      	b.n	8007d94 <__s2b+0x18>
 8007db2:	9b08      	ldr	r3, [sp, #32]
 8007db4:	6143      	str	r3, [r0, #20]
 8007db6:	2d09      	cmp	r5, #9
 8007db8:	f04f 0301 	mov.w	r3, #1
 8007dbc:	6103      	str	r3, [r0, #16]
 8007dbe:	dd16      	ble.n	8007dee <__s2b+0x72>
 8007dc0:	f104 0909 	add.w	r9, r4, #9
 8007dc4:	46c8      	mov	r8, r9
 8007dc6:	442c      	add	r4, r5
 8007dc8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007dcc:	4601      	mov	r1, r0
 8007dce:	3b30      	subs	r3, #48	@ 0x30
 8007dd0:	220a      	movs	r2, #10
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	f7ff ff8c 	bl	8007cf0 <__multadd>
 8007dd8:	45a0      	cmp	r8, r4
 8007dda:	d1f5      	bne.n	8007dc8 <__s2b+0x4c>
 8007ddc:	f1a5 0408 	sub.w	r4, r5, #8
 8007de0:	444c      	add	r4, r9
 8007de2:	1b2d      	subs	r5, r5, r4
 8007de4:	1963      	adds	r3, r4, r5
 8007de6:	42bb      	cmp	r3, r7
 8007de8:	db04      	blt.n	8007df4 <__s2b+0x78>
 8007dea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dee:	340a      	adds	r4, #10
 8007df0:	2509      	movs	r5, #9
 8007df2:	e7f6      	b.n	8007de2 <__s2b+0x66>
 8007df4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007df8:	4601      	mov	r1, r0
 8007dfa:	3b30      	subs	r3, #48	@ 0x30
 8007dfc:	220a      	movs	r2, #10
 8007dfe:	4630      	mov	r0, r6
 8007e00:	f7ff ff76 	bl	8007cf0 <__multadd>
 8007e04:	e7ee      	b.n	8007de4 <__s2b+0x68>
 8007e06:	bf00      	nop
 8007e08:	080090ba 	.word	0x080090ba
 8007e0c:	08009142 	.word	0x08009142

08007e10 <__hi0bits>:
 8007e10:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007e14:	4603      	mov	r3, r0
 8007e16:	bf36      	itet	cc
 8007e18:	0403      	lslcc	r3, r0, #16
 8007e1a:	2000      	movcs	r0, #0
 8007e1c:	2010      	movcc	r0, #16
 8007e1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e22:	bf3c      	itt	cc
 8007e24:	021b      	lslcc	r3, r3, #8
 8007e26:	3008      	addcc	r0, #8
 8007e28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e2c:	bf3c      	itt	cc
 8007e2e:	011b      	lslcc	r3, r3, #4
 8007e30:	3004      	addcc	r0, #4
 8007e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e36:	bf3c      	itt	cc
 8007e38:	009b      	lslcc	r3, r3, #2
 8007e3a:	3002      	addcc	r0, #2
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	db05      	blt.n	8007e4c <__hi0bits+0x3c>
 8007e40:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e44:	f100 0001 	add.w	r0, r0, #1
 8007e48:	bf08      	it	eq
 8007e4a:	2020      	moveq	r0, #32
 8007e4c:	4770      	bx	lr

08007e4e <__lo0bits>:
 8007e4e:	6803      	ldr	r3, [r0, #0]
 8007e50:	4602      	mov	r2, r0
 8007e52:	f013 0007 	ands.w	r0, r3, #7
 8007e56:	d00b      	beq.n	8007e70 <__lo0bits+0x22>
 8007e58:	07d9      	lsls	r1, r3, #31
 8007e5a:	d421      	bmi.n	8007ea0 <__lo0bits+0x52>
 8007e5c:	0798      	lsls	r0, r3, #30
 8007e5e:	bf49      	itett	mi
 8007e60:	085b      	lsrmi	r3, r3, #1
 8007e62:	089b      	lsrpl	r3, r3, #2
 8007e64:	2001      	movmi	r0, #1
 8007e66:	6013      	strmi	r3, [r2, #0]
 8007e68:	bf5c      	itt	pl
 8007e6a:	6013      	strpl	r3, [r2, #0]
 8007e6c:	2002      	movpl	r0, #2
 8007e6e:	4770      	bx	lr
 8007e70:	b299      	uxth	r1, r3
 8007e72:	b909      	cbnz	r1, 8007e78 <__lo0bits+0x2a>
 8007e74:	0c1b      	lsrs	r3, r3, #16
 8007e76:	2010      	movs	r0, #16
 8007e78:	b2d9      	uxtb	r1, r3
 8007e7a:	b909      	cbnz	r1, 8007e80 <__lo0bits+0x32>
 8007e7c:	3008      	adds	r0, #8
 8007e7e:	0a1b      	lsrs	r3, r3, #8
 8007e80:	0719      	lsls	r1, r3, #28
 8007e82:	bf04      	itt	eq
 8007e84:	091b      	lsreq	r3, r3, #4
 8007e86:	3004      	addeq	r0, #4
 8007e88:	0799      	lsls	r1, r3, #30
 8007e8a:	bf04      	itt	eq
 8007e8c:	089b      	lsreq	r3, r3, #2
 8007e8e:	3002      	addeq	r0, #2
 8007e90:	07d9      	lsls	r1, r3, #31
 8007e92:	d403      	bmi.n	8007e9c <__lo0bits+0x4e>
 8007e94:	085b      	lsrs	r3, r3, #1
 8007e96:	f100 0001 	add.w	r0, r0, #1
 8007e9a:	d003      	beq.n	8007ea4 <__lo0bits+0x56>
 8007e9c:	6013      	str	r3, [r2, #0]
 8007e9e:	4770      	bx	lr
 8007ea0:	2000      	movs	r0, #0
 8007ea2:	4770      	bx	lr
 8007ea4:	2020      	movs	r0, #32
 8007ea6:	4770      	bx	lr

08007ea8 <__i2b>:
 8007ea8:	b510      	push	{r4, lr}
 8007eaa:	460c      	mov	r4, r1
 8007eac:	2101      	movs	r1, #1
 8007eae:	f7ff febd 	bl	8007c2c <_Balloc>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	b928      	cbnz	r0, 8007ec2 <__i2b+0x1a>
 8007eb6:	4b05      	ldr	r3, [pc, #20]	@ (8007ecc <__i2b+0x24>)
 8007eb8:	4805      	ldr	r0, [pc, #20]	@ (8007ed0 <__i2b+0x28>)
 8007eba:	f240 1145 	movw	r1, #325	@ 0x145
 8007ebe:	f000 fc05 	bl	80086cc <__assert_func>
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	6144      	str	r4, [r0, #20]
 8007ec6:	6103      	str	r3, [r0, #16]
 8007ec8:	bd10      	pop	{r4, pc}
 8007eca:	bf00      	nop
 8007ecc:	080090ba 	.word	0x080090ba
 8007ed0:	08009142 	.word	0x08009142

08007ed4 <__multiply>:
 8007ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed8:	4617      	mov	r7, r2
 8007eda:	690a      	ldr	r2, [r1, #16]
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	bfa8      	it	ge
 8007ee2:	463b      	movge	r3, r7
 8007ee4:	4689      	mov	r9, r1
 8007ee6:	bfa4      	itt	ge
 8007ee8:	460f      	movge	r7, r1
 8007eea:	4699      	movge	r9, r3
 8007eec:	693d      	ldr	r5, [r7, #16]
 8007eee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	6879      	ldr	r1, [r7, #4]
 8007ef6:	eb05 060a 	add.w	r6, r5, sl
 8007efa:	42b3      	cmp	r3, r6
 8007efc:	b085      	sub	sp, #20
 8007efe:	bfb8      	it	lt
 8007f00:	3101      	addlt	r1, #1
 8007f02:	f7ff fe93 	bl	8007c2c <_Balloc>
 8007f06:	b930      	cbnz	r0, 8007f16 <__multiply+0x42>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	4b41      	ldr	r3, [pc, #260]	@ (8008010 <__multiply+0x13c>)
 8007f0c:	4841      	ldr	r0, [pc, #260]	@ (8008014 <__multiply+0x140>)
 8007f0e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007f12:	f000 fbdb 	bl	80086cc <__assert_func>
 8007f16:	f100 0414 	add.w	r4, r0, #20
 8007f1a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007f1e:	4623      	mov	r3, r4
 8007f20:	2200      	movs	r2, #0
 8007f22:	4573      	cmp	r3, lr
 8007f24:	d320      	bcc.n	8007f68 <__multiply+0x94>
 8007f26:	f107 0814 	add.w	r8, r7, #20
 8007f2a:	f109 0114 	add.w	r1, r9, #20
 8007f2e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007f32:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007f36:	9302      	str	r3, [sp, #8]
 8007f38:	1beb      	subs	r3, r5, r7
 8007f3a:	3b15      	subs	r3, #21
 8007f3c:	f023 0303 	bic.w	r3, r3, #3
 8007f40:	3304      	adds	r3, #4
 8007f42:	3715      	adds	r7, #21
 8007f44:	42bd      	cmp	r5, r7
 8007f46:	bf38      	it	cc
 8007f48:	2304      	movcc	r3, #4
 8007f4a:	9301      	str	r3, [sp, #4]
 8007f4c:	9b02      	ldr	r3, [sp, #8]
 8007f4e:	9103      	str	r1, [sp, #12]
 8007f50:	428b      	cmp	r3, r1
 8007f52:	d80c      	bhi.n	8007f6e <__multiply+0x9a>
 8007f54:	2e00      	cmp	r6, #0
 8007f56:	dd03      	ble.n	8007f60 <__multiply+0x8c>
 8007f58:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d055      	beq.n	800800c <__multiply+0x138>
 8007f60:	6106      	str	r6, [r0, #16]
 8007f62:	b005      	add	sp, #20
 8007f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f68:	f843 2b04 	str.w	r2, [r3], #4
 8007f6c:	e7d9      	b.n	8007f22 <__multiply+0x4e>
 8007f6e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f72:	f1ba 0f00 	cmp.w	sl, #0
 8007f76:	d01f      	beq.n	8007fb8 <__multiply+0xe4>
 8007f78:	46c4      	mov	ip, r8
 8007f7a:	46a1      	mov	r9, r4
 8007f7c:	2700      	movs	r7, #0
 8007f7e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007f82:	f8d9 3000 	ldr.w	r3, [r9]
 8007f86:	fa1f fb82 	uxth.w	fp, r2
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f90:	443b      	add	r3, r7
 8007f92:	f8d9 7000 	ldr.w	r7, [r9]
 8007f96:	0c12      	lsrs	r2, r2, #16
 8007f98:	0c3f      	lsrs	r7, r7, #16
 8007f9a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007f9e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fa8:	4565      	cmp	r5, ip
 8007faa:	f849 3b04 	str.w	r3, [r9], #4
 8007fae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007fb2:	d8e4      	bhi.n	8007f7e <__multiply+0xaa>
 8007fb4:	9b01      	ldr	r3, [sp, #4]
 8007fb6:	50e7      	str	r7, [r4, r3]
 8007fb8:	9b03      	ldr	r3, [sp, #12]
 8007fba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007fbe:	3104      	adds	r1, #4
 8007fc0:	f1b9 0f00 	cmp.w	r9, #0
 8007fc4:	d020      	beq.n	8008008 <__multiply+0x134>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	4647      	mov	r7, r8
 8007fca:	46a4      	mov	ip, r4
 8007fcc:	f04f 0a00 	mov.w	sl, #0
 8007fd0:	f8b7 b000 	ldrh.w	fp, [r7]
 8007fd4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007fd8:	fb09 220b 	mla	r2, r9, fp, r2
 8007fdc:	4452      	add	r2, sl
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fe4:	f84c 3b04 	str.w	r3, [ip], #4
 8007fe8:	f857 3b04 	ldr.w	r3, [r7], #4
 8007fec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ff0:	f8bc 3000 	ldrh.w	r3, [ip]
 8007ff4:	fb09 330a 	mla	r3, r9, sl, r3
 8007ff8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007ffc:	42bd      	cmp	r5, r7
 8007ffe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008002:	d8e5      	bhi.n	8007fd0 <__multiply+0xfc>
 8008004:	9a01      	ldr	r2, [sp, #4]
 8008006:	50a3      	str	r3, [r4, r2]
 8008008:	3404      	adds	r4, #4
 800800a:	e79f      	b.n	8007f4c <__multiply+0x78>
 800800c:	3e01      	subs	r6, #1
 800800e:	e7a1      	b.n	8007f54 <__multiply+0x80>
 8008010:	080090ba 	.word	0x080090ba
 8008014:	08009142 	.word	0x08009142

08008018 <__pow5mult>:
 8008018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800801c:	4615      	mov	r5, r2
 800801e:	f012 0203 	ands.w	r2, r2, #3
 8008022:	4607      	mov	r7, r0
 8008024:	460e      	mov	r6, r1
 8008026:	d007      	beq.n	8008038 <__pow5mult+0x20>
 8008028:	4c25      	ldr	r4, [pc, #148]	@ (80080c0 <__pow5mult+0xa8>)
 800802a:	3a01      	subs	r2, #1
 800802c:	2300      	movs	r3, #0
 800802e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008032:	f7ff fe5d 	bl	8007cf0 <__multadd>
 8008036:	4606      	mov	r6, r0
 8008038:	10ad      	asrs	r5, r5, #2
 800803a:	d03d      	beq.n	80080b8 <__pow5mult+0xa0>
 800803c:	69fc      	ldr	r4, [r7, #28]
 800803e:	b97c      	cbnz	r4, 8008060 <__pow5mult+0x48>
 8008040:	2010      	movs	r0, #16
 8008042:	f000 fbbf 	bl	80087c4 <malloc>
 8008046:	4602      	mov	r2, r0
 8008048:	61f8      	str	r0, [r7, #28]
 800804a:	b928      	cbnz	r0, 8008058 <__pow5mult+0x40>
 800804c:	4b1d      	ldr	r3, [pc, #116]	@ (80080c4 <__pow5mult+0xac>)
 800804e:	481e      	ldr	r0, [pc, #120]	@ (80080c8 <__pow5mult+0xb0>)
 8008050:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008054:	f000 fb3a 	bl	80086cc <__assert_func>
 8008058:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800805c:	6004      	str	r4, [r0, #0]
 800805e:	60c4      	str	r4, [r0, #12]
 8008060:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008064:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008068:	b94c      	cbnz	r4, 800807e <__pow5mult+0x66>
 800806a:	f240 2171 	movw	r1, #625	@ 0x271
 800806e:	4638      	mov	r0, r7
 8008070:	f7ff ff1a 	bl	8007ea8 <__i2b>
 8008074:	2300      	movs	r3, #0
 8008076:	f8c8 0008 	str.w	r0, [r8, #8]
 800807a:	4604      	mov	r4, r0
 800807c:	6003      	str	r3, [r0, #0]
 800807e:	f04f 0900 	mov.w	r9, #0
 8008082:	07eb      	lsls	r3, r5, #31
 8008084:	d50a      	bpl.n	800809c <__pow5mult+0x84>
 8008086:	4631      	mov	r1, r6
 8008088:	4622      	mov	r2, r4
 800808a:	4638      	mov	r0, r7
 800808c:	f7ff ff22 	bl	8007ed4 <__multiply>
 8008090:	4631      	mov	r1, r6
 8008092:	4680      	mov	r8, r0
 8008094:	4638      	mov	r0, r7
 8008096:	f7ff fe09 	bl	8007cac <_Bfree>
 800809a:	4646      	mov	r6, r8
 800809c:	106d      	asrs	r5, r5, #1
 800809e:	d00b      	beq.n	80080b8 <__pow5mult+0xa0>
 80080a0:	6820      	ldr	r0, [r4, #0]
 80080a2:	b938      	cbnz	r0, 80080b4 <__pow5mult+0x9c>
 80080a4:	4622      	mov	r2, r4
 80080a6:	4621      	mov	r1, r4
 80080a8:	4638      	mov	r0, r7
 80080aa:	f7ff ff13 	bl	8007ed4 <__multiply>
 80080ae:	6020      	str	r0, [r4, #0]
 80080b0:	f8c0 9000 	str.w	r9, [r0]
 80080b4:	4604      	mov	r4, r0
 80080b6:	e7e4      	b.n	8008082 <__pow5mult+0x6a>
 80080b8:	4630      	mov	r0, r6
 80080ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080be:	bf00      	nop
 80080c0:	08009364 	.word	0x08009364
 80080c4:	0800912b 	.word	0x0800912b
 80080c8:	08009142 	.word	0x08009142

080080cc <__lshift>:
 80080cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080d0:	460c      	mov	r4, r1
 80080d2:	6849      	ldr	r1, [r1, #4]
 80080d4:	6923      	ldr	r3, [r4, #16]
 80080d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080da:	68a3      	ldr	r3, [r4, #8]
 80080dc:	4607      	mov	r7, r0
 80080de:	4691      	mov	r9, r2
 80080e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080e4:	f108 0601 	add.w	r6, r8, #1
 80080e8:	42b3      	cmp	r3, r6
 80080ea:	db0b      	blt.n	8008104 <__lshift+0x38>
 80080ec:	4638      	mov	r0, r7
 80080ee:	f7ff fd9d 	bl	8007c2c <_Balloc>
 80080f2:	4605      	mov	r5, r0
 80080f4:	b948      	cbnz	r0, 800810a <__lshift+0x3e>
 80080f6:	4602      	mov	r2, r0
 80080f8:	4b28      	ldr	r3, [pc, #160]	@ (800819c <__lshift+0xd0>)
 80080fa:	4829      	ldr	r0, [pc, #164]	@ (80081a0 <__lshift+0xd4>)
 80080fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008100:	f000 fae4 	bl	80086cc <__assert_func>
 8008104:	3101      	adds	r1, #1
 8008106:	005b      	lsls	r3, r3, #1
 8008108:	e7ee      	b.n	80080e8 <__lshift+0x1c>
 800810a:	2300      	movs	r3, #0
 800810c:	f100 0114 	add.w	r1, r0, #20
 8008110:	f100 0210 	add.w	r2, r0, #16
 8008114:	4618      	mov	r0, r3
 8008116:	4553      	cmp	r3, sl
 8008118:	db33      	blt.n	8008182 <__lshift+0xb6>
 800811a:	6920      	ldr	r0, [r4, #16]
 800811c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008120:	f104 0314 	add.w	r3, r4, #20
 8008124:	f019 091f 	ands.w	r9, r9, #31
 8008128:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800812c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008130:	d02b      	beq.n	800818a <__lshift+0xbe>
 8008132:	f1c9 0e20 	rsb	lr, r9, #32
 8008136:	468a      	mov	sl, r1
 8008138:	2200      	movs	r2, #0
 800813a:	6818      	ldr	r0, [r3, #0]
 800813c:	fa00 f009 	lsl.w	r0, r0, r9
 8008140:	4310      	orrs	r0, r2
 8008142:	f84a 0b04 	str.w	r0, [sl], #4
 8008146:	f853 2b04 	ldr.w	r2, [r3], #4
 800814a:	459c      	cmp	ip, r3
 800814c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008150:	d8f3      	bhi.n	800813a <__lshift+0x6e>
 8008152:	ebac 0304 	sub.w	r3, ip, r4
 8008156:	3b15      	subs	r3, #21
 8008158:	f023 0303 	bic.w	r3, r3, #3
 800815c:	3304      	adds	r3, #4
 800815e:	f104 0015 	add.w	r0, r4, #21
 8008162:	4560      	cmp	r0, ip
 8008164:	bf88      	it	hi
 8008166:	2304      	movhi	r3, #4
 8008168:	50ca      	str	r2, [r1, r3]
 800816a:	b10a      	cbz	r2, 8008170 <__lshift+0xa4>
 800816c:	f108 0602 	add.w	r6, r8, #2
 8008170:	3e01      	subs	r6, #1
 8008172:	4638      	mov	r0, r7
 8008174:	612e      	str	r6, [r5, #16]
 8008176:	4621      	mov	r1, r4
 8008178:	f7ff fd98 	bl	8007cac <_Bfree>
 800817c:	4628      	mov	r0, r5
 800817e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008182:	f842 0f04 	str.w	r0, [r2, #4]!
 8008186:	3301      	adds	r3, #1
 8008188:	e7c5      	b.n	8008116 <__lshift+0x4a>
 800818a:	3904      	subs	r1, #4
 800818c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008190:	f841 2f04 	str.w	r2, [r1, #4]!
 8008194:	459c      	cmp	ip, r3
 8008196:	d8f9      	bhi.n	800818c <__lshift+0xc0>
 8008198:	e7ea      	b.n	8008170 <__lshift+0xa4>
 800819a:	bf00      	nop
 800819c:	080090ba 	.word	0x080090ba
 80081a0:	08009142 	.word	0x08009142

080081a4 <__mcmp>:
 80081a4:	690a      	ldr	r2, [r1, #16]
 80081a6:	4603      	mov	r3, r0
 80081a8:	6900      	ldr	r0, [r0, #16]
 80081aa:	1a80      	subs	r0, r0, r2
 80081ac:	b530      	push	{r4, r5, lr}
 80081ae:	d10e      	bne.n	80081ce <__mcmp+0x2a>
 80081b0:	3314      	adds	r3, #20
 80081b2:	3114      	adds	r1, #20
 80081b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80081b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80081bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081c4:	4295      	cmp	r5, r2
 80081c6:	d003      	beq.n	80081d0 <__mcmp+0x2c>
 80081c8:	d205      	bcs.n	80081d6 <__mcmp+0x32>
 80081ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081ce:	bd30      	pop	{r4, r5, pc}
 80081d0:	42a3      	cmp	r3, r4
 80081d2:	d3f3      	bcc.n	80081bc <__mcmp+0x18>
 80081d4:	e7fb      	b.n	80081ce <__mcmp+0x2a>
 80081d6:	2001      	movs	r0, #1
 80081d8:	e7f9      	b.n	80081ce <__mcmp+0x2a>
	...

080081dc <__mdiff>:
 80081dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081e0:	4689      	mov	r9, r1
 80081e2:	4606      	mov	r6, r0
 80081e4:	4611      	mov	r1, r2
 80081e6:	4648      	mov	r0, r9
 80081e8:	4614      	mov	r4, r2
 80081ea:	f7ff ffdb 	bl	80081a4 <__mcmp>
 80081ee:	1e05      	subs	r5, r0, #0
 80081f0:	d112      	bne.n	8008218 <__mdiff+0x3c>
 80081f2:	4629      	mov	r1, r5
 80081f4:	4630      	mov	r0, r6
 80081f6:	f7ff fd19 	bl	8007c2c <_Balloc>
 80081fa:	4602      	mov	r2, r0
 80081fc:	b928      	cbnz	r0, 800820a <__mdiff+0x2e>
 80081fe:	4b3f      	ldr	r3, [pc, #252]	@ (80082fc <__mdiff+0x120>)
 8008200:	f240 2137 	movw	r1, #567	@ 0x237
 8008204:	483e      	ldr	r0, [pc, #248]	@ (8008300 <__mdiff+0x124>)
 8008206:	f000 fa61 	bl	80086cc <__assert_func>
 800820a:	2301      	movs	r3, #1
 800820c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008210:	4610      	mov	r0, r2
 8008212:	b003      	add	sp, #12
 8008214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008218:	bfbc      	itt	lt
 800821a:	464b      	movlt	r3, r9
 800821c:	46a1      	movlt	r9, r4
 800821e:	4630      	mov	r0, r6
 8008220:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008224:	bfba      	itte	lt
 8008226:	461c      	movlt	r4, r3
 8008228:	2501      	movlt	r5, #1
 800822a:	2500      	movge	r5, #0
 800822c:	f7ff fcfe 	bl	8007c2c <_Balloc>
 8008230:	4602      	mov	r2, r0
 8008232:	b918      	cbnz	r0, 800823c <__mdiff+0x60>
 8008234:	4b31      	ldr	r3, [pc, #196]	@ (80082fc <__mdiff+0x120>)
 8008236:	f240 2145 	movw	r1, #581	@ 0x245
 800823a:	e7e3      	b.n	8008204 <__mdiff+0x28>
 800823c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008240:	6926      	ldr	r6, [r4, #16]
 8008242:	60c5      	str	r5, [r0, #12]
 8008244:	f109 0310 	add.w	r3, r9, #16
 8008248:	f109 0514 	add.w	r5, r9, #20
 800824c:	f104 0e14 	add.w	lr, r4, #20
 8008250:	f100 0b14 	add.w	fp, r0, #20
 8008254:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008258:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800825c:	9301      	str	r3, [sp, #4]
 800825e:	46d9      	mov	r9, fp
 8008260:	f04f 0c00 	mov.w	ip, #0
 8008264:	9b01      	ldr	r3, [sp, #4]
 8008266:	f85e 0b04 	ldr.w	r0, [lr], #4
 800826a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800826e:	9301      	str	r3, [sp, #4]
 8008270:	fa1f f38a 	uxth.w	r3, sl
 8008274:	4619      	mov	r1, r3
 8008276:	b283      	uxth	r3, r0
 8008278:	1acb      	subs	r3, r1, r3
 800827a:	0c00      	lsrs	r0, r0, #16
 800827c:	4463      	add	r3, ip
 800827e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008282:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008286:	b29b      	uxth	r3, r3
 8008288:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800828c:	4576      	cmp	r6, lr
 800828e:	f849 3b04 	str.w	r3, [r9], #4
 8008292:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008296:	d8e5      	bhi.n	8008264 <__mdiff+0x88>
 8008298:	1b33      	subs	r3, r6, r4
 800829a:	3b15      	subs	r3, #21
 800829c:	f023 0303 	bic.w	r3, r3, #3
 80082a0:	3415      	adds	r4, #21
 80082a2:	3304      	adds	r3, #4
 80082a4:	42a6      	cmp	r6, r4
 80082a6:	bf38      	it	cc
 80082a8:	2304      	movcc	r3, #4
 80082aa:	441d      	add	r5, r3
 80082ac:	445b      	add	r3, fp
 80082ae:	461e      	mov	r6, r3
 80082b0:	462c      	mov	r4, r5
 80082b2:	4544      	cmp	r4, r8
 80082b4:	d30e      	bcc.n	80082d4 <__mdiff+0xf8>
 80082b6:	f108 0103 	add.w	r1, r8, #3
 80082ba:	1b49      	subs	r1, r1, r5
 80082bc:	f021 0103 	bic.w	r1, r1, #3
 80082c0:	3d03      	subs	r5, #3
 80082c2:	45a8      	cmp	r8, r5
 80082c4:	bf38      	it	cc
 80082c6:	2100      	movcc	r1, #0
 80082c8:	440b      	add	r3, r1
 80082ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082ce:	b191      	cbz	r1, 80082f6 <__mdiff+0x11a>
 80082d0:	6117      	str	r7, [r2, #16]
 80082d2:	e79d      	b.n	8008210 <__mdiff+0x34>
 80082d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80082d8:	46e6      	mov	lr, ip
 80082da:	0c08      	lsrs	r0, r1, #16
 80082dc:	fa1c fc81 	uxtah	ip, ip, r1
 80082e0:	4471      	add	r1, lr
 80082e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80082e6:	b289      	uxth	r1, r1
 80082e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082ec:	f846 1b04 	str.w	r1, [r6], #4
 80082f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082f4:	e7dd      	b.n	80082b2 <__mdiff+0xd6>
 80082f6:	3f01      	subs	r7, #1
 80082f8:	e7e7      	b.n	80082ca <__mdiff+0xee>
 80082fa:	bf00      	nop
 80082fc:	080090ba 	.word	0x080090ba
 8008300:	08009142 	.word	0x08009142

08008304 <__ulp>:
 8008304:	b082      	sub	sp, #8
 8008306:	ed8d 0b00 	vstr	d0, [sp]
 800830a:	9a01      	ldr	r2, [sp, #4]
 800830c:	4b0f      	ldr	r3, [pc, #60]	@ (800834c <__ulp+0x48>)
 800830e:	4013      	ands	r3, r2
 8008310:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008314:	2b00      	cmp	r3, #0
 8008316:	dc08      	bgt.n	800832a <__ulp+0x26>
 8008318:	425b      	negs	r3, r3
 800831a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800831e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008322:	da04      	bge.n	800832e <__ulp+0x2a>
 8008324:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008328:	4113      	asrs	r3, r2
 800832a:	2200      	movs	r2, #0
 800832c:	e008      	b.n	8008340 <__ulp+0x3c>
 800832e:	f1a2 0314 	sub.w	r3, r2, #20
 8008332:	2b1e      	cmp	r3, #30
 8008334:	bfda      	itte	le
 8008336:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800833a:	40da      	lsrle	r2, r3
 800833c:	2201      	movgt	r2, #1
 800833e:	2300      	movs	r3, #0
 8008340:	4619      	mov	r1, r3
 8008342:	4610      	mov	r0, r2
 8008344:	ec41 0b10 	vmov	d0, r0, r1
 8008348:	b002      	add	sp, #8
 800834a:	4770      	bx	lr
 800834c:	7ff00000 	.word	0x7ff00000

08008350 <__b2d>:
 8008350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008354:	6906      	ldr	r6, [r0, #16]
 8008356:	f100 0814 	add.w	r8, r0, #20
 800835a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800835e:	1f37      	subs	r7, r6, #4
 8008360:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008364:	4610      	mov	r0, r2
 8008366:	f7ff fd53 	bl	8007e10 <__hi0bits>
 800836a:	f1c0 0320 	rsb	r3, r0, #32
 800836e:	280a      	cmp	r0, #10
 8008370:	600b      	str	r3, [r1, #0]
 8008372:	491b      	ldr	r1, [pc, #108]	@ (80083e0 <__b2d+0x90>)
 8008374:	dc15      	bgt.n	80083a2 <__b2d+0x52>
 8008376:	f1c0 0c0b 	rsb	ip, r0, #11
 800837a:	fa22 f30c 	lsr.w	r3, r2, ip
 800837e:	45b8      	cmp	r8, r7
 8008380:	ea43 0501 	orr.w	r5, r3, r1
 8008384:	bf34      	ite	cc
 8008386:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800838a:	2300      	movcs	r3, #0
 800838c:	3015      	adds	r0, #21
 800838e:	fa02 f000 	lsl.w	r0, r2, r0
 8008392:	fa23 f30c 	lsr.w	r3, r3, ip
 8008396:	4303      	orrs	r3, r0
 8008398:	461c      	mov	r4, r3
 800839a:	ec45 4b10 	vmov	d0, r4, r5
 800839e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083a2:	45b8      	cmp	r8, r7
 80083a4:	bf3a      	itte	cc
 80083a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083aa:	f1a6 0708 	subcc.w	r7, r6, #8
 80083ae:	2300      	movcs	r3, #0
 80083b0:	380b      	subs	r0, #11
 80083b2:	d012      	beq.n	80083da <__b2d+0x8a>
 80083b4:	f1c0 0120 	rsb	r1, r0, #32
 80083b8:	fa23 f401 	lsr.w	r4, r3, r1
 80083bc:	4082      	lsls	r2, r0
 80083be:	4322      	orrs	r2, r4
 80083c0:	4547      	cmp	r7, r8
 80083c2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80083c6:	bf8c      	ite	hi
 80083c8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80083cc:	2200      	movls	r2, #0
 80083ce:	4083      	lsls	r3, r0
 80083d0:	40ca      	lsrs	r2, r1
 80083d2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80083d6:	4313      	orrs	r3, r2
 80083d8:	e7de      	b.n	8008398 <__b2d+0x48>
 80083da:	ea42 0501 	orr.w	r5, r2, r1
 80083de:	e7db      	b.n	8008398 <__b2d+0x48>
 80083e0:	3ff00000 	.word	0x3ff00000

080083e4 <__d2b>:
 80083e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083e8:	460f      	mov	r7, r1
 80083ea:	2101      	movs	r1, #1
 80083ec:	ec59 8b10 	vmov	r8, r9, d0
 80083f0:	4616      	mov	r6, r2
 80083f2:	f7ff fc1b 	bl	8007c2c <_Balloc>
 80083f6:	4604      	mov	r4, r0
 80083f8:	b930      	cbnz	r0, 8008408 <__d2b+0x24>
 80083fa:	4602      	mov	r2, r0
 80083fc:	4b23      	ldr	r3, [pc, #140]	@ (800848c <__d2b+0xa8>)
 80083fe:	4824      	ldr	r0, [pc, #144]	@ (8008490 <__d2b+0xac>)
 8008400:	f240 310f 	movw	r1, #783	@ 0x30f
 8008404:	f000 f962 	bl	80086cc <__assert_func>
 8008408:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800840c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008410:	b10d      	cbz	r5, 8008416 <__d2b+0x32>
 8008412:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008416:	9301      	str	r3, [sp, #4]
 8008418:	f1b8 0300 	subs.w	r3, r8, #0
 800841c:	d023      	beq.n	8008466 <__d2b+0x82>
 800841e:	4668      	mov	r0, sp
 8008420:	9300      	str	r3, [sp, #0]
 8008422:	f7ff fd14 	bl	8007e4e <__lo0bits>
 8008426:	e9dd 1200 	ldrd	r1, r2, [sp]
 800842a:	b1d0      	cbz	r0, 8008462 <__d2b+0x7e>
 800842c:	f1c0 0320 	rsb	r3, r0, #32
 8008430:	fa02 f303 	lsl.w	r3, r2, r3
 8008434:	430b      	orrs	r3, r1
 8008436:	40c2      	lsrs	r2, r0
 8008438:	6163      	str	r3, [r4, #20]
 800843a:	9201      	str	r2, [sp, #4]
 800843c:	9b01      	ldr	r3, [sp, #4]
 800843e:	61a3      	str	r3, [r4, #24]
 8008440:	2b00      	cmp	r3, #0
 8008442:	bf0c      	ite	eq
 8008444:	2201      	moveq	r2, #1
 8008446:	2202      	movne	r2, #2
 8008448:	6122      	str	r2, [r4, #16]
 800844a:	b1a5      	cbz	r5, 8008476 <__d2b+0x92>
 800844c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008450:	4405      	add	r5, r0
 8008452:	603d      	str	r5, [r7, #0]
 8008454:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008458:	6030      	str	r0, [r6, #0]
 800845a:	4620      	mov	r0, r4
 800845c:	b003      	add	sp, #12
 800845e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008462:	6161      	str	r1, [r4, #20]
 8008464:	e7ea      	b.n	800843c <__d2b+0x58>
 8008466:	a801      	add	r0, sp, #4
 8008468:	f7ff fcf1 	bl	8007e4e <__lo0bits>
 800846c:	9b01      	ldr	r3, [sp, #4]
 800846e:	6163      	str	r3, [r4, #20]
 8008470:	3020      	adds	r0, #32
 8008472:	2201      	movs	r2, #1
 8008474:	e7e8      	b.n	8008448 <__d2b+0x64>
 8008476:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800847a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800847e:	6038      	str	r0, [r7, #0]
 8008480:	6918      	ldr	r0, [r3, #16]
 8008482:	f7ff fcc5 	bl	8007e10 <__hi0bits>
 8008486:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800848a:	e7e5      	b.n	8008458 <__d2b+0x74>
 800848c:	080090ba 	.word	0x080090ba
 8008490:	08009142 	.word	0x08009142

08008494 <__ratio>:
 8008494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008498:	b085      	sub	sp, #20
 800849a:	e9cd 1000 	strd	r1, r0, [sp]
 800849e:	a902      	add	r1, sp, #8
 80084a0:	f7ff ff56 	bl	8008350 <__b2d>
 80084a4:	9800      	ldr	r0, [sp, #0]
 80084a6:	a903      	add	r1, sp, #12
 80084a8:	ec55 4b10 	vmov	r4, r5, d0
 80084ac:	f7ff ff50 	bl	8008350 <__b2d>
 80084b0:	9b01      	ldr	r3, [sp, #4]
 80084b2:	6919      	ldr	r1, [r3, #16]
 80084b4:	9b00      	ldr	r3, [sp, #0]
 80084b6:	691b      	ldr	r3, [r3, #16]
 80084b8:	1ac9      	subs	r1, r1, r3
 80084ba:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80084be:	1a9b      	subs	r3, r3, r2
 80084c0:	ec5b ab10 	vmov	sl, fp, d0
 80084c4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	bfce      	itee	gt
 80084cc:	462a      	movgt	r2, r5
 80084ce:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80084d2:	465a      	movle	r2, fp
 80084d4:	462f      	mov	r7, r5
 80084d6:	46d9      	mov	r9, fp
 80084d8:	bfcc      	ite	gt
 80084da:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80084de:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80084e2:	464b      	mov	r3, r9
 80084e4:	4652      	mov	r2, sl
 80084e6:	4620      	mov	r0, r4
 80084e8:	4639      	mov	r1, r7
 80084ea:	f7f8 f9bf 	bl	800086c <__aeabi_ddiv>
 80084ee:	ec41 0b10 	vmov	d0, r0, r1
 80084f2:	b005      	add	sp, #20
 80084f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080084f8 <__copybits>:
 80084f8:	3901      	subs	r1, #1
 80084fa:	b570      	push	{r4, r5, r6, lr}
 80084fc:	1149      	asrs	r1, r1, #5
 80084fe:	6914      	ldr	r4, [r2, #16]
 8008500:	3101      	adds	r1, #1
 8008502:	f102 0314 	add.w	r3, r2, #20
 8008506:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800850a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800850e:	1f05      	subs	r5, r0, #4
 8008510:	42a3      	cmp	r3, r4
 8008512:	d30c      	bcc.n	800852e <__copybits+0x36>
 8008514:	1aa3      	subs	r3, r4, r2
 8008516:	3b11      	subs	r3, #17
 8008518:	f023 0303 	bic.w	r3, r3, #3
 800851c:	3211      	adds	r2, #17
 800851e:	42a2      	cmp	r2, r4
 8008520:	bf88      	it	hi
 8008522:	2300      	movhi	r3, #0
 8008524:	4418      	add	r0, r3
 8008526:	2300      	movs	r3, #0
 8008528:	4288      	cmp	r0, r1
 800852a:	d305      	bcc.n	8008538 <__copybits+0x40>
 800852c:	bd70      	pop	{r4, r5, r6, pc}
 800852e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008532:	f845 6f04 	str.w	r6, [r5, #4]!
 8008536:	e7eb      	b.n	8008510 <__copybits+0x18>
 8008538:	f840 3b04 	str.w	r3, [r0], #4
 800853c:	e7f4      	b.n	8008528 <__copybits+0x30>

0800853e <__any_on>:
 800853e:	f100 0214 	add.w	r2, r0, #20
 8008542:	6900      	ldr	r0, [r0, #16]
 8008544:	114b      	asrs	r3, r1, #5
 8008546:	4298      	cmp	r0, r3
 8008548:	b510      	push	{r4, lr}
 800854a:	db11      	blt.n	8008570 <__any_on+0x32>
 800854c:	dd0a      	ble.n	8008564 <__any_on+0x26>
 800854e:	f011 011f 	ands.w	r1, r1, #31
 8008552:	d007      	beq.n	8008564 <__any_on+0x26>
 8008554:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008558:	fa24 f001 	lsr.w	r0, r4, r1
 800855c:	fa00 f101 	lsl.w	r1, r0, r1
 8008560:	428c      	cmp	r4, r1
 8008562:	d10b      	bne.n	800857c <__any_on+0x3e>
 8008564:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008568:	4293      	cmp	r3, r2
 800856a:	d803      	bhi.n	8008574 <__any_on+0x36>
 800856c:	2000      	movs	r0, #0
 800856e:	bd10      	pop	{r4, pc}
 8008570:	4603      	mov	r3, r0
 8008572:	e7f7      	b.n	8008564 <__any_on+0x26>
 8008574:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008578:	2900      	cmp	r1, #0
 800857a:	d0f5      	beq.n	8008568 <__any_on+0x2a>
 800857c:	2001      	movs	r0, #1
 800857e:	e7f6      	b.n	800856e <__any_on+0x30>

08008580 <__sread>:
 8008580:	b510      	push	{r4, lr}
 8008582:	460c      	mov	r4, r1
 8008584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008588:	f000 f85c 	bl	8008644 <_read_r>
 800858c:	2800      	cmp	r0, #0
 800858e:	bfab      	itete	ge
 8008590:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008592:	89a3      	ldrhlt	r3, [r4, #12]
 8008594:	181b      	addge	r3, r3, r0
 8008596:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800859a:	bfac      	ite	ge
 800859c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800859e:	81a3      	strhlt	r3, [r4, #12]
 80085a0:	bd10      	pop	{r4, pc}

080085a2 <__swrite>:
 80085a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a6:	461f      	mov	r7, r3
 80085a8:	898b      	ldrh	r3, [r1, #12]
 80085aa:	05db      	lsls	r3, r3, #23
 80085ac:	4605      	mov	r5, r0
 80085ae:	460c      	mov	r4, r1
 80085b0:	4616      	mov	r6, r2
 80085b2:	d505      	bpl.n	80085c0 <__swrite+0x1e>
 80085b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085b8:	2302      	movs	r3, #2
 80085ba:	2200      	movs	r2, #0
 80085bc:	f000 f830 	bl	8008620 <_lseek_r>
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80085ca:	81a3      	strh	r3, [r4, #12]
 80085cc:	4632      	mov	r2, r6
 80085ce:	463b      	mov	r3, r7
 80085d0:	4628      	mov	r0, r5
 80085d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085d6:	f000 b857 	b.w	8008688 <_write_r>

080085da <__sseek>:
 80085da:	b510      	push	{r4, lr}
 80085dc:	460c      	mov	r4, r1
 80085de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085e2:	f000 f81d 	bl	8008620 <_lseek_r>
 80085e6:	1c43      	adds	r3, r0, #1
 80085e8:	89a3      	ldrh	r3, [r4, #12]
 80085ea:	bf15      	itete	ne
 80085ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80085ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80085f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80085f6:	81a3      	strheq	r3, [r4, #12]
 80085f8:	bf18      	it	ne
 80085fa:	81a3      	strhne	r3, [r4, #12]
 80085fc:	bd10      	pop	{r4, pc}

080085fe <__sclose>:
 80085fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008602:	f000 b853 	b.w	80086ac <_close_r>

08008606 <__ascii_wctomb>:
 8008606:	4603      	mov	r3, r0
 8008608:	4608      	mov	r0, r1
 800860a:	b141      	cbz	r1, 800861e <__ascii_wctomb+0x18>
 800860c:	2aff      	cmp	r2, #255	@ 0xff
 800860e:	d904      	bls.n	800861a <__ascii_wctomb+0x14>
 8008610:	228a      	movs	r2, #138	@ 0x8a
 8008612:	601a      	str	r2, [r3, #0]
 8008614:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008618:	4770      	bx	lr
 800861a:	700a      	strb	r2, [r1, #0]
 800861c:	2001      	movs	r0, #1
 800861e:	4770      	bx	lr

08008620 <_lseek_r>:
 8008620:	b538      	push	{r3, r4, r5, lr}
 8008622:	4d07      	ldr	r5, [pc, #28]	@ (8008640 <_lseek_r+0x20>)
 8008624:	4604      	mov	r4, r0
 8008626:	4608      	mov	r0, r1
 8008628:	4611      	mov	r1, r2
 800862a:	2200      	movs	r2, #0
 800862c:	602a      	str	r2, [r5, #0]
 800862e:	461a      	mov	r2, r3
 8008630:	f7f9 fe11 	bl	8002256 <_lseek>
 8008634:	1c43      	adds	r3, r0, #1
 8008636:	d102      	bne.n	800863e <_lseek_r+0x1e>
 8008638:	682b      	ldr	r3, [r5, #0]
 800863a:	b103      	cbz	r3, 800863e <_lseek_r+0x1e>
 800863c:	6023      	str	r3, [r4, #0]
 800863e:	bd38      	pop	{r3, r4, r5, pc}
 8008640:	20000638 	.word	0x20000638

08008644 <_read_r>:
 8008644:	b538      	push	{r3, r4, r5, lr}
 8008646:	4d07      	ldr	r5, [pc, #28]	@ (8008664 <_read_r+0x20>)
 8008648:	4604      	mov	r4, r0
 800864a:	4608      	mov	r0, r1
 800864c:	4611      	mov	r1, r2
 800864e:	2200      	movs	r2, #0
 8008650:	602a      	str	r2, [r5, #0]
 8008652:	461a      	mov	r2, r3
 8008654:	f7f9 fd9f 	bl	8002196 <_read>
 8008658:	1c43      	adds	r3, r0, #1
 800865a:	d102      	bne.n	8008662 <_read_r+0x1e>
 800865c:	682b      	ldr	r3, [r5, #0]
 800865e:	b103      	cbz	r3, 8008662 <_read_r+0x1e>
 8008660:	6023      	str	r3, [r4, #0]
 8008662:	bd38      	pop	{r3, r4, r5, pc}
 8008664:	20000638 	.word	0x20000638

08008668 <_sbrk_r>:
 8008668:	b538      	push	{r3, r4, r5, lr}
 800866a:	4d06      	ldr	r5, [pc, #24]	@ (8008684 <_sbrk_r+0x1c>)
 800866c:	2300      	movs	r3, #0
 800866e:	4604      	mov	r4, r0
 8008670:	4608      	mov	r0, r1
 8008672:	602b      	str	r3, [r5, #0]
 8008674:	f7f9 fdfc 	bl	8002270 <_sbrk>
 8008678:	1c43      	adds	r3, r0, #1
 800867a:	d102      	bne.n	8008682 <_sbrk_r+0x1a>
 800867c:	682b      	ldr	r3, [r5, #0]
 800867e:	b103      	cbz	r3, 8008682 <_sbrk_r+0x1a>
 8008680:	6023      	str	r3, [r4, #0]
 8008682:	bd38      	pop	{r3, r4, r5, pc}
 8008684:	20000638 	.word	0x20000638

08008688 <_write_r>:
 8008688:	b538      	push	{r3, r4, r5, lr}
 800868a:	4d07      	ldr	r5, [pc, #28]	@ (80086a8 <_write_r+0x20>)
 800868c:	4604      	mov	r4, r0
 800868e:	4608      	mov	r0, r1
 8008690:	4611      	mov	r1, r2
 8008692:	2200      	movs	r2, #0
 8008694:	602a      	str	r2, [r5, #0]
 8008696:	461a      	mov	r2, r3
 8008698:	f7f9 fd9a 	bl	80021d0 <_write>
 800869c:	1c43      	adds	r3, r0, #1
 800869e:	d102      	bne.n	80086a6 <_write_r+0x1e>
 80086a0:	682b      	ldr	r3, [r5, #0]
 80086a2:	b103      	cbz	r3, 80086a6 <_write_r+0x1e>
 80086a4:	6023      	str	r3, [r4, #0]
 80086a6:	bd38      	pop	{r3, r4, r5, pc}
 80086a8:	20000638 	.word	0x20000638

080086ac <_close_r>:
 80086ac:	b538      	push	{r3, r4, r5, lr}
 80086ae:	4d06      	ldr	r5, [pc, #24]	@ (80086c8 <_close_r+0x1c>)
 80086b0:	2300      	movs	r3, #0
 80086b2:	4604      	mov	r4, r0
 80086b4:	4608      	mov	r0, r1
 80086b6:	602b      	str	r3, [r5, #0]
 80086b8:	f7f9 fda6 	bl	8002208 <_close>
 80086bc:	1c43      	adds	r3, r0, #1
 80086be:	d102      	bne.n	80086c6 <_close_r+0x1a>
 80086c0:	682b      	ldr	r3, [r5, #0]
 80086c2:	b103      	cbz	r3, 80086c6 <_close_r+0x1a>
 80086c4:	6023      	str	r3, [r4, #0]
 80086c6:	bd38      	pop	{r3, r4, r5, pc}
 80086c8:	20000638 	.word	0x20000638

080086cc <__assert_func>:
 80086cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086ce:	4614      	mov	r4, r2
 80086d0:	461a      	mov	r2, r3
 80086d2:	4b09      	ldr	r3, [pc, #36]	@ (80086f8 <__assert_func+0x2c>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4605      	mov	r5, r0
 80086d8:	68d8      	ldr	r0, [r3, #12]
 80086da:	b14c      	cbz	r4, 80086f0 <__assert_func+0x24>
 80086dc:	4b07      	ldr	r3, [pc, #28]	@ (80086fc <__assert_func+0x30>)
 80086de:	9100      	str	r1, [sp, #0]
 80086e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086e4:	4906      	ldr	r1, [pc, #24]	@ (8008700 <__assert_func+0x34>)
 80086e6:	462b      	mov	r3, r5
 80086e8:	f000 f874 	bl	80087d4 <fiprintf>
 80086ec:	f000 f884 	bl	80087f8 <abort>
 80086f0:	4b04      	ldr	r3, [pc, #16]	@ (8008704 <__assert_func+0x38>)
 80086f2:	461c      	mov	r4, r3
 80086f4:	e7f3      	b.n	80086de <__assert_func+0x12>
 80086f6:	bf00      	nop
 80086f8:	200001b0 	.word	0x200001b0
 80086fc:	0800919b 	.word	0x0800919b
 8008700:	080091a8 	.word	0x080091a8
 8008704:	080091d6 	.word	0x080091d6

08008708 <_calloc_r>:
 8008708:	b570      	push	{r4, r5, r6, lr}
 800870a:	fba1 5402 	umull	r5, r4, r1, r2
 800870e:	b934      	cbnz	r4, 800871e <_calloc_r+0x16>
 8008710:	4629      	mov	r1, r5
 8008712:	f7ff f941 	bl	8007998 <_malloc_r>
 8008716:	4606      	mov	r6, r0
 8008718:	b928      	cbnz	r0, 8008726 <_calloc_r+0x1e>
 800871a:	4630      	mov	r0, r6
 800871c:	bd70      	pop	{r4, r5, r6, pc}
 800871e:	220c      	movs	r2, #12
 8008720:	6002      	str	r2, [r0, #0]
 8008722:	2600      	movs	r6, #0
 8008724:	e7f9      	b.n	800871a <_calloc_r+0x12>
 8008726:	462a      	mov	r2, r5
 8008728:	4621      	mov	r1, r4
 800872a:	f7fe fd6b 	bl	8007204 <memset>
 800872e:	e7f4      	b.n	800871a <_calloc_r+0x12>

08008730 <_free_r>:
 8008730:	b538      	push	{r3, r4, r5, lr}
 8008732:	4605      	mov	r5, r0
 8008734:	2900      	cmp	r1, #0
 8008736:	d041      	beq.n	80087bc <_free_r+0x8c>
 8008738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800873c:	1f0c      	subs	r4, r1, #4
 800873e:	2b00      	cmp	r3, #0
 8008740:	bfb8      	it	lt
 8008742:	18e4      	addlt	r4, r4, r3
 8008744:	f7ff fa66 	bl	8007c14 <__malloc_lock>
 8008748:	4a1d      	ldr	r2, [pc, #116]	@ (80087c0 <_free_r+0x90>)
 800874a:	6813      	ldr	r3, [r2, #0]
 800874c:	b933      	cbnz	r3, 800875c <_free_r+0x2c>
 800874e:	6063      	str	r3, [r4, #4]
 8008750:	6014      	str	r4, [r2, #0]
 8008752:	4628      	mov	r0, r5
 8008754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008758:	f7ff ba62 	b.w	8007c20 <__malloc_unlock>
 800875c:	42a3      	cmp	r3, r4
 800875e:	d908      	bls.n	8008772 <_free_r+0x42>
 8008760:	6820      	ldr	r0, [r4, #0]
 8008762:	1821      	adds	r1, r4, r0
 8008764:	428b      	cmp	r3, r1
 8008766:	bf01      	itttt	eq
 8008768:	6819      	ldreq	r1, [r3, #0]
 800876a:	685b      	ldreq	r3, [r3, #4]
 800876c:	1809      	addeq	r1, r1, r0
 800876e:	6021      	streq	r1, [r4, #0]
 8008770:	e7ed      	b.n	800874e <_free_r+0x1e>
 8008772:	461a      	mov	r2, r3
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	b10b      	cbz	r3, 800877c <_free_r+0x4c>
 8008778:	42a3      	cmp	r3, r4
 800877a:	d9fa      	bls.n	8008772 <_free_r+0x42>
 800877c:	6811      	ldr	r1, [r2, #0]
 800877e:	1850      	adds	r0, r2, r1
 8008780:	42a0      	cmp	r0, r4
 8008782:	d10b      	bne.n	800879c <_free_r+0x6c>
 8008784:	6820      	ldr	r0, [r4, #0]
 8008786:	4401      	add	r1, r0
 8008788:	1850      	adds	r0, r2, r1
 800878a:	4283      	cmp	r3, r0
 800878c:	6011      	str	r1, [r2, #0]
 800878e:	d1e0      	bne.n	8008752 <_free_r+0x22>
 8008790:	6818      	ldr	r0, [r3, #0]
 8008792:	685b      	ldr	r3, [r3, #4]
 8008794:	6053      	str	r3, [r2, #4]
 8008796:	4408      	add	r0, r1
 8008798:	6010      	str	r0, [r2, #0]
 800879a:	e7da      	b.n	8008752 <_free_r+0x22>
 800879c:	d902      	bls.n	80087a4 <_free_r+0x74>
 800879e:	230c      	movs	r3, #12
 80087a0:	602b      	str	r3, [r5, #0]
 80087a2:	e7d6      	b.n	8008752 <_free_r+0x22>
 80087a4:	6820      	ldr	r0, [r4, #0]
 80087a6:	1821      	adds	r1, r4, r0
 80087a8:	428b      	cmp	r3, r1
 80087aa:	bf04      	itt	eq
 80087ac:	6819      	ldreq	r1, [r3, #0]
 80087ae:	685b      	ldreq	r3, [r3, #4]
 80087b0:	6063      	str	r3, [r4, #4]
 80087b2:	bf04      	itt	eq
 80087b4:	1809      	addeq	r1, r1, r0
 80087b6:	6021      	streq	r1, [r4, #0]
 80087b8:	6054      	str	r4, [r2, #4]
 80087ba:	e7ca      	b.n	8008752 <_free_r+0x22>
 80087bc:	bd38      	pop	{r3, r4, r5, pc}
 80087be:	bf00      	nop
 80087c0:	20000634 	.word	0x20000634

080087c4 <malloc>:
 80087c4:	4b02      	ldr	r3, [pc, #8]	@ (80087d0 <malloc+0xc>)
 80087c6:	4601      	mov	r1, r0
 80087c8:	6818      	ldr	r0, [r3, #0]
 80087ca:	f7ff b8e5 	b.w	8007998 <_malloc_r>
 80087ce:	bf00      	nop
 80087d0:	200001b0 	.word	0x200001b0

080087d4 <fiprintf>:
 80087d4:	b40e      	push	{r1, r2, r3}
 80087d6:	b503      	push	{r0, r1, lr}
 80087d8:	4601      	mov	r1, r0
 80087da:	ab03      	add	r3, sp, #12
 80087dc:	4805      	ldr	r0, [pc, #20]	@ (80087f4 <fiprintf+0x20>)
 80087de:	f853 2b04 	ldr.w	r2, [r3], #4
 80087e2:	6800      	ldr	r0, [r0, #0]
 80087e4:	9301      	str	r3, [sp, #4]
 80087e6:	f000 f837 	bl	8008858 <_vfiprintf_r>
 80087ea:	b002      	add	sp, #8
 80087ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80087f0:	b003      	add	sp, #12
 80087f2:	4770      	bx	lr
 80087f4:	200001b0 	.word	0x200001b0

080087f8 <abort>:
 80087f8:	b508      	push	{r3, lr}
 80087fa:	2006      	movs	r0, #6
 80087fc:	f000 fbee 	bl	8008fdc <raise>
 8008800:	2001      	movs	r0, #1
 8008802:	f7f9 fcbd 	bl	8002180 <_exit>

08008806 <__sfputc_r>:
 8008806:	6893      	ldr	r3, [r2, #8]
 8008808:	3b01      	subs	r3, #1
 800880a:	2b00      	cmp	r3, #0
 800880c:	b410      	push	{r4}
 800880e:	6093      	str	r3, [r2, #8]
 8008810:	da08      	bge.n	8008824 <__sfputc_r+0x1e>
 8008812:	6994      	ldr	r4, [r2, #24]
 8008814:	42a3      	cmp	r3, r4
 8008816:	db01      	blt.n	800881c <__sfputc_r+0x16>
 8008818:	290a      	cmp	r1, #10
 800881a:	d103      	bne.n	8008824 <__sfputc_r+0x1e>
 800881c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008820:	f000 babe 	b.w	8008da0 <__swbuf_r>
 8008824:	6813      	ldr	r3, [r2, #0]
 8008826:	1c58      	adds	r0, r3, #1
 8008828:	6010      	str	r0, [r2, #0]
 800882a:	7019      	strb	r1, [r3, #0]
 800882c:	4608      	mov	r0, r1
 800882e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008832:	4770      	bx	lr

08008834 <__sfputs_r>:
 8008834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008836:	4606      	mov	r6, r0
 8008838:	460f      	mov	r7, r1
 800883a:	4614      	mov	r4, r2
 800883c:	18d5      	adds	r5, r2, r3
 800883e:	42ac      	cmp	r4, r5
 8008840:	d101      	bne.n	8008846 <__sfputs_r+0x12>
 8008842:	2000      	movs	r0, #0
 8008844:	e007      	b.n	8008856 <__sfputs_r+0x22>
 8008846:	f814 1b01 	ldrb.w	r1, [r4], #1
 800884a:	463a      	mov	r2, r7
 800884c:	4630      	mov	r0, r6
 800884e:	f7ff ffda 	bl	8008806 <__sfputc_r>
 8008852:	1c43      	adds	r3, r0, #1
 8008854:	d1f3      	bne.n	800883e <__sfputs_r+0xa>
 8008856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008858 <_vfiprintf_r>:
 8008858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800885c:	460d      	mov	r5, r1
 800885e:	b09d      	sub	sp, #116	@ 0x74
 8008860:	4614      	mov	r4, r2
 8008862:	4698      	mov	r8, r3
 8008864:	4606      	mov	r6, r0
 8008866:	b118      	cbz	r0, 8008870 <_vfiprintf_r+0x18>
 8008868:	6a03      	ldr	r3, [r0, #32]
 800886a:	b90b      	cbnz	r3, 8008870 <_vfiprintf_r+0x18>
 800886c:	f7fd fe84 	bl	8006578 <__sinit>
 8008870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008872:	07d9      	lsls	r1, r3, #31
 8008874:	d405      	bmi.n	8008882 <_vfiprintf_r+0x2a>
 8008876:	89ab      	ldrh	r3, [r5, #12]
 8008878:	059a      	lsls	r2, r3, #22
 800887a:	d402      	bmi.n	8008882 <_vfiprintf_r+0x2a>
 800887c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800887e:	f7fe fd14 	bl	80072aa <__retarget_lock_acquire_recursive>
 8008882:	89ab      	ldrh	r3, [r5, #12]
 8008884:	071b      	lsls	r3, r3, #28
 8008886:	d501      	bpl.n	800888c <_vfiprintf_r+0x34>
 8008888:	692b      	ldr	r3, [r5, #16]
 800888a:	b99b      	cbnz	r3, 80088b4 <_vfiprintf_r+0x5c>
 800888c:	4629      	mov	r1, r5
 800888e:	4630      	mov	r0, r6
 8008890:	f000 fac4 	bl	8008e1c <__swsetup_r>
 8008894:	b170      	cbz	r0, 80088b4 <_vfiprintf_r+0x5c>
 8008896:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008898:	07dc      	lsls	r4, r3, #31
 800889a:	d504      	bpl.n	80088a6 <_vfiprintf_r+0x4e>
 800889c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80088a0:	b01d      	add	sp, #116	@ 0x74
 80088a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088a6:	89ab      	ldrh	r3, [r5, #12]
 80088a8:	0598      	lsls	r0, r3, #22
 80088aa:	d4f7      	bmi.n	800889c <_vfiprintf_r+0x44>
 80088ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088ae:	f7fe fcfd 	bl	80072ac <__retarget_lock_release_recursive>
 80088b2:	e7f3      	b.n	800889c <_vfiprintf_r+0x44>
 80088b4:	2300      	movs	r3, #0
 80088b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80088b8:	2320      	movs	r3, #32
 80088ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088be:	f8cd 800c 	str.w	r8, [sp, #12]
 80088c2:	2330      	movs	r3, #48	@ 0x30
 80088c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008a74 <_vfiprintf_r+0x21c>
 80088c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088cc:	f04f 0901 	mov.w	r9, #1
 80088d0:	4623      	mov	r3, r4
 80088d2:	469a      	mov	sl, r3
 80088d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088d8:	b10a      	cbz	r2, 80088de <_vfiprintf_r+0x86>
 80088da:	2a25      	cmp	r2, #37	@ 0x25
 80088dc:	d1f9      	bne.n	80088d2 <_vfiprintf_r+0x7a>
 80088de:	ebba 0b04 	subs.w	fp, sl, r4
 80088e2:	d00b      	beq.n	80088fc <_vfiprintf_r+0xa4>
 80088e4:	465b      	mov	r3, fp
 80088e6:	4622      	mov	r2, r4
 80088e8:	4629      	mov	r1, r5
 80088ea:	4630      	mov	r0, r6
 80088ec:	f7ff ffa2 	bl	8008834 <__sfputs_r>
 80088f0:	3001      	adds	r0, #1
 80088f2:	f000 80a7 	beq.w	8008a44 <_vfiprintf_r+0x1ec>
 80088f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088f8:	445a      	add	r2, fp
 80088fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80088fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 809f 	beq.w	8008a44 <_vfiprintf_r+0x1ec>
 8008906:	2300      	movs	r3, #0
 8008908:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800890c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008910:	f10a 0a01 	add.w	sl, sl, #1
 8008914:	9304      	str	r3, [sp, #16]
 8008916:	9307      	str	r3, [sp, #28]
 8008918:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800891c:	931a      	str	r3, [sp, #104]	@ 0x68
 800891e:	4654      	mov	r4, sl
 8008920:	2205      	movs	r2, #5
 8008922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008926:	4853      	ldr	r0, [pc, #332]	@ (8008a74 <_vfiprintf_r+0x21c>)
 8008928:	f7f7 fc6a 	bl	8000200 <memchr>
 800892c:	9a04      	ldr	r2, [sp, #16]
 800892e:	b9d8      	cbnz	r0, 8008968 <_vfiprintf_r+0x110>
 8008930:	06d1      	lsls	r1, r2, #27
 8008932:	bf44      	itt	mi
 8008934:	2320      	movmi	r3, #32
 8008936:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800893a:	0713      	lsls	r3, r2, #28
 800893c:	bf44      	itt	mi
 800893e:	232b      	movmi	r3, #43	@ 0x2b
 8008940:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008944:	f89a 3000 	ldrb.w	r3, [sl]
 8008948:	2b2a      	cmp	r3, #42	@ 0x2a
 800894a:	d015      	beq.n	8008978 <_vfiprintf_r+0x120>
 800894c:	9a07      	ldr	r2, [sp, #28]
 800894e:	4654      	mov	r4, sl
 8008950:	2000      	movs	r0, #0
 8008952:	f04f 0c0a 	mov.w	ip, #10
 8008956:	4621      	mov	r1, r4
 8008958:	f811 3b01 	ldrb.w	r3, [r1], #1
 800895c:	3b30      	subs	r3, #48	@ 0x30
 800895e:	2b09      	cmp	r3, #9
 8008960:	d94b      	bls.n	80089fa <_vfiprintf_r+0x1a2>
 8008962:	b1b0      	cbz	r0, 8008992 <_vfiprintf_r+0x13a>
 8008964:	9207      	str	r2, [sp, #28]
 8008966:	e014      	b.n	8008992 <_vfiprintf_r+0x13a>
 8008968:	eba0 0308 	sub.w	r3, r0, r8
 800896c:	fa09 f303 	lsl.w	r3, r9, r3
 8008970:	4313      	orrs	r3, r2
 8008972:	9304      	str	r3, [sp, #16]
 8008974:	46a2      	mov	sl, r4
 8008976:	e7d2      	b.n	800891e <_vfiprintf_r+0xc6>
 8008978:	9b03      	ldr	r3, [sp, #12]
 800897a:	1d19      	adds	r1, r3, #4
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	9103      	str	r1, [sp, #12]
 8008980:	2b00      	cmp	r3, #0
 8008982:	bfbb      	ittet	lt
 8008984:	425b      	neglt	r3, r3
 8008986:	f042 0202 	orrlt.w	r2, r2, #2
 800898a:	9307      	strge	r3, [sp, #28]
 800898c:	9307      	strlt	r3, [sp, #28]
 800898e:	bfb8      	it	lt
 8008990:	9204      	strlt	r2, [sp, #16]
 8008992:	7823      	ldrb	r3, [r4, #0]
 8008994:	2b2e      	cmp	r3, #46	@ 0x2e
 8008996:	d10a      	bne.n	80089ae <_vfiprintf_r+0x156>
 8008998:	7863      	ldrb	r3, [r4, #1]
 800899a:	2b2a      	cmp	r3, #42	@ 0x2a
 800899c:	d132      	bne.n	8008a04 <_vfiprintf_r+0x1ac>
 800899e:	9b03      	ldr	r3, [sp, #12]
 80089a0:	1d1a      	adds	r2, r3, #4
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	9203      	str	r2, [sp, #12]
 80089a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089aa:	3402      	adds	r4, #2
 80089ac:	9305      	str	r3, [sp, #20]
 80089ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008a84 <_vfiprintf_r+0x22c>
 80089b2:	7821      	ldrb	r1, [r4, #0]
 80089b4:	2203      	movs	r2, #3
 80089b6:	4650      	mov	r0, sl
 80089b8:	f7f7 fc22 	bl	8000200 <memchr>
 80089bc:	b138      	cbz	r0, 80089ce <_vfiprintf_r+0x176>
 80089be:	9b04      	ldr	r3, [sp, #16]
 80089c0:	eba0 000a 	sub.w	r0, r0, sl
 80089c4:	2240      	movs	r2, #64	@ 0x40
 80089c6:	4082      	lsls	r2, r0
 80089c8:	4313      	orrs	r3, r2
 80089ca:	3401      	adds	r4, #1
 80089cc:	9304      	str	r3, [sp, #16]
 80089ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d2:	4829      	ldr	r0, [pc, #164]	@ (8008a78 <_vfiprintf_r+0x220>)
 80089d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089d8:	2206      	movs	r2, #6
 80089da:	f7f7 fc11 	bl	8000200 <memchr>
 80089de:	2800      	cmp	r0, #0
 80089e0:	d03f      	beq.n	8008a62 <_vfiprintf_r+0x20a>
 80089e2:	4b26      	ldr	r3, [pc, #152]	@ (8008a7c <_vfiprintf_r+0x224>)
 80089e4:	bb1b      	cbnz	r3, 8008a2e <_vfiprintf_r+0x1d6>
 80089e6:	9b03      	ldr	r3, [sp, #12]
 80089e8:	3307      	adds	r3, #7
 80089ea:	f023 0307 	bic.w	r3, r3, #7
 80089ee:	3308      	adds	r3, #8
 80089f0:	9303      	str	r3, [sp, #12]
 80089f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089f4:	443b      	add	r3, r7
 80089f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80089f8:	e76a      	b.n	80088d0 <_vfiprintf_r+0x78>
 80089fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80089fe:	460c      	mov	r4, r1
 8008a00:	2001      	movs	r0, #1
 8008a02:	e7a8      	b.n	8008956 <_vfiprintf_r+0xfe>
 8008a04:	2300      	movs	r3, #0
 8008a06:	3401      	adds	r4, #1
 8008a08:	9305      	str	r3, [sp, #20]
 8008a0a:	4619      	mov	r1, r3
 8008a0c:	f04f 0c0a 	mov.w	ip, #10
 8008a10:	4620      	mov	r0, r4
 8008a12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a16:	3a30      	subs	r2, #48	@ 0x30
 8008a18:	2a09      	cmp	r2, #9
 8008a1a:	d903      	bls.n	8008a24 <_vfiprintf_r+0x1cc>
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d0c6      	beq.n	80089ae <_vfiprintf_r+0x156>
 8008a20:	9105      	str	r1, [sp, #20]
 8008a22:	e7c4      	b.n	80089ae <_vfiprintf_r+0x156>
 8008a24:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a28:	4604      	mov	r4, r0
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	e7f0      	b.n	8008a10 <_vfiprintf_r+0x1b8>
 8008a2e:	ab03      	add	r3, sp, #12
 8008a30:	9300      	str	r3, [sp, #0]
 8008a32:	462a      	mov	r2, r5
 8008a34:	4b12      	ldr	r3, [pc, #72]	@ (8008a80 <_vfiprintf_r+0x228>)
 8008a36:	a904      	add	r1, sp, #16
 8008a38:	4630      	mov	r0, r6
 8008a3a:	f3af 8000 	nop.w
 8008a3e:	4607      	mov	r7, r0
 8008a40:	1c78      	adds	r0, r7, #1
 8008a42:	d1d6      	bne.n	80089f2 <_vfiprintf_r+0x19a>
 8008a44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a46:	07d9      	lsls	r1, r3, #31
 8008a48:	d405      	bmi.n	8008a56 <_vfiprintf_r+0x1fe>
 8008a4a:	89ab      	ldrh	r3, [r5, #12]
 8008a4c:	059a      	lsls	r2, r3, #22
 8008a4e:	d402      	bmi.n	8008a56 <_vfiprintf_r+0x1fe>
 8008a50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a52:	f7fe fc2b 	bl	80072ac <__retarget_lock_release_recursive>
 8008a56:	89ab      	ldrh	r3, [r5, #12]
 8008a58:	065b      	lsls	r3, r3, #25
 8008a5a:	f53f af1f 	bmi.w	800889c <_vfiprintf_r+0x44>
 8008a5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a60:	e71e      	b.n	80088a0 <_vfiprintf_r+0x48>
 8008a62:	ab03      	add	r3, sp, #12
 8008a64:	9300      	str	r3, [sp, #0]
 8008a66:	462a      	mov	r2, r5
 8008a68:	4b05      	ldr	r3, [pc, #20]	@ (8008a80 <_vfiprintf_r+0x228>)
 8008a6a:	a904      	add	r1, sp, #16
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f000 f879 	bl	8008b64 <_printf_i>
 8008a72:	e7e4      	b.n	8008a3e <_vfiprintf_r+0x1e6>
 8008a74:	080091d7 	.word	0x080091d7
 8008a78:	080091e1 	.word	0x080091e1
 8008a7c:	00000000 	.word	0x00000000
 8008a80:	08008835 	.word	0x08008835
 8008a84:	080091dd 	.word	0x080091dd

08008a88 <_printf_common>:
 8008a88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a8c:	4616      	mov	r6, r2
 8008a8e:	4698      	mov	r8, r3
 8008a90:	688a      	ldr	r2, [r1, #8]
 8008a92:	690b      	ldr	r3, [r1, #16]
 8008a94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	bfb8      	it	lt
 8008a9c:	4613      	movlt	r3, r2
 8008a9e:	6033      	str	r3, [r6, #0]
 8008aa0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008aa4:	4607      	mov	r7, r0
 8008aa6:	460c      	mov	r4, r1
 8008aa8:	b10a      	cbz	r2, 8008aae <_printf_common+0x26>
 8008aaa:	3301      	adds	r3, #1
 8008aac:	6033      	str	r3, [r6, #0]
 8008aae:	6823      	ldr	r3, [r4, #0]
 8008ab0:	0699      	lsls	r1, r3, #26
 8008ab2:	bf42      	ittt	mi
 8008ab4:	6833      	ldrmi	r3, [r6, #0]
 8008ab6:	3302      	addmi	r3, #2
 8008ab8:	6033      	strmi	r3, [r6, #0]
 8008aba:	6825      	ldr	r5, [r4, #0]
 8008abc:	f015 0506 	ands.w	r5, r5, #6
 8008ac0:	d106      	bne.n	8008ad0 <_printf_common+0x48>
 8008ac2:	f104 0a19 	add.w	sl, r4, #25
 8008ac6:	68e3      	ldr	r3, [r4, #12]
 8008ac8:	6832      	ldr	r2, [r6, #0]
 8008aca:	1a9b      	subs	r3, r3, r2
 8008acc:	42ab      	cmp	r3, r5
 8008ace:	dc26      	bgt.n	8008b1e <_printf_common+0x96>
 8008ad0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ad4:	6822      	ldr	r2, [r4, #0]
 8008ad6:	3b00      	subs	r3, #0
 8008ad8:	bf18      	it	ne
 8008ada:	2301      	movne	r3, #1
 8008adc:	0692      	lsls	r2, r2, #26
 8008ade:	d42b      	bmi.n	8008b38 <_printf_common+0xb0>
 8008ae0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ae4:	4641      	mov	r1, r8
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	47c8      	blx	r9
 8008aea:	3001      	adds	r0, #1
 8008aec:	d01e      	beq.n	8008b2c <_printf_common+0xa4>
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	6922      	ldr	r2, [r4, #16]
 8008af2:	f003 0306 	and.w	r3, r3, #6
 8008af6:	2b04      	cmp	r3, #4
 8008af8:	bf02      	ittt	eq
 8008afa:	68e5      	ldreq	r5, [r4, #12]
 8008afc:	6833      	ldreq	r3, [r6, #0]
 8008afe:	1aed      	subeq	r5, r5, r3
 8008b00:	68a3      	ldr	r3, [r4, #8]
 8008b02:	bf0c      	ite	eq
 8008b04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b08:	2500      	movne	r5, #0
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	bfc4      	itt	gt
 8008b0e:	1a9b      	subgt	r3, r3, r2
 8008b10:	18ed      	addgt	r5, r5, r3
 8008b12:	2600      	movs	r6, #0
 8008b14:	341a      	adds	r4, #26
 8008b16:	42b5      	cmp	r5, r6
 8008b18:	d11a      	bne.n	8008b50 <_printf_common+0xc8>
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	e008      	b.n	8008b30 <_printf_common+0xa8>
 8008b1e:	2301      	movs	r3, #1
 8008b20:	4652      	mov	r2, sl
 8008b22:	4641      	mov	r1, r8
 8008b24:	4638      	mov	r0, r7
 8008b26:	47c8      	blx	r9
 8008b28:	3001      	adds	r0, #1
 8008b2a:	d103      	bne.n	8008b34 <_printf_common+0xac>
 8008b2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008b30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b34:	3501      	adds	r5, #1
 8008b36:	e7c6      	b.n	8008ac6 <_printf_common+0x3e>
 8008b38:	18e1      	adds	r1, r4, r3
 8008b3a:	1c5a      	adds	r2, r3, #1
 8008b3c:	2030      	movs	r0, #48	@ 0x30
 8008b3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b42:	4422      	add	r2, r4
 8008b44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b4c:	3302      	adds	r3, #2
 8008b4e:	e7c7      	b.n	8008ae0 <_printf_common+0x58>
 8008b50:	2301      	movs	r3, #1
 8008b52:	4622      	mov	r2, r4
 8008b54:	4641      	mov	r1, r8
 8008b56:	4638      	mov	r0, r7
 8008b58:	47c8      	blx	r9
 8008b5a:	3001      	adds	r0, #1
 8008b5c:	d0e6      	beq.n	8008b2c <_printf_common+0xa4>
 8008b5e:	3601      	adds	r6, #1
 8008b60:	e7d9      	b.n	8008b16 <_printf_common+0x8e>
	...

08008b64 <_printf_i>:
 8008b64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b68:	7e0f      	ldrb	r7, [r1, #24]
 8008b6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b6c:	2f78      	cmp	r7, #120	@ 0x78
 8008b6e:	4691      	mov	r9, r2
 8008b70:	4680      	mov	r8, r0
 8008b72:	460c      	mov	r4, r1
 8008b74:	469a      	mov	sl, r3
 8008b76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b7a:	d807      	bhi.n	8008b8c <_printf_i+0x28>
 8008b7c:	2f62      	cmp	r7, #98	@ 0x62
 8008b7e:	d80a      	bhi.n	8008b96 <_printf_i+0x32>
 8008b80:	2f00      	cmp	r7, #0
 8008b82:	f000 80d1 	beq.w	8008d28 <_printf_i+0x1c4>
 8008b86:	2f58      	cmp	r7, #88	@ 0x58
 8008b88:	f000 80b8 	beq.w	8008cfc <_printf_i+0x198>
 8008b8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b94:	e03a      	b.n	8008c0c <_printf_i+0xa8>
 8008b96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b9a:	2b15      	cmp	r3, #21
 8008b9c:	d8f6      	bhi.n	8008b8c <_printf_i+0x28>
 8008b9e:	a101      	add	r1, pc, #4	@ (adr r1, 8008ba4 <_printf_i+0x40>)
 8008ba0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ba4:	08008bfd 	.word	0x08008bfd
 8008ba8:	08008c11 	.word	0x08008c11
 8008bac:	08008b8d 	.word	0x08008b8d
 8008bb0:	08008b8d 	.word	0x08008b8d
 8008bb4:	08008b8d 	.word	0x08008b8d
 8008bb8:	08008b8d 	.word	0x08008b8d
 8008bbc:	08008c11 	.word	0x08008c11
 8008bc0:	08008b8d 	.word	0x08008b8d
 8008bc4:	08008b8d 	.word	0x08008b8d
 8008bc8:	08008b8d 	.word	0x08008b8d
 8008bcc:	08008b8d 	.word	0x08008b8d
 8008bd0:	08008d0f 	.word	0x08008d0f
 8008bd4:	08008c3b 	.word	0x08008c3b
 8008bd8:	08008cc9 	.word	0x08008cc9
 8008bdc:	08008b8d 	.word	0x08008b8d
 8008be0:	08008b8d 	.word	0x08008b8d
 8008be4:	08008d31 	.word	0x08008d31
 8008be8:	08008b8d 	.word	0x08008b8d
 8008bec:	08008c3b 	.word	0x08008c3b
 8008bf0:	08008b8d 	.word	0x08008b8d
 8008bf4:	08008b8d 	.word	0x08008b8d
 8008bf8:	08008cd1 	.word	0x08008cd1
 8008bfc:	6833      	ldr	r3, [r6, #0]
 8008bfe:	1d1a      	adds	r2, r3, #4
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	6032      	str	r2, [r6, #0]
 8008c04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	e09c      	b.n	8008d4a <_printf_i+0x1e6>
 8008c10:	6833      	ldr	r3, [r6, #0]
 8008c12:	6820      	ldr	r0, [r4, #0]
 8008c14:	1d19      	adds	r1, r3, #4
 8008c16:	6031      	str	r1, [r6, #0]
 8008c18:	0606      	lsls	r6, r0, #24
 8008c1a:	d501      	bpl.n	8008c20 <_printf_i+0xbc>
 8008c1c:	681d      	ldr	r5, [r3, #0]
 8008c1e:	e003      	b.n	8008c28 <_printf_i+0xc4>
 8008c20:	0645      	lsls	r5, r0, #25
 8008c22:	d5fb      	bpl.n	8008c1c <_printf_i+0xb8>
 8008c24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c28:	2d00      	cmp	r5, #0
 8008c2a:	da03      	bge.n	8008c34 <_printf_i+0xd0>
 8008c2c:	232d      	movs	r3, #45	@ 0x2d
 8008c2e:	426d      	negs	r5, r5
 8008c30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c34:	4858      	ldr	r0, [pc, #352]	@ (8008d98 <_printf_i+0x234>)
 8008c36:	230a      	movs	r3, #10
 8008c38:	e011      	b.n	8008c5e <_printf_i+0xfa>
 8008c3a:	6821      	ldr	r1, [r4, #0]
 8008c3c:	6833      	ldr	r3, [r6, #0]
 8008c3e:	0608      	lsls	r0, r1, #24
 8008c40:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c44:	d402      	bmi.n	8008c4c <_printf_i+0xe8>
 8008c46:	0649      	lsls	r1, r1, #25
 8008c48:	bf48      	it	mi
 8008c4a:	b2ad      	uxthmi	r5, r5
 8008c4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c4e:	4852      	ldr	r0, [pc, #328]	@ (8008d98 <_printf_i+0x234>)
 8008c50:	6033      	str	r3, [r6, #0]
 8008c52:	bf14      	ite	ne
 8008c54:	230a      	movne	r3, #10
 8008c56:	2308      	moveq	r3, #8
 8008c58:	2100      	movs	r1, #0
 8008c5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c5e:	6866      	ldr	r6, [r4, #4]
 8008c60:	60a6      	str	r6, [r4, #8]
 8008c62:	2e00      	cmp	r6, #0
 8008c64:	db05      	blt.n	8008c72 <_printf_i+0x10e>
 8008c66:	6821      	ldr	r1, [r4, #0]
 8008c68:	432e      	orrs	r6, r5
 8008c6a:	f021 0104 	bic.w	r1, r1, #4
 8008c6e:	6021      	str	r1, [r4, #0]
 8008c70:	d04b      	beq.n	8008d0a <_printf_i+0x1a6>
 8008c72:	4616      	mov	r6, r2
 8008c74:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c78:	fb03 5711 	mls	r7, r3, r1, r5
 8008c7c:	5dc7      	ldrb	r7, [r0, r7]
 8008c7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c82:	462f      	mov	r7, r5
 8008c84:	42bb      	cmp	r3, r7
 8008c86:	460d      	mov	r5, r1
 8008c88:	d9f4      	bls.n	8008c74 <_printf_i+0x110>
 8008c8a:	2b08      	cmp	r3, #8
 8008c8c:	d10b      	bne.n	8008ca6 <_printf_i+0x142>
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	07df      	lsls	r7, r3, #31
 8008c92:	d508      	bpl.n	8008ca6 <_printf_i+0x142>
 8008c94:	6923      	ldr	r3, [r4, #16]
 8008c96:	6861      	ldr	r1, [r4, #4]
 8008c98:	4299      	cmp	r1, r3
 8008c9a:	bfde      	ittt	le
 8008c9c:	2330      	movle	r3, #48	@ 0x30
 8008c9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ca2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008ca6:	1b92      	subs	r2, r2, r6
 8008ca8:	6122      	str	r2, [r4, #16]
 8008caa:	f8cd a000 	str.w	sl, [sp]
 8008cae:	464b      	mov	r3, r9
 8008cb0:	aa03      	add	r2, sp, #12
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	4640      	mov	r0, r8
 8008cb6:	f7ff fee7 	bl	8008a88 <_printf_common>
 8008cba:	3001      	adds	r0, #1
 8008cbc:	d14a      	bne.n	8008d54 <_printf_i+0x1f0>
 8008cbe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cc2:	b004      	add	sp, #16
 8008cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cc8:	6823      	ldr	r3, [r4, #0]
 8008cca:	f043 0320 	orr.w	r3, r3, #32
 8008cce:	6023      	str	r3, [r4, #0]
 8008cd0:	4832      	ldr	r0, [pc, #200]	@ (8008d9c <_printf_i+0x238>)
 8008cd2:	2778      	movs	r7, #120	@ 0x78
 8008cd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008cd8:	6823      	ldr	r3, [r4, #0]
 8008cda:	6831      	ldr	r1, [r6, #0]
 8008cdc:	061f      	lsls	r7, r3, #24
 8008cde:	f851 5b04 	ldr.w	r5, [r1], #4
 8008ce2:	d402      	bmi.n	8008cea <_printf_i+0x186>
 8008ce4:	065f      	lsls	r7, r3, #25
 8008ce6:	bf48      	it	mi
 8008ce8:	b2ad      	uxthmi	r5, r5
 8008cea:	6031      	str	r1, [r6, #0]
 8008cec:	07d9      	lsls	r1, r3, #31
 8008cee:	bf44      	itt	mi
 8008cf0:	f043 0320 	orrmi.w	r3, r3, #32
 8008cf4:	6023      	strmi	r3, [r4, #0]
 8008cf6:	b11d      	cbz	r5, 8008d00 <_printf_i+0x19c>
 8008cf8:	2310      	movs	r3, #16
 8008cfa:	e7ad      	b.n	8008c58 <_printf_i+0xf4>
 8008cfc:	4826      	ldr	r0, [pc, #152]	@ (8008d98 <_printf_i+0x234>)
 8008cfe:	e7e9      	b.n	8008cd4 <_printf_i+0x170>
 8008d00:	6823      	ldr	r3, [r4, #0]
 8008d02:	f023 0320 	bic.w	r3, r3, #32
 8008d06:	6023      	str	r3, [r4, #0]
 8008d08:	e7f6      	b.n	8008cf8 <_printf_i+0x194>
 8008d0a:	4616      	mov	r6, r2
 8008d0c:	e7bd      	b.n	8008c8a <_printf_i+0x126>
 8008d0e:	6833      	ldr	r3, [r6, #0]
 8008d10:	6825      	ldr	r5, [r4, #0]
 8008d12:	6961      	ldr	r1, [r4, #20]
 8008d14:	1d18      	adds	r0, r3, #4
 8008d16:	6030      	str	r0, [r6, #0]
 8008d18:	062e      	lsls	r6, r5, #24
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	d501      	bpl.n	8008d22 <_printf_i+0x1be>
 8008d1e:	6019      	str	r1, [r3, #0]
 8008d20:	e002      	b.n	8008d28 <_printf_i+0x1c4>
 8008d22:	0668      	lsls	r0, r5, #25
 8008d24:	d5fb      	bpl.n	8008d1e <_printf_i+0x1ba>
 8008d26:	8019      	strh	r1, [r3, #0]
 8008d28:	2300      	movs	r3, #0
 8008d2a:	6123      	str	r3, [r4, #16]
 8008d2c:	4616      	mov	r6, r2
 8008d2e:	e7bc      	b.n	8008caa <_printf_i+0x146>
 8008d30:	6833      	ldr	r3, [r6, #0]
 8008d32:	1d1a      	adds	r2, r3, #4
 8008d34:	6032      	str	r2, [r6, #0]
 8008d36:	681e      	ldr	r6, [r3, #0]
 8008d38:	6862      	ldr	r2, [r4, #4]
 8008d3a:	2100      	movs	r1, #0
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	f7f7 fa5f 	bl	8000200 <memchr>
 8008d42:	b108      	cbz	r0, 8008d48 <_printf_i+0x1e4>
 8008d44:	1b80      	subs	r0, r0, r6
 8008d46:	6060      	str	r0, [r4, #4]
 8008d48:	6863      	ldr	r3, [r4, #4]
 8008d4a:	6123      	str	r3, [r4, #16]
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d52:	e7aa      	b.n	8008caa <_printf_i+0x146>
 8008d54:	6923      	ldr	r3, [r4, #16]
 8008d56:	4632      	mov	r2, r6
 8008d58:	4649      	mov	r1, r9
 8008d5a:	4640      	mov	r0, r8
 8008d5c:	47d0      	blx	sl
 8008d5e:	3001      	adds	r0, #1
 8008d60:	d0ad      	beq.n	8008cbe <_printf_i+0x15a>
 8008d62:	6823      	ldr	r3, [r4, #0]
 8008d64:	079b      	lsls	r3, r3, #30
 8008d66:	d413      	bmi.n	8008d90 <_printf_i+0x22c>
 8008d68:	68e0      	ldr	r0, [r4, #12]
 8008d6a:	9b03      	ldr	r3, [sp, #12]
 8008d6c:	4298      	cmp	r0, r3
 8008d6e:	bfb8      	it	lt
 8008d70:	4618      	movlt	r0, r3
 8008d72:	e7a6      	b.n	8008cc2 <_printf_i+0x15e>
 8008d74:	2301      	movs	r3, #1
 8008d76:	4632      	mov	r2, r6
 8008d78:	4649      	mov	r1, r9
 8008d7a:	4640      	mov	r0, r8
 8008d7c:	47d0      	blx	sl
 8008d7e:	3001      	adds	r0, #1
 8008d80:	d09d      	beq.n	8008cbe <_printf_i+0x15a>
 8008d82:	3501      	adds	r5, #1
 8008d84:	68e3      	ldr	r3, [r4, #12]
 8008d86:	9903      	ldr	r1, [sp, #12]
 8008d88:	1a5b      	subs	r3, r3, r1
 8008d8a:	42ab      	cmp	r3, r5
 8008d8c:	dcf2      	bgt.n	8008d74 <_printf_i+0x210>
 8008d8e:	e7eb      	b.n	8008d68 <_printf_i+0x204>
 8008d90:	2500      	movs	r5, #0
 8008d92:	f104 0619 	add.w	r6, r4, #25
 8008d96:	e7f5      	b.n	8008d84 <_printf_i+0x220>
 8008d98:	080091e8 	.word	0x080091e8
 8008d9c:	080091f9 	.word	0x080091f9

08008da0 <__swbuf_r>:
 8008da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008da2:	460e      	mov	r6, r1
 8008da4:	4614      	mov	r4, r2
 8008da6:	4605      	mov	r5, r0
 8008da8:	b118      	cbz	r0, 8008db2 <__swbuf_r+0x12>
 8008daa:	6a03      	ldr	r3, [r0, #32]
 8008dac:	b90b      	cbnz	r3, 8008db2 <__swbuf_r+0x12>
 8008dae:	f7fd fbe3 	bl	8006578 <__sinit>
 8008db2:	69a3      	ldr	r3, [r4, #24]
 8008db4:	60a3      	str	r3, [r4, #8]
 8008db6:	89a3      	ldrh	r3, [r4, #12]
 8008db8:	071a      	lsls	r2, r3, #28
 8008dba:	d501      	bpl.n	8008dc0 <__swbuf_r+0x20>
 8008dbc:	6923      	ldr	r3, [r4, #16]
 8008dbe:	b943      	cbnz	r3, 8008dd2 <__swbuf_r+0x32>
 8008dc0:	4621      	mov	r1, r4
 8008dc2:	4628      	mov	r0, r5
 8008dc4:	f000 f82a 	bl	8008e1c <__swsetup_r>
 8008dc8:	b118      	cbz	r0, 8008dd2 <__swbuf_r+0x32>
 8008dca:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008dce:	4638      	mov	r0, r7
 8008dd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dd2:	6823      	ldr	r3, [r4, #0]
 8008dd4:	6922      	ldr	r2, [r4, #16]
 8008dd6:	1a98      	subs	r0, r3, r2
 8008dd8:	6963      	ldr	r3, [r4, #20]
 8008dda:	b2f6      	uxtb	r6, r6
 8008ddc:	4283      	cmp	r3, r0
 8008dde:	4637      	mov	r7, r6
 8008de0:	dc05      	bgt.n	8008dee <__swbuf_r+0x4e>
 8008de2:	4621      	mov	r1, r4
 8008de4:	4628      	mov	r0, r5
 8008de6:	f7fe feed 	bl	8007bc4 <_fflush_r>
 8008dea:	2800      	cmp	r0, #0
 8008dec:	d1ed      	bne.n	8008dca <__swbuf_r+0x2a>
 8008dee:	68a3      	ldr	r3, [r4, #8]
 8008df0:	3b01      	subs	r3, #1
 8008df2:	60a3      	str	r3, [r4, #8]
 8008df4:	6823      	ldr	r3, [r4, #0]
 8008df6:	1c5a      	adds	r2, r3, #1
 8008df8:	6022      	str	r2, [r4, #0]
 8008dfa:	701e      	strb	r6, [r3, #0]
 8008dfc:	6962      	ldr	r2, [r4, #20]
 8008dfe:	1c43      	adds	r3, r0, #1
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d004      	beq.n	8008e0e <__swbuf_r+0x6e>
 8008e04:	89a3      	ldrh	r3, [r4, #12]
 8008e06:	07db      	lsls	r3, r3, #31
 8008e08:	d5e1      	bpl.n	8008dce <__swbuf_r+0x2e>
 8008e0a:	2e0a      	cmp	r6, #10
 8008e0c:	d1df      	bne.n	8008dce <__swbuf_r+0x2e>
 8008e0e:	4621      	mov	r1, r4
 8008e10:	4628      	mov	r0, r5
 8008e12:	f7fe fed7 	bl	8007bc4 <_fflush_r>
 8008e16:	2800      	cmp	r0, #0
 8008e18:	d0d9      	beq.n	8008dce <__swbuf_r+0x2e>
 8008e1a:	e7d6      	b.n	8008dca <__swbuf_r+0x2a>

08008e1c <__swsetup_r>:
 8008e1c:	b538      	push	{r3, r4, r5, lr}
 8008e1e:	4b29      	ldr	r3, [pc, #164]	@ (8008ec4 <__swsetup_r+0xa8>)
 8008e20:	4605      	mov	r5, r0
 8008e22:	6818      	ldr	r0, [r3, #0]
 8008e24:	460c      	mov	r4, r1
 8008e26:	b118      	cbz	r0, 8008e30 <__swsetup_r+0x14>
 8008e28:	6a03      	ldr	r3, [r0, #32]
 8008e2a:	b90b      	cbnz	r3, 8008e30 <__swsetup_r+0x14>
 8008e2c:	f7fd fba4 	bl	8006578 <__sinit>
 8008e30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e34:	0719      	lsls	r1, r3, #28
 8008e36:	d422      	bmi.n	8008e7e <__swsetup_r+0x62>
 8008e38:	06da      	lsls	r2, r3, #27
 8008e3a:	d407      	bmi.n	8008e4c <__swsetup_r+0x30>
 8008e3c:	2209      	movs	r2, #9
 8008e3e:	602a      	str	r2, [r5, #0]
 8008e40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e44:	81a3      	strh	r3, [r4, #12]
 8008e46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e4a:	e033      	b.n	8008eb4 <__swsetup_r+0x98>
 8008e4c:	0758      	lsls	r0, r3, #29
 8008e4e:	d512      	bpl.n	8008e76 <__swsetup_r+0x5a>
 8008e50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e52:	b141      	cbz	r1, 8008e66 <__swsetup_r+0x4a>
 8008e54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e58:	4299      	cmp	r1, r3
 8008e5a:	d002      	beq.n	8008e62 <__swsetup_r+0x46>
 8008e5c:	4628      	mov	r0, r5
 8008e5e:	f7ff fc67 	bl	8008730 <_free_r>
 8008e62:	2300      	movs	r3, #0
 8008e64:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e66:	89a3      	ldrh	r3, [r4, #12]
 8008e68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e6c:	81a3      	strh	r3, [r4, #12]
 8008e6e:	2300      	movs	r3, #0
 8008e70:	6063      	str	r3, [r4, #4]
 8008e72:	6923      	ldr	r3, [r4, #16]
 8008e74:	6023      	str	r3, [r4, #0]
 8008e76:	89a3      	ldrh	r3, [r4, #12]
 8008e78:	f043 0308 	orr.w	r3, r3, #8
 8008e7c:	81a3      	strh	r3, [r4, #12]
 8008e7e:	6923      	ldr	r3, [r4, #16]
 8008e80:	b94b      	cbnz	r3, 8008e96 <__swsetup_r+0x7a>
 8008e82:	89a3      	ldrh	r3, [r4, #12]
 8008e84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e8c:	d003      	beq.n	8008e96 <__swsetup_r+0x7a>
 8008e8e:	4621      	mov	r1, r4
 8008e90:	4628      	mov	r0, r5
 8008e92:	f000 f83f 	bl	8008f14 <__smakebuf_r>
 8008e96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e9a:	f013 0201 	ands.w	r2, r3, #1
 8008e9e:	d00a      	beq.n	8008eb6 <__swsetup_r+0x9a>
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	60a2      	str	r2, [r4, #8]
 8008ea4:	6962      	ldr	r2, [r4, #20]
 8008ea6:	4252      	negs	r2, r2
 8008ea8:	61a2      	str	r2, [r4, #24]
 8008eaa:	6922      	ldr	r2, [r4, #16]
 8008eac:	b942      	cbnz	r2, 8008ec0 <__swsetup_r+0xa4>
 8008eae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008eb2:	d1c5      	bne.n	8008e40 <__swsetup_r+0x24>
 8008eb4:	bd38      	pop	{r3, r4, r5, pc}
 8008eb6:	0799      	lsls	r1, r3, #30
 8008eb8:	bf58      	it	pl
 8008eba:	6962      	ldrpl	r2, [r4, #20]
 8008ebc:	60a2      	str	r2, [r4, #8]
 8008ebe:	e7f4      	b.n	8008eaa <__swsetup_r+0x8e>
 8008ec0:	2000      	movs	r0, #0
 8008ec2:	e7f7      	b.n	8008eb4 <__swsetup_r+0x98>
 8008ec4:	200001b0 	.word	0x200001b0

08008ec8 <__swhatbuf_r>:
 8008ec8:	b570      	push	{r4, r5, r6, lr}
 8008eca:	460c      	mov	r4, r1
 8008ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed0:	2900      	cmp	r1, #0
 8008ed2:	b096      	sub	sp, #88	@ 0x58
 8008ed4:	4615      	mov	r5, r2
 8008ed6:	461e      	mov	r6, r3
 8008ed8:	da0d      	bge.n	8008ef6 <__swhatbuf_r+0x2e>
 8008eda:	89a3      	ldrh	r3, [r4, #12]
 8008edc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ee0:	f04f 0100 	mov.w	r1, #0
 8008ee4:	bf14      	ite	ne
 8008ee6:	2340      	movne	r3, #64	@ 0x40
 8008ee8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008eec:	2000      	movs	r0, #0
 8008eee:	6031      	str	r1, [r6, #0]
 8008ef0:	602b      	str	r3, [r5, #0]
 8008ef2:	b016      	add	sp, #88	@ 0x58
 8008ef4:	bd70      	pop	{r4, r5, r6, pc}
 8008ef6:	466a      	mov	r2, sp
 8008ef8:	f000 f89c 	bl	8009034 <_fstat_r>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	dbec      	blt.n	8008eda <__swhatbuf_r+0x12>
 8008f00:	9901      	ldr	r1, [sp, #4]
 8008f02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f0a:	4259      	negs	r1, r3
 8008f0c:	4159      	adcs	r1, r3
 8008f0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f12:	e7eb      	b.n	8008eec <__swhatbuf_r+0x24>

08008f14 <__smakebuf_r>:
 8008f14:	898b      	ldrh	r3, [r1, #12]
 8008f16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f18:	079d      	lsls	r5, r3, #30
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	d507      	bpl.n	8008f30 <__smakebuf_r+0x1c>
 8008f20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f24:	6023      	str	r3, [r4, #0]
 8008f26:	6123      	str	r3, [r4, #16]
 8008f28:	2301      	movs	r3, #1
 8008f2a:	6163      	str	r3, [r4, #20]
 8008f2c:	b003      	add	sp, #12
 8008f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f30:	ab01      	add	r3, sp, #4
 8008f32:	466a      	mov	r2, sp
 8008f34:	f7ff ffc8 	bl	8008ec8 <__swhatbuf_r>
 8008f38:	9f00      	ldr	r7, [sp, #0]
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	4639      	mov	r1, r7
 8008f3e:	4630      	mov	r0, r6
 8008f40:	f7fe fd2a 	bl	8007998 <_malloc_r>
 8008f44:	b948      	cbnz	r0, 8008f5a <__smakebuf_r+0x46>
 8008f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f4a:	059a      	lsls	r2, r3, #22
 8008f4c:	d4ee      	bmi.n	8008f2c <__smakebuf_r+0x18>
 8008f4e:	f023 0303 	bic.w	r3, r3, #3
 8008f52:	f043 0302 	orr.w	r3, r3, #2
 8008f56:	81a3      	strh	r3, [r4, #12]
 8008f58:	e7e2      	b.n	8008f20 <__smakebuf_r+0xc>
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	6020      	str	r0, [r4, #0]
 8008f5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f62:	81a3      	strh	r3, [r4, #12]
 8008f64:	9b01      	ldr	r3, [sp, #4]
 8008f66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f6a:	b15b      	cbz	r3, 8008f84 <__smakebuf_r+0x70>
 8008f6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f70:	4630      	mov	r0, r6
 8008f72:	f000 f83b 	bl	8008fec <_isatty_r>
 8008f76:	b128      	cbz	r0, 8008f84 <__smakebuf_r+0x70>
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	f023 0303 	bic.w	r3, r3, #3
 8008f7e:	f043 0301 	orr.w	r3, r3, #1
 8008f82:	81a3      	strh	r3, [r4, #12]
 8008f84:	89a3      	ldrh	r3, [r4, #12]
 8008f86:	431d      	orrs	r5, r3
 8008f88:	81a5      	strh	r5, [r4, #12]
 8008f8a:	e7cf      	b.n	8008f2c <__smakebuf_r+0x18>

08008f8c <_raise_r>:
 8008f8c:	291f      	cmp	r1, #31
 8008f8e:	b538      	push	{r3, r4, r5, lr}
 8008f90:	4605      	mov	r5, r0
 8008f92:	460c      	mov	r4, r1
 8008f94:	d904      	bls.n	8008fa0 <_raise_r+0x14>
 8008f96:	2316      	movs	r3, #22
 8008f98:	6003      	str	r3, [r0, #0]
 8008f9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f9e:	bd38      	pop	{r3, r4, r5, pc}
 8008fa0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008fa2:	b112      	cbz	r2, 8008faa <_raise_r+0x1e>
 8008fa4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008fa8:	b94b      	cbnz	r3, 8008fbe <_raise_r+0x32>
 8008faa:	4628      	mov	r0, r5
 8008fac:	f000 f840 	bl	8009030 <_getpid_r>
 8008fb0:	4622      	mov	r2, r4
 8008fb2:	4601      	mov	r1, r0
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fba:	f000 b827 	b.w	800900c <_kill_r>
 8008fbe:	2b01      	cmp	r3, #1
 8008fc0:	d00a      	beq.n	8008fd8 <_raise_r+0x4c>
 8008fc2:	1c59      	adds	r1, r3, #1
 8008fc4:	d103      	bne.n	8008fce <_raise_r+0x42>
 8008fc6:	2316      	movs	r3, #22
 8008fc8:	6003      	str	r3, [r0, #0]
 8008fca:	2001      	movs	r0, #1
 8008fcc:	e7e7      	b.n	8008f9e <_raise_r+0x12>
 8008fce:	2100      	movs	r1, #0
 8008fd0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	4798      	blx	r3
 8008fd8:	2000      	movs	r0, #0
 8008fda:	e7e0      	b.n	8008f9e <_raise_r+0x12>

08008fdc <raise>:
 8008fdc:	4b02      	ldr	r3, [pc, #8]	@ (8008fe8 <raise+0xc>)
 8008fde:	4601      	mov	r1, r0
 8008fe0:	6818      	ldr	r0, [r3, #0]
 8008fe2:	f7ff bfd3 	b.w	8008f8c <_raise_r>
 8008fe6:	bf00      	nop
 8008fe8:	200001b0 	.word	0x200001b0

08008fec <_isatty_r>:
 8008fec:	b538      	push	{r3, r4, r5, lr}
 8008fee:	4d06      	ldr	r5, [pc, #24]	@ (8009008 <_isatty_r+0x1c>)
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	4604      	mov	r4, r0
 8008ff4:	4608      	mov	r0, r1
 8008ff6:	602b      	str	r3, [r5, #0]
 8008ff8:	f7f9 f922 	bl	8002240 <_isatty>
 8008ffc:	1c43      	adds	r3, r0, #1
 8008ffe:	d102      	bne.n	8009006 <_isatty_r+0x1a>
 8009000:	682b      	ldr	r3, [r5, #0]
 8009002:	b103      	cbz	r3, 8009006 <_isatty_r+0x1a>
 8009004:	6023      	str	r3, [r4, #0]
 8009006:	bd38      	pop	{r3, r4, r5, pc}
 8009008:	20000638 	.word	0x20000638

0800900c <_kill_r>:
 800900c:	b538      	push	{r3, r4, r5, lr}
 800900e:	4d07      	ldr	r5, [pc, #28]	@ (800902c <_kill_r+0x20>)
 8009010:	2300      	movs	r3, #0
 8009012:	4604      	mov	r4, r0
 8009014:	4608      	mov	r0, r1
 8009016:	4611      	mov	r1, r2
 8009018:	602b      	str	r3, [r5, #0]
 800901a:	f7f9 f8a1 	bl	8002160 <_kill>
 800901e:	1c43      	adds	r3, r0, #1
 8009020:	d102      	bne.n	8009028 <_kill_r+0x1c>
 8009022:	682b      	ldr	r3, [r5, #0]
 8009024:	b103      	cbz	r3, 8009028 <_kill_r+0x1c>
 8009026:	6023      	str	r3, [r4, #0]
 8009028:	bd38      	pop	{r3, r4, r5, pc}
 800902a:	bf00      	nop
 800902c:	20000638 	.word	0x20000638

08009030 <_getpid_r>:
 8009030:	f7f9 b88e 	b.w	8002150 <_getpid>

08009034 <_fstat_r>:
 8009034:	b538      	push	{r3, r4, r5, lr}
 8009036:	4d07      	ldr	r5, [pc, #28]	@ (8009054 <_fstat_r+0x20>)
 8009038:	2300      	movs	r3, #0
 800903a:	4604      	mov	r4, r0
 800903c:	4608      	mov	r0, r1
 800903e:	4611      	mov	r1, r2
 8009040:	602b      	str	r3, [r5, #0]
 8009042:	f7f9 f8ed 	bl	8002220 <_fstat>
 8009046:	1c43      	adds	r3, r0, #1
 8009048:	d102      	bne.n	8009050 <_fstat_r+0x1c>
 800904a:	682b      	ldr	r3, [r5, #0]
 800904c:	b103      	cbz	r3, 8009050 <_fstat_r+0x1c>
 800904e:	6023      	str	r3, [r4, #0]
 8009050:	bd38      	pop	{r3, r4, r5, pc}
 8009052:	bf00      	nop
 8009054:	20000638 	.word	0x20000638

08009058 <_init>:
 8009058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800905a:	bf00      	nop
 800905c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800905e:	bc08      	pop	{r3}
 8009060:	469e      	mov	lr, r3
 8009062:	4770      	bx	lr

08009064 <_fini>:
 8009064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009066:	bf00      	nop
 8009068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800906a:	bc08      	pop	{r3}
 800906c:	469e      	mov	lr, r3
 800906e:	4770      	bx	lr
