

================================================================
== Vivado HLS Report for 'knn_vote'
================================================================
* Date:           Wed Oct  2 01:16:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.077 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2771|     2783| 27.710 us | 27.830 us |  2771|  2783|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- freqs_init        |        3|        3|         1|          -|          -|      3|    no    |
        |- get_freqs_outer   |        9|       21|   3 ~ 7  |          -|          -|      3|    no    |
        | + get_freqs_inner  |        0|        4|         2|          -|          -| 0 ~ 2 |    no    |
        |- search_max        |        2|        2|         1|          -|          -|      2|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 
4 --> 5 8 
5 --> 6 
6 --> 7 4 
7 --> 6 
8 --> 9 8 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%freqs_0_V_0 = alloca i4"   --->   Operation 10 'alloca' 'freqs_0_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%freqs_1_V_0 = alloca i4"   --->   Operation 11 'alloca' 'freqs_1_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%freqs_2_V_0 = alloca i4"   --->   Operation 12 'alloca' 'freqs_2_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sorted_distances = alloca [30 x i6], align 1"   --->   Operation 13 'alloca' 'sorted_distances' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sorted_labels = alloca [30 x i4], align 1"   --->   Operation 14 'alloca' 'sorted_labels' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "call fastcc void @sort_knn([30 x i6]* %knn_set_V, [30 x i6]* %sorted_distances, [30 x i4]* %sorted_labels)" [digitrec.cpp:159]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @sort_knn([30 x i6]* %knn_set_V, [30 x i6]* %sorted_distances, [30 x i4]* %sorted_labels)" [digitrec.cpp:159]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader106" [digitrec.cpp:164]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %i, %.preheader106.backedge ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%freqs_0_V_0_load = load i4* %freqs_0_V_0"   --->   Operation 19 'load' 'freqs_0_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%freqs_1_V_0_load = load i4* %freqs_1_V_0"   --->   Operation 20 'load' 'freqs_1_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%freqs_2_V_0_load = load i4* %freqs_2_V_0"   --->   Operation 21 'load' 'freqs_2_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.95ns)   --->   "%icmp_ln164 = icmp eq i2 %i_0, -1" [digitrec.cpp:164]   --->   Operation 22 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [digitrec.cpp:164]   --->   Operation 24 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %.preheader105.preheader, label %0" [digitrec.cpp:164]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [digitrec.cpp:164]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.13ns)   --->   "switch i2 %i_0, label %branch11 [
    i2 0, label %..preheader106.backedge_crit_edge
    i2 1, label %branch10
  ]" [digitrec.cpp:165]   --->   Operation 27 'switch' <Predicate = (!icmp_ln164)> <Delay = 1.13>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "store i4 -1, i4* %freqs_1_V_0" [digitrec.cpp:165]   --->   Operation 28 'store' <Predicate = (!icmp_ln164 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.preheader106.backedge" [digitrec.cpp:165]   --->   Operation 29 'br' <Predicate = (!icmp_ln164 & i_0 == 1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "store i4 -1, i4* %freqs_0_V_0" [digitrec.cpp:165]   --->   Operation 30 'store' <Predicate = (!icmp_ln164 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.preheader106.backedge" [digitrec.cpp:165]   --->   Operation 31 'br' <Predicate = (!icmp_ln164 & i_0 == 0)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "store i4 -1, i4* %freqs_2_V_0" [digitrec.cpp:165]   --->   Operation 32 'store' <Predicate = (!icmp_ln164 & i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.preheader106.backedge" [digitrec.cpp:165]   --->   Operation 33 'br' <Predicate = (!icmp_ln164 & i_0 != 0 & i_0 != 1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader106"   --->   Operation 34 'br' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader105" [digitrec.cpp:169]   --->   Operation 35 'br' <Predicate = (icmp_ln164)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%freqs_2_V_2 = phi i4 [ %freqs_0_V_4, %get_freqs_outer_end ], [ %freqs_2_V_0_load, %.preheader105.preheader ]"   --->   Operation 36 'phi' 'freqs_2_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%freqs_1_V_2 = phi i4 [ %freqs_0_V_5, %get_freqs_outer_end ], [ %freqs_1_V_0_load, %.preheader105.preheader ]"   --->   Operation 37 'phi' 'freqs_1_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%freqs_0_V_2 = phi i4 [ %freqs_0_V_6, %get_freqs_outer_end ], [ %freqs_0_V_0_load, %.preheader105.preheader ]"   --->   Operation 38 'phi' 'freqs_0_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i3_0 = phi i2 [ %i_2, %get_freqs_outer_end ], [ 0, %.preheader105.preheader ]"   --->   Operation 39 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i2 %i3_0 to i32" [digitrec.cpp:169]   --->   Operation 40 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.95ns)   --->   "%icmp_ln169 = icmp eq i2 %i3_0, -1" [digitrec.cpp:169]   --->   Operation 41 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 42 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i3_0, 1" [digitrec.cpp:169]   --->   Operation 43 'add' 'i_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %.preheader.preheader, label %get_freqs_outer_begin" [digitrec.cpp:169]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i2 %i3_0 to i64" [digitrec.cpp:172]   --->   Operation 45 'zext' 'zext_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sorted_labels_addr = getelementptr [30 x i4]* %sorted_labels, i64 0, i64 %zext_ln172" [digitrec.cpp:172]   --->   Operation 46 'getelementptr' 'sorted_labels_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.32ns)   --->   "%sorted_labels_load_1 = load i4* %sorted_labels_addr, align 1" [digitrec.cpp:172]   --->   Operation 47 'load' 'sorted_labels_load_1' <Predicate = (!icmp_ln169)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:183]   --->   Operation 48 'br' <Predicate = (icmp_ln169)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str9) nounwind" [digitrec.cpp:169]   --->   Operation 49 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str9)" [digitrec.cpp:169]   --->   Operation 50 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/2] (2.32ns)   --->   "%sorted_labels_load_1 = load i4* %sorted_labels_addr, align 1" [digitrec.cpp:172]   --->   Operation 51 'load' 'sorted_labels_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_5 : Operation 52 [1/1] (1.76ns)   --->   "br label %._crit_edge" [digitrec.cpp:171]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%freqs_2_V_3 = phi i4 [ %freqs_2_V_2, %get_freqs_outer_begin ], [ %select_ln879, %_ifconv ]" [digitrec.cpp:177]   --->   Operation 53 'phi' 'freqs_2_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%freqs_1_V_3 = phi i4 [ %freqs_1_V_2, %get_freqs_outer_begin ], [ %select_ln879_1, %_ifconv ]" [digitrec.cpp:177]   --->   Operation 54 'phi' 'freqs_1_V_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%freqs_0_V = phi i4 [ %freqs_0_V_2, %get_freqs_outer_begin ], [ %select_ln879_2, %_ifconv ]" [digitrec.cpp:177]   --->   Operation 55 'phi' 'freqs_0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 1, %get_freqs_outer_begin ], [ %local_cnt_V_1, %_ifconv ]"   --->   Operation 56 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%j_0_in = phi i32 [ %zext_ln169, %get_freqs_outer_begin ], [ %j, %_ifconv ]"   --->   Operation 57 'phi' 'j_0_in' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i32 %j_0_in to i2" [digitrec.cpp:171]   --->   Operation 58 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (2.55ns)   --->   "%j = add nsw i32 1, %j_0_in" [digitrec.cpp:171]   --->   Operation 59 'add' 'j' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln171 = icmp eq i32 %j_0_in, 2" [digitrec.cpp:171]   --->   Operation 60 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2, i64 0)"   --->   Operation 61 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %get_freqs_outer_end, label %_ifconv" [digitrec.cpp:171]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i32 %j to i64" [digitrec.cpp:172]   --->   Operation 63 'sext' 'sext_ln172' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sorted_labels_addr_2 = getelementptr [30 x i4]* %sorted_labels, i64 0, i64 %sext_ln172" [digitrec.cpp:172]   --->   Operation 64 'getelementptr' 'sorted_labels_addr_2' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (2.32ns)   --->   "%sorted_labels_load_2 = load i4* %sorted_labels_addr_2, align 1" [digitrec.cpp:172]   --->   Operation 65 'load' 'sorted_labels_load_2' <Predicate = (!icmp_ln171)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_6 : Operation 66 [1/1] (1.77ns)   --->   "%tmp_2 = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %freqs_0_V, i4 %freqs_1_V_3, i4 %freqs_2_V_3, i2 %i3_0)" [digitrec.cpp:177]   --->   Operation 66 'mux' 'tmp_2' <Predicate = (icmp_ln171)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (1.30ns)   --->   "%icmp_ln883 = icmp eq i4 %tmp_2, 0" [digitrec.cpp:177]   --->   Operation 67 'icmp' 'icmp_ln883' <Predicate = (icmp_ln171)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.95ns)   --->   "%icmp_ln321 = icmp eq i2 %i3_0, 1" [digitrec.cpp:177]   --->   Operation 68 'icmp' 'icmp_ln321' <Predicate = (icmp_ln171)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.95ns)   --->   "%icmp_ln321_1 = icmp eq i2 %i3_0, 0" [digitrec.cpp:177]   --->   Operation 69 'icmp' 'icmp_ln321_1' <Predicate = (icmp_ln171)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node freqs_0_V_6)   --->   "%freqs_0_V_3 = select i1 %icmp_ln321_1, i4 %t_V, i4 %freqs_0_V" [digitrec.cpp:177]   --->   Operation 70 'select' 'freqs_0_V_3' <Predicate = (icmp_ln171)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.97ns)   --->   "%or_ln883 = or i1 %icmp_ln883, %icmp_ln321_1" [digitrec.cpp:177]   --->   Operation 71 'or' 'or_ln883' <Predicate = (icmp_ln171)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node freqs_0_V_4)   --->   "%select_ln883 = select i1 %icmp_ln321, i4 %freqs_2_V_3, i4 %t_V" [digitrec.cpp:177]   --->   Operation 72 'select' 'select_ln883' <Predicate = (icmp_ln171)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.02ns) (out node of the LUT)   --->   "%freqs_0_V_4 = select i1 %or_ln883, i4 %freqs_2_V_3, i4 %select_ln883" [digitrec.cpp:177]   --->   Operation 73 'select' 'freqs_0_V_4' <Predicate = (icmp_ln171)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node freqs_0_V_5)   --->   "%select_ln883_2 = select i1 %icmp_ln321, i4 %t_V, i4 %freqs_1_V_3" [digitrec.cpp:177]   --->   Operation 74 'select' 'select_ln883_2' <Predicate = (icmp_ln171)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.02ns) (out node of the LUT)   --->   "%freqs_0_V_5 = select i1 %or_ln883, i4 %freqs_1_V_3, i4 %select_ln883_2" [digitrec.cpp:177]   --->   Operation 75 'select' 'freqs_0_V_5' <Predicate = (icmp_ln171)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.02ns) (out node of the LUT)   --->   "%freqs_0_V_6 = select i1 %icmp_ln883, i4 %freqs_0_V, i4 %freqs_0_V_3" [digitrec.cpp:177]   --->   Operation 76 'select' 'freqs_0_V_6' <Predicate = (icmp_ln171)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str9, i32 %tmp)" [digitrec.cpp:178]   --->   Operation 77 'specregionend' 'empty_11' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader105" [digitrec.cpp:169]   --->   Operation 78 'br' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str10) nounwind" [digitrec.cpp:171]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/2] (2.32ns)   --->   "%sorted_labels_load_2 = load i4* %sorted_labels_addr_2, align 1" [digitrec.cpp:172]   --->   Operation 80 'load' 'sorted_labels_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_7 : Operation 81 [1/1] (1.30ns)   --->   "%icmp_ln879 = icmp eq i4 %sorted_labels_load_1, %sorted_labels_load_2" [digitrec.cpp:172]   --->   Operation 81 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.73ns)   --->   "%local_cnt_V = add i4 %t_V, 1" [digitrec.cpp:173]   --->   Operation 82 'add' 'local_cnt_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.95ns)   --->   "%icmp_ln321_2 = icmp eq i2 %trunc_ln171, 0" [digitrec.cpp:174]   --->   Operation 83 'icmp' 'icmp_ln321_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln879)   --->   "%select_ln321 = select i1 %icmp_ln321_2, i4 %freqs_2_V_3, i4 0" [digitrec.cpp:174]   --->   Operation 84 'select' 'select_ln321' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.95ns)   --->   "%icmp_ln321_3 = icmp eq i2 %trunc_ln171, -1" [digitrec.cpp:174]   --->   Operation 85 'icmp' 'icmp_ln321_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln879)   --->   "%select_ln321_1 = select i1 %icmp_ln321_3, i4 %freqs_2_V_3, i4 %select_ln321" [digitrec.cpp:174]   --->   Operation 86 'select' 'select_ln321_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_1)   --->   "%select_ln321_2 = select i1 %icmp_ln321_2, i4 0, i4 %freqs_1_V_3" [digitrec.cpp:174]   --->   Operation 87 'select' 'select_ln321_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_1)   --->   "%select_ln321_3 = select i1 %icmp_ln321_3, i4 %freqs_1_V_3, i4 %select_ln321_2" [digitrec.cpp:174]   --->   Operation 88 'select' 'select_ln321_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_2)   --->   "%select_ln321_4 = select i1 %icmp_ln321_3, i4 0, i4 %freqs_0_V" [digitrec.cpp:174]   --->   Operation 89 'select' 'select_ln321_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln879 = select i1 %icmp_ln879, i4 %select_ln321_1, i4 %freqs_2_V_3" [digitrec.cpp:172]   --->   Operation 90 'select' 'select_ln879' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln879_1 = select i1 %icmp_ln879, i4 %select_ln321_3, i4 %freqs_1_V_3" [digitrec.cpp:172]   --->   Operation 91 'select' 'select_ln879_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln879_2 = select i1 %icmp_ln879, i4 %select_ln321_4, i4 %freqs_0_V" [digitrec.cpp:172]   --->   Operation 92 'select' 'select_ln879_2' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.02ns)   --->   "%local_cnt_V_1 = select i1 %icmp_ln879, i4 %local_cnt_V, i4 %t_V" [digitrec.cpp:172]   --->   Operation 93 'select' 'local_cnt_V_1' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 4.09>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%p_022_0 = phi i4 [ %select_ln183, %1 ], [ 0, %.preheader.preheader ]" [digitrec.cpp:183]   --->   Operation 95 'phi' 'p_022_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%val_assign = phi i2 [ %i_1, %1 ], [ 1, %.preheader.preheader ]"   --->   Operation 96 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln182 = icmp eq i2 %val_assign, -1" [digitrec.cpp:182]   --->   Operation 97 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 98 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %2, label %1" [digitrec.cpp:182]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [digitrec.cpp:182]   --->   Operation 100 'specloopname' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.95ns)   --->   "%icmp_ln895_1 = icmp eq i2 %val_assign, 1" [digitrec.cpp:183]   --->   Operation 101 'icmp' 'icmp_ln895_1' <Predicate = (!icmp_ln182)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln895)   --->   "%select_ln895 = select i1 %icmp_ln895_1, i4 %freqs_1_V_2, i4 %freqs_2_V_2" [digitrec.cpp:183]   --->   Operation 102 'select' 'select_ln895' <Predicate = (!icmp_ln182)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln895 = trunc i4 %p_022_0 to i2" [digitrec.cpp:183]   --->   Operation 103 'trunc' 'trunc_ln895' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.77ns)   --->   "%tmp_1 = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %freqs_0_V_2, i4 %freqs_1_V_2, i4 %freqs_2_V_2, i2 %trunc_ln895)" [digitrec.cpp:183]   --->   Operation 104 'mux' 'tmp_1' <Predicate = (!icmp_ln182)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln895 = icmp ugt i4 %select_ln895, %tmp_1" [digitrec.cpp:183]   --->   Operation 105 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln182)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%max_idx_V = zext i2 %val_assign to i4" [digitrec.cpp:183]   --->   Operation 106 'zext' 'max_idx_V' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.02ns)   --->   "%select_ln183 = select i1 %icmp_ln895, i4 %max_idx_V, i4 %p_022_0" [digitrec.cpp:183]   --->   Operation 107 'select' 'select_ln183' <Predicate = (!icmp_ln182)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (1.56ns)   --->   "%i_1 = add i2 1, %val_assign" [digitrec.cpp:182]   --->   Operation 108 'add' 'i_1' <Predicate = (!icmp_ln182)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:182]   --->   Operation 109 'br' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i4 %p_022_0 to i64" [digitrec.cpp:186]   --->   Operation 110 'zext' 'zext_ln544' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%sorted_labels_addr_1 = getelementptr [30 x i4]* %sorted_labels, i64 0, i64 %zext_ln544" [digitrec.cpp:186]   --->   Operation 111 'getelementptr' 'sorted_labels_addr_1' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_8 : Operation 112 [2/2] (2.32ns)   --->   "%sorted_labels_load = load i4* %sorted_labels_addr_1, align 1" [digitrec.cpp:186]   --->   Operation 112 'load' 'sorted_labels_load' <Predicate = (icmp_ln182)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>

State 9 <SV = 5> <Delay = 2.32>
ST_9 : Operation 113 [1/2] (2.32ns)   --->   "%sorted_labels_load = load i4* %sorted_labels_addr_1, align 1" [digitrec.cpp:186]   --->   Operation 113 'load' 'sorted_labels_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 30> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "ret i4 %sorted_labels_load" [digitrec.cpp:186]   --->   Operation 114 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', digitrec.cpp:164) [10]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('freqs[0].V') with incoming values : ('freqs_2_V_0_load') ('freqs[0].V', digitrec.cpp:177) [35]  (1.77 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', digitrec.cpp:169) [38]  (0 ns)
	'getelementptr' operation ('sorted_labels_addr', digitrec.cpp:172) [48]  (0 ns)
	'load' operation ('sorted_labels_load_1', digitrec.cpp:172) on array 'sorted_labels' [49]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('sorted_labels_load_1', digitrec.cpp:172) on array 'sorted_labels' [49]  (2.32 ns)

 <State 6>: 5.08ns
The critical path consists of the following:
	'phi' operation ('freqs_2_V_3', digitrec.cpp:177) with incoming values : ('freqs_2_V_0_load') ('select_ln879', digitrec.cpp:172) ('freqs[0].V', digitrec.cpp:177) [52]  (0 ns)
	'mux' operation ('tmp_2', digitrec.cpp:177) [82]  (1.77 ns)
	'icmp' operation ('icmp_ln883', digitrec.cpp:177) [83]  (1.3 ns)
	'or' operation ('or_ln883', digitrec.cpp:177) [87]  (0.978 ns)
	'select' operation ('freqs[0].V', digitrec.cpp:177) [89]  (1.02 ns)

 <State 7>: 4.65ns
The critical path consists of the following:
	'load' operation ('sorted_labels_load_2', digitrec.cpp:172) on array 'sorted_labels' [66]  (2.32 ns)
	'icmp' operation ('icmp_ln879', digitrec.cpp:172) [67]  (1.3 ns)
	'select' operation ('select_ln879', digitrec.cpp:172) [76]  (1.02 ns)

 <State 8>: 4.1ns
The critical path consists of the following:
	'phi' operation ('p_022_0', digitrec.cpp:183) with incoming values : ('select_ln183', digitrec.cpp:183) [98]  (0 ns)
	'mux' operation ('tmp_1', digitrec.cpp:183) [108]  (1.77 ns)
	'icmp' operation ('icmp_ln895', digitrec.cpp:183) [109]  (1.3 ns)
	'select' operation ('select_ln183', digitrec.cpp:183) [111]  (1.02 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('sorted_labels_load', digitrec.cpp:186) on array 'sorted_labels' [117]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
