
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09LR-2
Install: C:\lscc\radiant\3.2\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-9VA2EUV

Implementation : HM0360_image_capture_impl

# Written on Mon Nov 21 21:57:40 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\miche\Desktop\my_designs\HM0360_image_capture\HM0360_image_capture_impl\HM0360_image_capture_HM0360_image_capture_impl_cpe.ldc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                                                 Requested     Requested     Clock                                             Clock                     Clock
Level     Clock                                                                                 Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                200.0 MHz     5.000         system                                            system_clkgroup           0    
                                                                                                                                                                                                             
0 -       HM0360_Interface_top_level|CLK                                                        200.0 MHz     5.000         inferred                                          Inferred_clkgroup_0_1     130  
1 .         counter_2|CLK_OUT_int_derived_clock                                                 200.0 MHz     5.000         derived (from HM0360_Interface_top_level|CLK)     Inferred_clkgroup_0_1     165  
1 .         trig_acq_module|pr_state_derived_clock[1]                                           200.0 MHz     5.000         derived (from HM0360_Interface_top_level|CLK)     Inferred_clkgroup_0_1     2    
                                                                                                                                                                                                             
0 -       HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1|clk_byte_o_inferred_clock     200.0 MHz     5.000         inferred                                          Inferred_clkgroup_0_2     53   
                                                                                                                                                                                                             
0 -       configuration_module|un1_nx_state_1_sqmuxa_inferred_clock                             200.0 MHz     5.000         inferred                                          Inferred_clkgroup_0_4     14   
                                                                                                                                                                                                             
0 -       PLL_sync_clk_ipgen_lscc_pll_Z12_layer1|clkop_o_inferred_clock                         200.0 MHz     5.000         inferred                                          Inferred_clkgroup_0_3     3    
=============================================================================================================================================================================================================


Clock Load Summary
******************

                                                                                      Clock     Source                                                                                                                     Clock Pin                                                                                                      Non-clock Pin     Non-clock Pin                                                                                    
Clock                                                                                 Load      Pin                                                                                                                        Seq Example                                                                                                    Seq Example       Comb Example                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                0         -                                                                                                                          -                                                                                                              -                 -                                                                                                
                                                                                                                                                                                                                                                                                                                                                                                                                                                             
HM0360_Interface_top_level|CLK                                                        130       CLK(port)                                                                                                                  mux_data_out_debug[5:0].C                                                                                      -                 -                                                                                                
counter_2|CLK_OUT_int_derived_clock                                                   165       HM0360_Interface_comp.prescaler_6MHz.counter_comp.CLK_OUT_int.Q[0](sdffre)                                                 HM0360_Interface_comp.HM0360_CSI2_DPHY_comp.lscc_dphy_rx_inst.CIL_TOP\.u_hard_dphy.u_hs_rx_data_o_1[7:0].C     -                 -                                                                                                
trig_acq_module|pr_state_derived_clock[1]                                             2         HM0360_Interface_comp.I2C_module_comp.trig_acq_module_comp.pr_state[1].Q[0](dffr)                                          HM0360_Interface_comp.I2C_module_comp.trig_acq_module_comp.nx_state[0].C                                       -                 -                                                                                                
                                                                                                                                                                                                                                                                                                                                                                                                                                                             
HM0360_CSI2_DPHY_ipgen_lscc_dphy_rx_wrap_cil_Z10_layer1|clk_byte_o_inferred_clock     53        HM0360_Interface_comp.HM0360_CSI2_DPHY_comp.lscc_dphy_rx_inst.CIL_TOP\.u_hard_dphy.u_dphy_cil.URWDCKHS(DPHY_Z2_layer1)     HM0360_Interface_comp.HM0360_CSI2_DPHY_comp.lscc_dphy_rx_inst.CIL_TOP\.u_hard_dphy.u_hs_rx_data_r[7:0].C       -                 -                                                                                                
                                                                                                                                                                                                                                                                                                                                                                                                                                                             
configuration_module|un1_nx_state_1_sqmuxa_inferred_clock                             14        HM0360_Interface_comp.I2C_module_comp.configuration_module_comp.un1_nx_state_1_sqmuxa.OUT(or)                              HM0360_Interface_comp.I2C_module_comp.configuration_module_comp.nx_state[13].C                                 -                 HM0360_Interface_comp.I2C_module_comp.configuration_module_comp.un1_nx_state_1_sqmuxa_1.I[0](inv)
                                                                                                                                                                                                                                                                                                                                                                                                                                                             
PLL_sync_clk_ipgen_lscc_pll_Z12_layer1|clkop_o_inferred_clock                         3         HM0360_Interface_comp.PLL_sync_clk_comp.lscc_pll_inst.gen_no_refclk_mon\.u_PLL.CLKOP(PLL)                                  HM0360_Interface_comp.HM0360_CSI2_DPHY_comp.lscc_dphy_rx_inst.CIL_TOP\.u_hard_dphy.u_clock_divider.clk_r.C     -                 -                                                                                                
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================
