## This repo implements a RISC-V RV32I processor in Verilog. It is a work in progress

