Classic Timing Analyzer report for part2
Thu Feb 03 12:56:55 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.980 ns    ; SW[1] ; HEX1[1] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 9.980 ns        ; SW[1]  ; HEX1[1]  ;
; N/A   ; None              ; 9.765 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.634 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.598 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.593 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.535 ns        ; SW[1]  ; HEX1[2]  ;
; N/A   ; None              ; 9.404 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 9.352 ns        ; SW[2]  ; HEX1[1]  ;
; N/A   ; None              ; 8.907 ns        ; SW[2]  ; HEX1[2]  ;
; N/A   ; None              ; 8.635 ns        ; SW[3]  ; HEX1[1]  ;
; N/A   ; None              ; 8.190 ns        ; SW[3]  ; HEX1[2]  ;
; N/A   ; None              ; 7.536 ns        ; SW[1]  ; HEX0[0]  ;
; N/A   ; None              ; 7.505 ns        ; SW[1]  ; HEX0[2]  ;
; N/A   ; None              ; 7.470 ns        ; SW[1]  ; HEX0[1]  ;
; N/A   ; None              ; 7.382 ns        ; SW[0]  ; HEX0[0]  ;
; N/A   ; None              ; 7.317 ns        ; SW[0]  ; HEX0[1]  ;
; N/A   ; None              ; 7.310 ns        ; SW[0]  ; HEX0[2]  ;
; N/A   ; None              ; 7.281 ns        ; SW[1]  ; HEX0[3]  ;
; N/A   ; None              ; 7.280 ns        ; SW[1]  ; HEX0[4]  ;
; N/A   ; None              ; 7.269 ns        ; SW[1]  ; HEX0[6]  ;
; N/A   ; None              ; 7.269 ns        ; SW[1]  ; HEX0[5]  ;
; N/A   ; None              ; 7.127 ns        ; SW[0]  ; HEX0[3]  ;
; N/A   ; None              ; 7.118 ns        ; SW[0]  ; HEX0[4]  ;
; N/A   ; None              ; 7.115 ns        ; SW[0]  ; HEX0[6]  ;
; N/A   ; None              ; 7.110 ns        ; SW[0]  ; HEX0[5]  ;
; N/A   ; None              ; 6.904 ns        ; SW[2]  ; HEX0[0]  ;
; N/A   ; None              ; 6.871 ns        ; SW[2]  ; HEX0[2]  ;
; N/A   ; None              ; 6.868 ns        ; SW[2]  ; HEX0[1]  ;
; N/A   ; None              ; 6.649 ns        ; SW[2]  ; HEX0[3]  ;
; N/A   ; None              ; 6.643 ns        ; SW[2]  ; HEX0[4]  ;
; N/A   ; None              ; 6.641 ns        ; SW[2]  ; HEX0[6]  ;
; N/A   ; None              ; 6.631 ns        ; SW[2]  ; HEX0[5]  ;
; N/A   ; None              ; 6.495 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 6.279 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.210 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.188 ns        ; SW[3]  ; HEX0[0]  ;
; N/A   ; None              ; 6.156 ns        ; SW[3]  ; HEX0[2]  ;
; N/A   ; None              ; 6.151 ns        ; SW[3]  ; HEX0[1]  ;
; N/A   ; None              ; 5.976 ns        ; SW[1]  ; LEDR[1]  ;
; N/A   ; None              ; 5.932 ns        ; SW[3]  ; HEX0[3]  ;
; N/A   ; None              ; 5.930 ns        ; SW[3]  ; HEX0[4]  ;
; N/A   ; None              ; 5.920 ns        ; SW[3]  ; HEX0[6]  ;
; N/A   ; None              ; 5.918 ns        ; SW[3]  ; HEX0[5]  ;
; N/A   ; None              ; 5.868 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 5.783 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.702 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.696 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.680 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.638 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.338 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.280 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.135 ns        ; SW[2]  ; LEDR[2]  ;
+-------+-------------------+-----------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Feb 03 12:56:55 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "SW[1]" to destination pin "HEX1[1]" is 9.980 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 9; PIN Node = 'SW[1]'
    Info: 2: + IC(2.494 ns) + CELL(0.420 ns) = 3.913 ns; Loc. = LCCOMB_X28_Y1_N6; Fanout = 2; COMB Node = 'char_7seg:H0|WideOr0~0'
    Info: 3: + IC(3.278 ns) + CELL(2.789 ns) = 9.980 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1[1]'
    Info: Total cell delay = 4.208 ns ( 42.16 % )
    Info: Total interconnect delay = 5.772 ns ( 57.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Thu Feb 03 12:56:55 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


