<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2009</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/pact2009">PACT 2009:
Raleigh, North Carolina, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/pact2009">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/pact2009">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/pact2009">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/pact2009">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p> 
<ul>
</ul>

 

<h2>Software Transactional Memory and Speculation</h2>
 

<ul>
<li id="UsuiBES09"><a href="http://dblp.dagstuhl.de/pers/hc/u/Usui:Takayuki">Takayuki Usui</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Behrends:Reimer">Reimer Behrends</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Evans:Jacob">Jacob Evans</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smaragdakis:Yannis">Yannis Smaragdakis</a>:<br /><b>Adaptive Locks: Combining Transactions and Locks for Efficient Concurrency.</b> 3-14<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/UsuiBES09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/UsuiBES09.xml">XML</a></small></small></li>
<li id="MadrilesLCGLMMG09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Madriles:Carlos">Carlos Madriles</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/L=oacute=pez:Pedro">Pedro L&#243;pez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Codina:Josep_M=">Josep M. Codina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gibert:Enric">Enric Gibert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Latorre:Fernando">Fernando Latorre</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Alejandro">Alejandro Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Ra=uacute=l">Ra&#250;l Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Anaphase: A Fine-Grain Thread Decomposition Scheme for Speculative Multithreading.</b> 15-25<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MadrilesLCGLMMG09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MadrilesLCGLMMG09.xml">XML</a></small></small></li>
</ul>



<h2>Best Papers</h2>
 

<ul>
<li id="BhattacharjeeM09"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bhattacharjee:Abhishek">Abhishek Bhattacharjee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors.</b> 29-40<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BhattacharjeeM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BhattacharjeeM09.xml">XML</a></small></small></li>
<li id="BarikS09"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barik:Rajkishore">Rajkishore Barik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarkar:Vivek">Vivek Sarkar</a>:<br /><b>Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs.</b> 41-52<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BarikS09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BarikS09.xml">XML</a></small></small></li>
<li id="TiwariMS09"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tiwari:Mohit">Mohit Tiwari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mysore:Shashidhar">Shashidhar Mysore</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>:<br /><b>Quantifying the Potential of Program Analysis Peripherals.</b> 53-63<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TiwariMS09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TiwariMS09.xml">XML</a></small></small></li>
</ul>



<h2>Accelerators</h2>
 

<ul>
<li id="SaidaniFTLE09"><a href="http://dblp.dagstuhl.de/pers/hc/s/Saidani:Tarik">Tarik Saidani</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falcou:Joel">Joel Falcou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tadonki:Claude">Claude Tadonki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lacassagne:Lionel">Lionel Lacassagne</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Etiemble:Daniel">Daniel Etiemble</a>:<br /><b>Algorithmic Skeletons within an Embedded Domain Specific Language for the CELL Processor.</b> 67-76<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SaidaniFTLE09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SaidaniFTLE09.xml">XML</a></small></small></li>
<li id="KelmJLFP09"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kelm:John_H=">John H. Kelm</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Johnson:Daniel_R=">Daniel R. Johnson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven_S=">Steven S. Lumetta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Frank:Matthew_I=">Matthew I. Frank</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>:<br /><b>A Task-Centric Memory Model for Scalable Accelerator Architectures.</b> 77-87<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KelmJLFP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KelmJLFP09.xml">XML</a></small></small></li>
</ul>



<h2>Power and Energy</h2>
 

<ul>
<li id="WangCLK09"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Xiaorui">Xiaorui Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen_0002:Ming">Ming Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lefurgy:Charles">Charles Lefurgy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keller:Tom_W=">Tom W. Keller</a>:<br /><b>SHIP: Scalable Hierarchical Power Control for Large-Scale Data Centers.</b> 91-100<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.34"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangCLK09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangCLK09.xml">XML</a></small></small></li>
<li id="ZhangL09"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Wangyuan">Wangyuan Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Tao">Tao Li</a>:<br /><b>Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures.</b> 101-112<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhangL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhangL09.xml">XML</a></small></small></li>
<li id="Najaf-abadiCR09"><a href="http://dblp.dagstuhl.de/pers/hc/n/Najaf=abadi:Hashem_Hashemi">Hashem Hashemi Najaf-abadi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choudhary:Niket_Kumar">Niket Kumar Choudhary</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>Core-Selectability in Chip Multiprocessors.</b> 113-122<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.44"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Najaf-abadiCR09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Najaf-abadiCR09.xml">XML</a></small></small></li>
</ul>



<h2>Tools and Testing</h2>
 

<ul>
<li id="MoseleyGP09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Moseley:Tipp">Tipp Moseley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peri:Ramesh">Ramesh Peri</a>:<br /><b>Chainsaw: Using Binary Matching for Relative Instruction Mix Comparison.</b> 125-135<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MoseleyGP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MoseleyGP09.xml">XML</a></small></small></li>
<li id="HerlihyL09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Herlihy:Maurice">Maurice Herlihy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lev:Yossi">Yossi Lev</a>:<br /><b>tm_db: A Generic Debugging Library for Transactional Programs.</b> 136-145<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HerlihyL09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HerlihyL09.xml">XML</a></small></small></li>
<li id="BobbaXYHW09"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bobba:Jayaram">Jayaram Bobba</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xiong:Weiwei">Weiwei Xiong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yen:Luke">Luke Yen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>StealthTest: Low Overhead Online Software Testing Using Transactional Memory.</b> 146-155<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.15"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BobbaXYHW09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BobbaXYHW09.xml">XML</a></small></small></li>
</ul>



<h2>Innovative Hardware</h2>
 

<ul>
<li id="HiltonER09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hilton:Andrew_D=">Andrew D. Hilton</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eswaran:Neeraj">Neeraj Eswaran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roth:Amir">Amir Roth</a>:<br /><b>CPROB: Checkpoint Processing with Opportunistic Minimal Recovery.</b> 159-168<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.42"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HiltonER09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HiltonER09.xml">XML</a></small></small></li>
<li id="JiangSZI09"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Xiaowei">Xiaowei Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Li">Li Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravishankar">Ravishankar Iyer</a>:<br /><b>Architecture Support for Improving Bulk Memory Copying and Initialization Performance.</b> 169-180<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JiangSZI09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JiangSZI09.xml">XML</a></small></small></li>
<li id="ChoLSKWD09"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Myong_Hyon">Myong Hyon Cho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lis:Mieszko">Mieszko Lis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shim:Keun_Sup">Keun Sup Shim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kinsy:Michel_A=">Michel A. Kinsy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wen:Tina">Tina Wen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>:<br /><b>Oblivious Routing in On-Chip Bandwidth-Adaptive Networks.</b> 181-190<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.41"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ChoLSKWD09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ChoLSKWD09.xml">XML</a></small></small></li>
</ul>



<h2>Scheduling and Adaptation</h2>
 

<ul>
<li id="ZhuangELOO09"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhuang:Xiaotong">Xiaotong Zhuang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eichenberger:Alexandre_E=">Alexandre E. Eichenberger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Luo:Yangchun">Yangchun Luo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Brien:Kevin">Kevin O'Brien</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Brien:Kathryn_M=">Kathryn M. O'Brien</a>:<br /><b>Exploiting Parallelism with Dependence-Aware Scheduling.</b> 193-202<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhuangELOO09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhuangELOO09.xml">XML</a></small></small></li>
<li id="LuqueMCGBV09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Luque:Carlos">Carlos Luque</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moret=oacute=:Miquel">Miquel Moret&#243;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cazorla:Francisco_J=">Francisco J. Cazorla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gioiosa:Roberto">Roberto Gioiosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>ITCA: Inter-task Conflict-Aware CPU Accounting for CMPs.</b> 203-213<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LuqueMCGBV09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LuqueMCGBV09.xml">XML</a></small></small></li>
<li id="HormatiCKRMM09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hormati:Amir">Amir Hormati</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Yoonseo">Yoonseo Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kudlur:Manjunath">Manjunath Kudlur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rabbah:Rodric_M=">Rodric M. Rabbah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Flextream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures.</b> 214-223<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HormatiCKRMM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HormatiCKRMM09.xml">XML</a></small></small></li>
</ul>



<h2>Novel Cache Systems</h2>
 

<ul>
<li id="HossainDH09"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hossain:Hemayet">Hemayet Hossain</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>:<br /><b>DDCache: Decoupled and Delegable Cache Data and Metadata.</b> 227-236<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.24"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HossainDH09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HossainDH09.xml">XML</a></small></small></li>
<li id="IslamS09"><a href="http://dblp.dagstuhl.de/pers/hc/i/Islam:Md=_Mafijul">Md. Mafijul Islam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>Zero-Value Caches: Cancelling Loads that Return Zero.</b> 237-245<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/IslamS09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/IslamS09.xml">XML</a></small></small></li>
<li id="LuLDZZS09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Qingda">Qingda Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Jiang">Jiang Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Ding:Xiaoning">Xiaoning Ding</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Zhao">Zhao Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0001:Xiaodong">Xiaodong Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sadayappan:P=">P. Sadayappan</a>:<br /><b>Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning.</b> 246-257<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LuLDZZS09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LuLDZZS09.xml">XML</a></small></small></li>
</ul>



<h2>Modeling and Evaluation</h2>
 

<ul>
<li id="MolkaHSM09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Molka:Daniel">Daniel Molka</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hackenberg:Daniel">Daniel Hackenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sch=ouml=ne:Robert">Robert Sch&#246;ne</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/M=uuml=ller:Matthias_S=">Matthias S. M&#252;ller</a>:<br /><b>Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System.</b> 261-270<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MolkaHSM09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MolkaHSM09.xml">XML</a></small></small></li>
<li id="FraguelaVP09"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fraguela:Basilio_B=">Basilio B. Fraguela</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Voronenko:Yevgen">Yevgen Voronenko</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/P=uuml=schel:Markus">Markus P&#252;schel</a>:<br /><b>Automatic Tuning of Discrete Fourier Transforms Driven by Analytical Modeling.</b> 271-280<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.11"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/FraguelaVP09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/FraguelaVP09.xml">XML</a></small></small></li>
<li id="NavarroATC09"><a href="http://dblp.dagstuhl.de/pers/hc/n/Navarro:Angeles_G=">Angeles G. Navarro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asenjo:Rafael">Rafael Asenjo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tabik:Siham">Siham Tabik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cascaval:Calin">Calin Cascaval</a>:<br /><b>Analytical Modeling of Pipeline Parallelism.</b> 281-290<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.28"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NavarroATC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NavarroATC09.xml">XML</a></small></small></li>
</ul>



<h2>Hardware Transactional Memory</h2>
 

<ul>
<li id="LuponMG09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lupon:Marc">Marc Lupon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery.</b> 293-302<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LuponMG09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LuponMG09.xml">XML</a></small></small></li>
<li id="QuislantGPZ09"><a href="http://dblp.dagstuhl.de/pers/hc/q/Quislant:Ricardo">Ricardo Quislant</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Guti=eacute=rrez:Eladio">Eladio Guti&#233;rrez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Plata:Oscar_G=">Oscar G. Plata</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zapata:Emilio_L=">Emilio L. Zapata</a>:<br /><b>Improving Signatures by Locality Exploitation for Transactional Memory.</b> 303-312<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.25"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/QuislantGPZ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/QuislantGPZ09.xml">XML</a></small></small></li>
<li id="PorterCT09"><a href="http://dblp.dagstuhl.de/pers/hc/p/Porter:Leo">Leo Porter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choi:Bumyong">Bumyong Choi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>:<br /><b>Mapping Out a Path from Hardware Transactional Memory to Speculative Multithreading.</b> 313-324<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PorterCT09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PorterCT09.xml">XML</a></small></small></li>
</ul>



<h2>Compiler Optimizations</h2>
 

<ul>
<li id="TrifunovicNCZR09"><a href="http://dblp.dagstuhl.de/pers/hc/t/Trifunovic:Konrad">Konrad Trifunovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nuzman:Dorit">Dorit Nuzman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cohen:Albert">Albert Cohen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zaks:Ayal">Ayal Zaks</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosen:Ira">Ira Rosen</a>:<br /><b>Polyhedral-Model Guided Loop-Nest Auto-Vectorization.</b> 327-337<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TrifunovicNCZR09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TrifunovicNCZR09.xml">XML</a></small></small></li>
<li id="MannarswamyGS09"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mannarswamy:Sandya_S=">Sandya S. Mannarswamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:Ramaswamy">Ramaswamy Govindarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Surendran:Rishi">Rishi Surendran</a>:<br /><b>Region Based Structure Layout Optimization by Selective Data Copying.</b> 338-347<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.43"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MannarswamyGS09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MannarswamyGS09.xml">XML</a></small></small></li>
<li id="LuABHKRRSCLN09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Qingda">Qingda Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alias:Christophe">Christophe Alias</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bondhugula:Uday">Uday Bondhugula</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Henretty:Thomas">Thomas Henretty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnamoorthy:Sriram">Sriram Krishnamoorthy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramanujam:J=">J. Ramanujam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rountev:Atanas">Atanas Rountev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sadayappan:P=">P. Sadayappan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Yongjian">Yongjian Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Haibo">Haibo Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Ngai:Tin=fook">Tin-fook Ngai</a>:<br /><b>Data Layout Transformation for Enhancing Data Locality on NUCA Chip Multiprocessors.</b> 348-357<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LuABHKRRSCLN09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LuABHKRRSCLN09.xml">XML</a></small></small></li>
</ul>



<h2>Cache Management</h2>
 

<ul>
<li id="JinC09"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jin:Lei">Lei Jin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cho:Sangyeun">Sangyeun Cho</a>:<br /><b>SOS: A Software-Oriented Distributed Shared Cache Management Approach for Chip Multiprocessors.</b> 361-371<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JinC09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JinC09.xml">XML</a></small></small></li>
<li id="LiuY09"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Wanli">Wanli Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yeung:Donald">Donald Yeung</a>:<br /><b>Using Aggressor Thread Information to Improve Shared Cache Management for CMPs.</b> 372-383<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiuY09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiuY09.xml">XML</a></small></small></li>
<li id="ZhouCZ09"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Xing">Xing Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Wenguang">Wenguang Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zheng:Weimin">Weimin Zheng</a>:<br /><b>Cache Sharing Management for Performance Fairness in Chip Multiprocessors.</b> 384-393<br /><small><a href="http://dx.doi.org/10.1109/PACT.2009.40"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhouCZ09.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhouCZ09.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
