==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'flatten/solution1/.tcls/flatten.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 361.438 ; gain = 13.375 ; free physical = 166 ; free virtual = 4970
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 361.438 ; gain = 13.375 ; free physical = 166 ; free virtual = 4971
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 361.438 ; gain = 13.375 ; free physical = 166 ; free virtual = 4970
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 361.438 ; gain = 13.375 ; free physical = 166 ; free virtual = 4970
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 489.434 ; gain = 141.371 ; free physical = 146 ; free virtual = 4950
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 489.434 ; gain = 141.371 ; free physical = 154 ; free virtual = 4958
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'flatten' ...
WARNING: [SYN 201-107] Renaming port name 'flatten/output' to 'flatten/output_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'flatten/input' to 'flatten/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.54 seconds; current allocated memory: 59.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 60.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'flatten/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'flatten/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'flatten' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 60.407 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 489.434 ; gain = 141.371 ; free physical = 142 ; free virtual = 4952
INFO: [SYSC 207-301] Generating SystemC RTL for flatten.
INFO: [VHDL 208-304] Generating VHDL RTL for flatten.
INFO: [VLOG 209-307] Generating Verilog RTL for flatten.
INFO: [HLS 200-112] Total elapsed time: 33.6 seconds; peak allocated memory: 60.407 MB.
