// Seed: 4068240395
module module_0 (
    output wor id_0,
    output wire id_1,
    output supply1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input wire id_5,
    input wire id_6
);
  wire id_8;
  wire id_9;
  assign module_1.id_3 = 0;
  assign id_1 = 1'h0 <= 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    input uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    output wire id_12,
    input wire id_13
);
  wor id_15 = id_7;
  nor primCall (id_2, id_15, id_4, id_13, id_6, id_9, id_3, id_11);
  module_0 modCall_1 (
      id_8,
      id_2,
      id_15,
      id_4,
      id_2,
      id_4,
      id_7
  );
  wire id_16, id_17;
  wire id_18;
endmodule
