; PUBLIC DEMO NETLIST
; This file shows the RX testbench topology and parameterization
; used by CONTOUR. It uses/built upon 130nm_bulk.net device models. (NOT GIVEN)
; Generate your own schematic design in ADS and extract the netlist.
; THIS FILE IS ONLY AN EXAMPLE

; Top Design: "rf_rx_lib:HB_MN3_a_0618:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="rf_rx_lib:HB_MN3_a_0618:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=2
; Library Name: rf_rx_lib
; Cell Name: MNlo_1_N
; View Name: schematic
define MNlo_1_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__N_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=10 nF 
end MNlo_1_N

; Library Name: rf_rx_lib
; Cell Name: MNlo_1_P
; View Name: schematic
define MNlo_1_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aMNlo__1__P_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=1 nF 
end MNlo_1_P

; Library Name: rf_rx_lib
; Cell Name: case1_MN3_1
; View Name: schematic
define case1_MN3_1 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN3__1_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN3__1_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case1_MN3_1

; Library Name: rf_rx_lib
; Cell Name: case1_MN3_2
; View Name: schematic
define case1_MN3_2 ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN3__2_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN3__2_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case1_MN3_2

; Library Name: rf_rx_lib
; Cell Name: case1_MN3_4
; View Name: schematic
define case1_MN3_4 ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase1__MN3__4_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase1__MN3__4_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case1_MN3_4

; Library Name: rf_rx_lib
; Cell Name: case2_MN3_1_N
; View Name: schematic
define case2_MN3_1_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN3__1__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN3__1__N_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case2_MN3_1_N

; Library Name: rf_rx_lib
; Cell Name: case2_MN3_1_P
; View Name: schematic
define case2_MN3_1_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN3__1__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN3__1__P_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case2_MN3_1_P

; Library Name: rf_rx_lib
; Cell Name: case2_MN3_2_N
; View Name: schematic
define case2_MN3_2_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN3__2__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN3__2__N_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case2_MN3_2_N

; Library Name: rf_rx_lib
; Cell Name: case2_MN3_2_P
; View Name: schematic
define case2_MN3_2_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN3__2__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN3__2__P_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case2_MN3_2_P

; Library Name: rf_rx_lib
; Cell Name: case2_MN3_4_N
; View Name: schematic
define case2_MN3_4_N ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN3__4__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN3__4__N_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case2_MN3_4_N

; Library Name: rf_rx_lib
; Cell Name: case2_MN3_4_P
; View Name: schematic
define case2_MN3_4_P ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase2__MN3__4__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase2__MN3__4__P_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case2_MN3_4_P

; Library Name: rf_rx_lib
; Cell Name: case3_MN3_1_N
; View Name: schematic
define case3_MN3_1_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN3__1__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN3__1__N_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case3_MN3_1_N

; Library Name: rf_rx_lib
; Cell Name: case3_MN3_1_P
; View Name: schematic
define case3_MN3_1_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN3__1__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN3__1__P_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
R:R1  vout vb R=20 kOhm Noise=yes 
C:C1  vin vout C=MN_C pF 
end case3_MN3_1_P

; Library Name: rf_rx_lib
; Cell Name: case3_MN3_2_N
; View Name: schematic
define case3_MN3_2_N ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN3__2__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN3__2__N_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case3_MN3_2_N

; Library Name: rf_rx_lib
; Cell Name: case3_MN3_2_P
; View Name: schematic
define case3_MN3_2_P ( vin  vout  vb ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN3__2__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN3__2__P_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
MN_L=10
#uselib "ckt" , "INDQ_Z"
INDQ_Z:L1  vout vb L=MN_L nH Q=15 F=5 GHz Mode=1 Rdc=0.0 Ohm 
C:C1  vin vout C=MN_C pF 
end case3_MN3_2_P

; Library Name: rf_rx_lib
; Cell Name: case3_MN3_4_N
; View Name: schematic
define case3_MN3_4_N ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN3__4__N_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN3__4__N_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case3_MN3_4_N

; Library Name: rf_rx_lib
; Cell Name: case3_MN3_4_P
; View Name: schematic
define case3_MN3_4_P ( vin  vout ) 
;parameters 
#ifndef inc_rf__rx__lib_3acase3__MN3__4__P_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3acase3__MN3__4__P_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

MN_C=1.0
C:C1  vin vout C=MN_C pF 
end case3_MN3_4_P

#ifndef inc_rf__rx__lib_3aHB__MN3__0618_3aschematic__130nm__bulk_2enet
#define inc_rf__rx__lib_3aHB__MN3__0618_3aschematic__130nm__bulk_2enet 1
#include "130nm_bulk.net"
#endif

case2_mx_dd1=0.0
case2_mx_dd2=1.0

case1_Vout_add=file{DAC7, "case1_Vout_fund"}
#uselib "ckt" , "DAC"
DAC:DAC5  File="HB_Z1_a_0618.ds" Type="dataset" Block="aele_103.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC4  File="HB_Z1_a_0618.ds" Type="dataset" Block="aele_106.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC3  File="HB_Z4_a_0618.ds" Type="dataset" Block="aele_123.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC2  File="HB_Z4_a_0618.ds" Type="dataset" Block="aele_122.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 

case1_Zin_mx=file{DAC4, "case1_Zin_mx"}
#uselib "ckt" , "DAC"
DAC:DAC17  File="HB_ADD_a_0618.ds" Type="dataset" Block="aele_31.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
V_Source:SRC141  case3_vdd_add_dd1 0 Type="V_DC" Vdc=case3_Vdd_add_dd1 V SaveCurrent=1 
MNlo_1_P:X110  case2_LO_Ip_mx_dd2 case2_LO_Ip_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC258  case3_vinp_mn3_1 0 Type="V_1Tone" V[1]=case3_Voutp_add V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_add V Vac=case3_Voutp_add V SaveCurrent=1 
Port:Term230  N__193 0 Num=15 Z=case3_Zoutn_add Ohm Noise=yes 
MNlo_1_P:X76  case3_LO_Ip_mx_dd1 case3_LO_Ip_mxin_dd1 case3_vb_mnlo_mx_dd1 

Rs=50.0
RFpower=-50

RFfreq=5
IFfreq=0.05
df=0.01
LOfreq=RFfreq-IFfreq
V_Source:SRC169  case1_vdd_lna_ss2 0 Type="V_DC" Vdc=case1_Vdd_lna_ss2 V SaveCurrent=1 
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
OutputPlan="DC1_Output" 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      SavedEquationName[1]="case1_VoutDC" \
      SavedEquationName[2]="case2_VoutnDC" \
      SavedEquationName[3]="case2_VoutpDC" \
      SavedEquationName[4]="case3_VoutnDC" \
      SavedEquationName[5]="case3_VoutpDC" \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

V_Source:SRC124  case1_vb_mn1_3 0 Type="V_DC" Vdc=case1_Vb_mn1_3 V SaveCurrent=1 
MNlo_1_N:X75  case3_LO_Qn_mx_dd1 case3_LO_Qn_mxin_dd1 case3_vb_mnlo_mx_dd1 
aele case2_Voutp_fund=case2_mn3_1_p*case2_Voutp_fund_mn3_1+case2_mn3_2_p*case2_Voutp_fund_mn3_2+case2_mn3_4_p*case2_Voutp_fund_mn3_4;case2_Voutn_fund=case2_mn3_1_n*case2_Voutn_fund_mn3_1+case2_mn3_2_n*case2_Voutn_fund_mn3_2+case2_mn3_4_n*case2_Voutn_fund_mn3_4;case2_VoutpDC=case2_mn3_1_p*case2_VoutpDC_mn3_1+case2_mn3_2_p*case2_VoutpDC_mn3_2+case2_mn3_4_p*case2_VoutpDC_mn3_4;case2_VoutnDC=case2_mn3_1_n*case2_VoutnDC_mn3_1+case2_mn3_2_n*case2_VoutnDC_mn3_2+case2_mn3_4_n*case2_VoutnDC_mn3_4;
V_Source:SRC200  case3_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
aele case3_Vinp_fund_mn3_1=mix(HB.case3_vinp_mn3_1,{0,1});case3_Vinn_fund_mn3_1=mix(HB.case3_vinn_mn3_1,{0,1});case3_Voutp_fund_mn3_1=mix(HB.case3_voutp_mn3_1,{0,1});case3_Voutn_fund_mn3_1=mix(HB.case3_voutn_mn3_1,{0,1});case3_VoutpDC_mn3_1=DC.case3_voutp_mn3_1;case3_VoutnDC_mn3_1=DC.case3_voutn_mn3_1;
V_Source:SRC128  case2_vb_mn2_1 0 Type="V_DC" Vdc=case2_Vb_mn2_1 SaveCurrent=1 
Port:Term62  case3_voutn_mn3_1 0 Num=20 Z=case3_Zinn_mx Ohm Noise=yes 
V_Source:SRC209  case3_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC184  case2_vdd_lna_ss2 0 Type="V_DC" Vdc=case2_Vdd_lna_ss2 V SaveCurrent=1 

case2_lna_ss0=0.0
case2_lna_ss1=1.0
case2_lna_ss2=0.0
V_Source:SRC158  case1_vb_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mx_sd1 V SaveCurrent=1 
V_Source:SRC189  case2_LO_Qn_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC135  case2_vdd_add_sd1 0 Type="V_DC" Vdc=case2_Vdd_add_sd1 SaveCurrent=1 
V_Source:SRC123  case1_vb_lna_ss2 0 Type="V_DC" Vdc=case1_Vb_lna_ss2 V SaveCurrent=1 
V_Source:SRC195  case3_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd2 V SaveCurrent=1 
V_Source:SRC173  case1_LO_Qp_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC162  case3_vb_mx_dd2 0 Type="V_DC" Vdc=case3_Vb_mx_dd2 V SaveCurrent=1 
MNlo_1_P:X107  case1_LO_Qp_mx_sd1 case1_LO_Qp_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC133  case3_vb_mn2_2_n 0 Type="V_DC" Vdc=case3_Vb_mn2_2_n V SaveCurrent=1 
V_Source:SRC174  case1_LO_Ip_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X117  case3_LO_In_mx_dd1 case3_LO_In_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC186  case2_vb_mn1_2 0 Type="V_DC" Vdc=case2_Vb_mn1_2 V SaveCurrent=1 
V_Source:SRC178  case2_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC177  case2_vb_lna_ss2 0 Type="V_DC" Vdc=case2_Vb_lna_ss2 V SaveCurrent=1 

case3_mn1_0=1.0
case3_mn1_1=0.0
case3_mn1_2=0.0
case3_mn1_3=0.0
case3_mn1_4=0.0
case3_mn1_5=0.0
Port:Term233  N__203 0 Num=18 Z=case3_Zoutn_add Ohm Noise=yes 

case2_mn1_0=1.0
case2_mn1_1=0.0
case2_mn1_2=0.0
case2_mn1_3=0.0
case2_mn1_4=0.0
case2_mn1_5=0.0
V_Source:SRC203  case3_vb2_lna_sd1 0 Type="V_DC" Vdc=case3_Vb2_lna_sd1 V SaveCurrent=1 

case3_Vdd_mx_dd2=2.5
case3_Vb_mx_dd2=0.5
case3_MN3_4_N:X102  case3_vinn_mn3_4 case3_voutn_mn3_4 
V_Source:SRC263  case3_vinn_mn3_1 0 Type="V_1Tone" V[1]=case3_Voutn_add V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_add V Vac=case3_Voutn_add V SaveCurrent=1 
V_Source:SRC151  case3_vb_mn3_1_n 0 Type="V_DC" Vdc=case3_Vb_mn3_1_n V SaveCurrent=1 
MNlo_1_P:X115  case2_LO_Qp_mx_dd2 case2_LO_Qp_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC248  case2_vinp_mn3_1 0 Type="V_1Tone" V[1]=case2_Voutp_add V Freq[1]=RFfreq GHz    Vdc=case2_VoutpDC_add V Vac=case2_Voutp_add V SaveCurrent=1 
V_Source:SRC138  case2_vb_add_sd2 0 Type="V_DC" Vdc=case2_Vb_add_sd2 V SaveCurrent=1 

case2_mn3_1_p=1.0
case2_mn3_1_n=case2_mn3_1_p
case2_mn3_2_p=0.0
case2_mn3_2_n=case2_mn3_2_p
case2_mn3_4_p=0.0
case2_mn3_4_n=case2_mn3_4_p
V_Source:SRC136  case2_vb1_add_sd1 0 Type="V_DC" Vdc=case2_Vb1_add_sd1 V SaveCurrent=1 
V_Source:SRC201  case3_vb_mn1_3 0 Type="V_DC" Vdc=case3_Vb_mn1_3 V SaveCurrent=1 
V_Source:SRC139  case2_vdd_add_sd2 0 Type="V_DC" Vdc=case2_Vdd_add_sd2 V SaveCurrent=1 
MNlo_1_P:X109  case2_LO_Qp_mx_dd1 case2_LO_Qp_mxin_dd1 case2_vb_mnlo_mx_dd1 
HB:HB2 MaxOrder=5 Freq[1]=LOfreq GHz Freq[2]=RFfreq GHz Order[1]=11 Order[2]=3 StatusLevel=2 FundOversample=1 \
Restart=no OutputBudgetIV=no \
HBSS_WSP=0 SweepVar="RFfreq" SweepPlan="HB2_stim" OutputPlan="HB2_Output" UseKrylov=0 SamanskiiConstant=2 \


SweepPlan: HB2_stim Start=0.5 Stop=6.5 Step=0.1

OutputPlan:HB2_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      SavedEquationName[1]="case1_VoutDC" \
      SavedEquationName[2]="case1_Vout_fund" \
      SavedEquationName[3]="case2_VoutnDC" \
      SavedEquationName[4]="case2_Voutn_fund" \
      SavedEquationName[5]="case2_VoutpDC" \
      SavedEquationName[6]="case2_Voutp_fund" \
      SavedEquationName[7]="case3_VoutnDC" \
      SavedEquationName[8]="case3_Voutn_fund" \
      SavedEquationName[9]="case3_VoutpDC" \
      SavedEquationName[10]="case3_Voutp_fund" \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Tran:HB2_tran HB_Sol=1 SteadyState=1 StatusLevel=3 \
Freq[1]=LOfreq GHz Order[1]=11 

Component:tahb_HB2 Module="ATAHB" Type="ModelExtractor" \ 
 Tran_Analysis="HB2_tran" HB_Analysis="HB2" 

V_Source:SRC154  case3_vb_mn3_2_n 0 Type="V_DC" Vdc=case3_Vb_mn3_2_n V SaveCurrent=1 

case2_Vdd_mx_dd2=2.5
case2_Vb_mx_dd2=0.5
aele case1_Vout_fund=case1_mn3_0*case1_Vout_fund_mn3_0+case1_mn3_1*case1_Vout_fund_mn3_1+case1_mn3_2*case1_Vout_fund_mn3_2+case1_mn3_4*case1_Vout_fund_mn3_4;case1_VoutDC=case1_mn3_0*case1_VoutDC_mn3_0+case1_mn3_1*case1_VoutDC_mn3_1+case1_mn3_2*case1_VoutDC_mn3_2+case1_mn3_4*case1_VoutDC_mn3_4;
Short:DC_Block243  N__199 case3_vinn_mn3_2 Mode=1 

case2_Zoutp_add=file{DAC2, "case2_Zoutp_add"}
case2_Zoutn_add=file{DAC3, "case2_Zoutn_add"}
Short:DC_Block263  N__203 case3_vinn_mn3_4 Mode=1 

case2_Zinp_mx=file{DAC5, "case2_Zinp_mx"}
case2_Zinn_mx=file{DAC6, "case2_Zinn_mx"}
case3_MN3_2_N:X98  case3_vinn_mn3_2 case3_voutn_mn3_2 case3_vb_mn3_2_n 
Short:DC_Block260  N__193 case3_vinn_mn3_1 Mode=1 
Port:Term65  case3_voutn_mn3_4 0 Num=23 Z=case3_Zinn_mx Ohm Noise=yes 
Short:DC_Block247  N__54 case3_vinp_mn3_4 Mode=1 
case3_MN3_1_P:X95  case3_vinp_mn3_1 case3_voutp_mn3_1 case3_vb_mn3_1_p 
Short:DC_Block245  N__204 case3_vinp_mn3_1 Mode=1 
Short:DC_Block249  N__198 case3_vinp_mn3_2 Mode=1 

case2_VoutpDC_add=file{DAC11, "case2_VoutpDC_add"}
case2_VoutnDC_add=file{DAC12, "case2_VoutnDC_add"}
Port:Term58  case3_voutp_mn3_2 0 Num=11 Z=case3_Zinp_mx Ohm Noise=yes 

case1_Zout_add=file{DAC1, "case1_Zout_add"}
#uselib "ckt" , "DAC"
DAC:DAC1  File="HB_Z4_a_0618.ds" Type="dataset" Block="aele_125.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
V_Source:SRC163  case1_vb_mnlo_mx_sd1 0 Type="V_DC" Vdc=case1_Vb_mnlo_mx_sd1 V SaveCurrent=1 
V_Source:SRC249  case2_vinp_mn3_2 0 Type="V_1Tone" V[1]=case2_Voutp_add V Freq[1]=RFfreq GHz    Vdc=case2_VoutpDC_add V Vac=case2_Voutp_add V SaveCurrent=1 
Port:Term60  case3_voutp_mn3_4 0 Num=13 Z=case3_Zinp_mx Ohm Noise=yes 
Port:Term221  N__198 0 Num=6 Z=case3_Zoutp_add Ohm Noise=yes 

case3_Vb_mn3_1_p=1.05
case3_Vb_mn3_1_n=case3_Vb_mn3_1_p
case3_Vb_mn3_2_p=0.8
case3_Vb_mn3_2_n=case3_Vb_mn3_2_p
V_Source:SRC129  case3_vb_mn2_1_n 0 Type="V_DC" Vdc=case3_Vb_mn2_1_n V SaveCurrent=1 
aele case1_Vin_fund_mn3_1=mix(HB.case1_vin_mn3_1,{0,1});case1_Vout_fund_mn3_1=mix(HB.case1_vout_mn3_1,{0,1});case1_VoutDC_mn3_1=DC.case1_vout_mn3_1;
V_Source:SRC125  case1_vb_mn2_2 0 Type="V_DC" Vdc=case1_Vb_mn2_2 V SaveCurrent=1 
V_Source:SRC165  case1_vb_mn2_3 0 Type="V_DC" Vdc=case1_Vb_mn2_3 V SaveCurrent=1 
case1_MN3_4:X61  case1_vin_mn3_4 case1_vout_mn3_4 
case1_MN3_2:X59  case1_vin_mn3_2 case1_vout_mn3_2 case1_vb_mn3_2 
case1_MN3_1:X58  case1_vin_mn3_1 case1_vout_mn3_1 case1_vb_mn3_1 
case2_MN3_1_P:X63  case2_vinp_mn3_1 case2_voutp_mn3_1 case2_vb_mn3_1_p 
case2_MN3_1_N:X64  case2_vinn_mn3_1 case2_voutn_mn3_1 case2_vb_mn3_1_n 
case2_MN3_2_P:X65  case2_vinp_mn3_2 case2_voutp_mn3_2 case2_vb_mn3_2_p 
case2_MN3_2_N:X66  case2_vinn_mn3_2 case2_voutn_mn3_2 case2_vb_mn3_2_n 
case2_MN3_4_P:X69  case2_vinp_mn3_4 case2_voutp_mn3_4 
case2_MN3_4_N:X70  case2_vinn_mn3_4 case2_voutn_mn3_4 
Short:DC_Block209  N__318 case1_vin_mn3_2 Mode=1 
V_Source:SRC246  case1_vin_mn3_4 0 Type="V_1Tone" V[1]=case1_Vout_add V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_add V Vac=case1_Vout_add V SaveCurrent=1 
Port:Term182  N__315 0 Num=37 Z=case1_Zout_add Ohm Noise=yes 
Short:DC_Block211  N__225 case1_vin_mn3_4 Mode=1 
Port:Term187  case1_vout_mn3_1 0 Num=44 Z=case1_Zin_mx Ohm Noise=yes 
Port:Term183  N__318 0 Num=38 Z=case1_Zout_add Ohm Noise=yes 
Port:Term185  N__225 0 Num=42 Z=case1_Zout_add Ohm Noise=yes 
Port:Term181  case1_vin_mn3_0 0 Num=40 Z=case1_Zin_mx Ohm Noise=yes 
Short:DC_Block225  N__229 case2_vinp_mn3_4 Mode=1 
Short:DC_Block207  N__267 case1_vin_mn3_0 Mode=1 
Port:Term180  N__267 0 Num=39 Z=case1_Zout_add Ohm Noise=yes 
Short:DC_Block222  N__236 case2_vinp_mn3_1 Mode=1 
Port:Term196  N__236 0 Num=53 Z=case2_Zoutp_add Ohm Noise=yes 
#uselib "ckt" , "DAC"
DAC:DAC15  File="HB_Z1_a_0618.ds" Type="dataset" Block="aele_101.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
Port:Term197  N__47 0 Num=54 Z=case2_Zoutp_add Ohm Noise=yes 
#uselib "ckt" , "DAC"
DAC:DAC16  File="HB_Z1_a_0618.ds" Type="dataset" Block="aele_100.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC14  File="HB_Z4_a_0618.ds" Type="dataset" Block="aele_119.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
Port:Term46  case2_voutp_mn3_2 0 Num=26 Z=case2_Zinp_mx Ohm Noise=yes 
Port:Term48  case2_voutp_mn3_4 0 Num=28 Z=case2_Zinp_mx Ohm Noise=yes 
Port:Term45  case2_voutp_mn3_1 0 Num=25 Z=case2_Zinp_mx Ohm Noise=yes 
Port:Term190  case1_vout_mn3_4 0 Num=47 Z=case1_Zin_mx Ohm Noise=yes 
V_Source:SRC244  case1_vin_mn3_2 0 Type="V_1Tone" V[1]=case1_Vout_add V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_add V Vac=case1_Vout_add V SaveCurrent=1 
Port:Term188  case1_vout_mn3_2 0 Num=45 Z=case1_Zin_mx Ohm Noise=yes 
V_Source:SRC243  case1_vin_mn3_1 0 Type="V_1Tone" V[1]=case1_Vout_add V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_add V Vac=case1_Vout_add V SaveCurrent=1 
Short:DC_Block223  N__47 case2_vinp_mn3_2 Mode=1 
Port:Term199  N__229 0 Num=56 Z=case2_Zoutp_add Ohm Noise=yes 
#uselib "ckt" , "DAC"
DAC:DAC13  File="HB_Z4_a_0618.ds" Type="dataset" Block="aele_118.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
V_Source:SRC196  case3_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC192  case2_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X112  case2_LO_Qn_mx_dd1 case2_LO_Qn_mxin_dd1 case2_vb_mnlo_mx_dd1 
V_Source:SRC157  case1_vdd_mx_sd1 0 Type="V_DC" Vdc=case1_Vdd_mx_sd1 V SaveCurrent=1 
aele case1_Vin_fund_mn3_0=mix(HB.case1_vin_mn3_0,{0,1});case1_Vout_fund_mn3_0=case1_Vin_fund_mn3_0;case1_VoutDC_mn3_0=DC.case1_vin_mn3_0;
V_Source:SRC213  case1_vin_mn3_0 0 Type="V_1Tone" V[1]=case1_Vout_add V Freq[1]=RFfreq GHz    Vdc=case1_VoutDC_add V Vac=case1_Vout_add V SaveCurrent=1 
case3_MN3_4_P:X99  case3_vinp_mn3_4 case3_voutp_mn3_4 

case1_Vb_mn3_1=1.0
case1_Vb_mn3_2=0.8

case1_add_ss0=1.0
V_Source:SRC148  case2_vb_mn3_2_n 0 Type="V_DC" Vdc=case2_Vb_mn3_2_n V SaveCurrent=1 
V_Source:SRC206  case3_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
Port:Term220  N__204 0 Num=5 Z=case3_Zoutp_add Ohm Noise=yes 
V_Source:SRC168  case1_vb_mn1_2 0 Type="V_DC" Vdc=case1_Vb_mn1_2 V SaveCurrent=1 
V_Source:SRC197  case3_vdd_lna_sd1 0 Type="V_DC" Vdc=case3_Vdd_lna_sd1 SaveCurrent=1 
aele case3_Vinp_fund_mn3_2=mix(HB.case3_vinp_mn3_2,{0,1});case3_Vinn_fund_mn3_2=mix(HB.case3_vinn_mn3_2,{0,1});case3_Voutp_fund_mn3_2=mix(HB.case3_voutp_mn3_2,{0,1});case3_Voutn_fund_mn3_2=mix(HB.case3_voutn_mn3_2,{0,1});case3_VoutpDC_mn3_2=DC.case3_voutp_mn3_2;case3_VoutnDC_mn3_2=DC.case3_voutn_mn3_2;
Port:Term57  case3_voutp_mn3_1 0 Num=10 Z=case3_Zinp_mx Ohm Noise=yes 
V_Source:SRC142  case1_vb_mn3_1 0 Type="V_DC" Vdc=case1_Vb_mn3_1 V SaveCurrent=1 
V_Source:SRC180  case2_vb_mnlo_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd2 V SaveCurrent=1 
V_Source:SRC146  case2_vb_mn3_1_p 0 Type="V_DC" Vdc=case2_Vb_mn3_1_p SaveCurrent=1 
V_Source:SRC193  case3_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case1_mn2_0=1.0
case1_mn2_1=0.0
case1_mn2_2=0.0
case1_mn2_3=0.0
case1_mn2_4=0.0
case1_mn2_5=0.0
V_Source:SRC161  case3_vdd_mx_dd2 0 Type="V_DC" Vdc=case3_Vdd_mx_dd2 V SaveCurrent=1 
V_Source:SRC187  case2_vdd_lna_ss1 0 Type="V_DC" Vdc=case2_Vdd_lna_ss1 SaveCurrent=1 
V_Source:SRC208  case3_LO_In_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_P:X108  case1_LO_Ip_mx_sd1 case1_LO_Ip_mxin_sd1 case1_vb_mnlo_mx_sd1 
Port:Term231  N__199 0 Num=16 Z=case3_Zoutn_add Ohm Noise=yes 

case3_add_dd0=1.0
case3_add_dd1=0.0

case2_Vdd_add_sd1=2.5
case2_Vb1_add_sd1=1.5
case2_Vb2_add_sd1=1.8
case2_Vb3_add_sd1=1.9
case2_Vdd_add_sd2=2.5
case2_Vb_add_sd2=1.5
MNlo_1_N:X113  case2_LO_Qn_mx_dd2 case2_LO_Qn_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC188  case2_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_N:X111  case2_LO_In_mx_dd1 case2_LO_In_mxin_dd1 case2_vb_mnlo_mx_dd1 

case2_Vb_mn1_1=0.5
case2_Vb_mn1_2=0.5
case2_Vb_mn1_3=0.5
V_Source:SRC132  case3_vb_mn2_3_p 0 Type="V_DC" Vdc=case3_Vb_mn2_3_p V SaveCurrent=1 
V_Source:SRC164  case1_vb_mn2_1 0 Type="V_DC" Vdc=case1_Vb_mn2_1 V SaveCurrent=1 
V_Source:SRC156  case3_vb_mn3_2_p 0 Type="V_DC" Vdc=case3_Vb_mn3_2_p V SaveCurrent=1 
#uselib "ckt" , "DAC"
DAC:DAC18  File="HB_ADD_a_0618.ds" Type="dataset" Block="aele_30.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
V_Source:SRC143  case1_vdd_lna_ss1 0 Type="V_DC" Vdc=case1_Vdd_lna_ss1 V SaveCurrent=1 

case1_Vb_mn2_1=0.5
case1_Vb_mn2_2=0.8
case1_Vb_mn2_3=0.5
V_Source:SRC140  case2_vb3_add_sd1 0 Type="V_DC" Vdc=case2_Vb3_add_sd1 V SaveCurrent=1 

case1_Vb_mn1_1=0.5
case1_Vb_mn1_2=0.5
case1_Vb_mn1_3=0.5
case3_MN3_2_P:X97  case3_vinp_mn3_2 case3_voutp_mn3_2 case3_vb_mn3_2_p 
V_Source:SRC198  case3_vb_mn1_1 0 Type="V_DC" Vdc=case3_Vb_mn1_1 SaveCurrent=1 

case1_Vdd_lna_ss1=2.0
case1_Vb_lna_ss1=1.47
case1_Vdd_lna_ss2=2.5
case1_Vb_lna_ss2=1.5

case2_mn2_0=1.0
case2_mn2_1=0.0
case2_mn2_2=0.0
case2_mn2_3=0.0
case2_mn2_4=0.0
case2_mn2_5=0.0
V_Source:SRC152  case3_vb_mn3_1_p 0 Type="V_DC" Vdc=case3_Vb_mn3_1_p V SaveCurrent=1 
MNlo_1_N:X106  case1_LO_Qn_mx_sd1 case1_LO_Qn_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC137  case2_vb2_add_sd1 0 Type="V_DC" Vdc=case2_Vb2_add_sd1 V SaveCurrent=1 

case1_mn1_0=1.0
case1_mn1_1=0.0
case1_mn1_2=0.0
case1_mn1_3=0.0
case1_mn1_4=0.0
case1_mn1_5=0.0
V_Source:SRC259  case3_vinp_mn3_2 0 Type="V_1Tone" V[1]=case3_Voutp_add V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_add V Vac=case3_Voutp_add V SaveCurrent=1 
Port:Term63  case3_voutn_mn3_2 0 Num=21 Z=case3_Zinn_mx Ohm Noise=yes 
aele case3_Vinp_fund_mn3_4=mix(HB.case3_vinp_mn3_4,{0,1});case3_Vinn_fund_mn3_4=mix(HB.case3_vinn_mn3_4,{0,1});case3_Voutp_fund_mn3_4=mix(HB.case3_voutp_mn3_4,{0,1});case3_Voutn_fund_mn3_4=mix(HB.case3_voutn_mn3_4,{0,1});case3_VoutpDC_mn3_4=DC.case3_voutp_mn3_4;case3_VoutnDC_mn3_4=DC.case3_voutn_mn3_4;

case3_lna_sd1=1.0
V_Source:SRC261  case3_vinp_mn3_4 0 Type="V_1Tone" V[1]=case3_Voutp_add V Freq[1]=RFfreq GHz    Vdc=case3_VoutpDC_add V Vac=case3_Voutp_add V SaveCurrent=1 
V_Source:SRC159  case2_vb_mx_dd2 0 Type="V_DC" Vdc=case2_Vb_mx_dd2 V SaveCurrent=1 
MNlo_1_N:X74  case3_LO_Qn_mx_dd2 case3_LO_Qn_mxin_dd2 case3_vb_mnlo_mx_dd2 

case3_Vb_mnlo_mx_dd1=0.0
case3_Vb_mnlo_mx_dd2=1.4
V_Source:SRC127  case2_vb_mn2_3 0 Type="V_DC" Vdc=case2_Vb_mn2_3 V SaveCurrent=1 
MNlo_1_N:X114  case2_LO_In_mx_dd2 case2_LO_In_mxin_dd2 case2_vb_mnlo_mx_dd2 
V_Source:SRC204  case3_vb1_lna_sd1 0 Type="V_DC" Vdc=case3_Vb1_lna_sd1 V SaveCurrent=1 

case2_add_sd1=1.0
case2_add_sd2=0.0
Port:Term223  N__54 0 Num=8 Z=case3_Zoutp_add Ohm Noise=yes 

case1_mn3_0=1.0
case1_mn3_1=0.0
case1_mn3_2=0.0
case1_mn3_4=0.0
V_Source:SRC183  case2_LO_Qp_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC175  case1_LO_Qn_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
MNlo_1_P:X77  case3_LO_Qp_mx_dd2 case3_LO_Qp_mxin_dd2 case3_vb_mnlo_mx_dd2 

case3_Vdd_lna_sd1=2.5
case3_Vb1_lna_sd1=1.4
case3_Vb2_lna_sd1=0.6

case1_mx_sd1=1.0
V_Source:SRC145  case2_vb_mn3_1_n 0 Type="V_DC" Vdc=case2_Vb_mn3_1_n V SaveCurrent=1 
MNlo_1_P:X116  case2_LO_Ip_mx_dd1 case2_LO_Ip_mxin_dd1 case2_vb_mnlo_mx_dd1 

case1=0
case2=0
case3=1.0
V_Source:SRC207  case3_LO_Qp_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,90) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 

case2_Vb_mn3_1_p=1.0
case2_Vb_mn3_1_n=case2_Vb_mn3_1_p
case2_Vb_mn3_2_p=0.8
case2_Vb_mn3_2_n=case2_Vb_mn3_2_p
V_Source:SRC264  case3_vinn_mn3_2 0 Type="V_1Tone" V[1]=case3_Voutn_add V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_add V Vac=case3_Voutn_add V SaveCurrent=1 

case3_Vb_mn2_1_p=0.5
case3_Vb_mn2_1_n=case3_Vb_mn2_1_p
case3_Vb_mn2_2_p=0.8
case3_Vb_mn2_2_n=case3_Vb_mn2_2_p
case3_Vb_mn2_3_p=0.5
case3_Vb_mn2_3_n=case3_Vb_mn2_3_p
case3_MN3_1_N:X96  case3_vinn_mn3_1 case3_voutn_mn3_1 case3_vb_mn3_1_n 
#uselib "ckt" , "DAC"
DAC:DAC6  File="HB_Z1_a_0618.ds" Type="dataset" Block="aele_104.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 

case1_VoutDC_add=file{DAC10, "case1_VoutDC_add"}

case2_Vb_mn2_1=0.5
case2_Vb_mn2_2=0.8
case2_Vb_mn2_3=0.5
V_Source:SRC181  case2_vb_lna_ss1 0 Type="V_DC" Vdc=case2_Vb_lna_ss1 V SaveCurrent=1 
V_Source:SRC202  case3_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC190  case2_LO_In_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC134  case3_vb_mn2_2_p 0 Type="V_DC" Vdc=case3_Vb_mn2_2_p V SaveCurrent=1 
V_Source:SRC191  case2_LO_Ip_mx_dd2 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC251  case2_vinp_mn3_4 0 Type="V_1Tone" V[1]=case2_Voutp_add V Freq[1]=RFfreq GHz    Vdc=case2_VoutpDC_add V Vac=case2_Voutp_add V SaveCurrent=1 
V_Source:SRC167  case1_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 
V_Source:SRC160  case2_vdd_mx_dd2 0 Type="V_DC" Vdc=case2_Vdd_mx_dd2 SaveCurrent=1 

case1_Vb_mnlo_mx_sd1=2.5
#uselib "ckt" , "DAC"
DAC:DAC19  File="DC_VDC2_a_0618.ds" Type="dataset" Block="aele_15.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
V_Source:SRC176  case2_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case2_Vb_mnlo_mx_dd1 SaveCurrent=1 
V_Source:SRC179  case2_vb_mn1_1 0 Type="V_DC" Vdc=case2_Vb_mn1_1 V SaveCurrent=1 

case1_Vdd_mx_sd1=2.5
case1_Vb_mx_sd1=1.6
#uselib "ckt" , "DAC"
DAC:DAC20  File="DC_VDC2_a_0618.ds" Type="dataset" Block="aele_14.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
V_Source:SRC131  case3_vb_mn2_3_n 0 Type="V_DC" Vdc=case3_Vb_mn2_3_n V SaveCurrent=1 

case2_Vb_mnlo_mx_dd1=0.0
case2_Vb_mnlo_mx_dd2=0.5
MNlo_1_N:X105  case1_LO_In_mx_sd1 case1_LO_In_mxin_sd1 case1_vb_mnlo_mx_sd1 
V_Source:SRC170  case1_vb_mn1_1 0 Type="V_DC" Vdc=case1_Vb_mn1_1 V SaveCurrent=1 
V_Source:SRC205  case3_vb_mnlo_mx_dd1 0 Type="V_DC" Vdc=case3_Vb_mnlo_mx_dd1 V SaveCurrent=1 
MNlo_1_P:X119  case3_LO_Ip_mx_dd2 case3_LO_Ip_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC130  case3_vb_mn2_1_p 0 Type="V_DC" Vdc=case3_Vb_mn2_1_p SaveCurrent=1 

case3_Vb_mn1_1=0.5
case3_Vb_mn1_2=0.5
case3_Vb_mn1_3=0.5

case3_mn2_0_p=1.0
case3_mn2_0_n=case3_mn2_0_p
case3_mn2_1_p=0.0
case3_mn2_1_n=case3_mn2_1_p
case3_mn2_2_p=0.0
case3_mn2_2_n=case3_mn2_2_p
case3_mn2_3_p=0.0
case3_mn2_3_n=case3_mn2_3_p
case3_mn2_4_p=0.0
case3_mn2_4_n=case3_mn2_4_p
case3_mn2_5_p=0.0
case3_mn2_5_n=case3_mn2_5_p

case3_mx_dd1=0.0
case3_mx_dd2=1.0
V_Source:SRC172  case1_LO_In_mx_sd1 0 Type="V_1Tone" V[1]=polar(1.2,180) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC185  case2_vb_mn1_3 0 Type="V_DC" Vdc=case2_Vb_mn1_3 V SaveCurrent=1 

case3_Vdd_add_dd1=2.0
MNlo_1_N:X118  case3_LO_In_mx_dd2 case3_LO_In_mxin_dd2 case3_vb_mnlo_mx_dd2 
V_Source:SRC256  case2_vinn_mn3_4 0 Type="V_1Tone" V[1]=case2_Voutn_add V Freq[1]=RFfreq GHz    Vdc=case2_VoutnDC_add V Vac=case2_Voutn_add V SaveCurrent=1 
#uselib "ckt" , "DAC"
DAC:DAC7  File="HB_ADD_a_0618.ds" Type="dataset" Block="aele_34.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC8  File="HB_ADD_a_0618.ds" Type="dataset" Block="aele_32.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC9  File="HB_ADD_a_0618.ds" Type="dataset" Block="aele_33.HB2.HB" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="RFfreq" iVal1=RFfreq 
#uselib "ckt" , "DAC"
DAC:DAC10  File="DC_VDC2_a_0618.ds" Type="dataset" Block="aele_19.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
#uselib "ckt" , "DAC"
DAC:DAC11  File="DC_VDC2_a_0618.ds" Type="dataset" Block="aele_16.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 
#uselib "ckt" , "DAC"
DAC:DAC12  File="DC_VDC2_a_0618.ds" Type="dataset" Block="aele_17.DC1" InterpMode="linear" InterpDom="ri" ExtrapMode="interpMode" iVar1="freq" iVal1=freq 

case2_Voutp_add=file{DAC8, "case2_Voutp_fund"}
case2_Voutn_add=file{DAC9, "case2_Voutn_fund"}
V_Source:SRC144  case1_vb_mn3_2 0 Type="V_DC" Vdc=case1_Vb_mn3_2 V SaveCurrent=1 
V_Source:SRC171  case1_vb_lna_ss1 0 Type="V_DC" Vdc=case1_Vb_lna_ss1 V SaveCurrent=1 
V_Source:SRC253  case2_vinn_mn3_1 0 Type="V_1Tone" V[1]=case2_Voutn_add V Freq[1]=RFfreq GHz    Vdc=case2_VoutnDC_add V Vac=case2_Voutn_add V SaveCurrent=1 
V_Source:SRC254  case2_vinn_mn3_2 0 Type="V_1Tone" V[1]=case2_Voutn_add V Freq[1]=RFfreq GHz    Vdc=case2_VoutnDC_add V Vac=case2_Voutn_add V SaveCurrent=1 

case3_mn3_1_p=1.0
case3_mn3_1_n=case3_mn3_1_p
case3_mn3_2_p=0.0
case3_mn3_2_n=case3_mn3_2_p
case3_mn3_4_p=0.0
case3_mn3_4_n=case3_mn3_4_p
V_Source:SRC107  case2_gnd 0 Type="V_DC" Vdc=0.0 V SaveCurrent=1 

case1_lna_ss0=0.0
case1_lna_ss1=1.0
case1_lna_ss2=0.0

case2_Vdd_lna_ss1=2.0
case2_Vb_lna_ss1=1.47
case2_Vdd_lna_ss2=2.5
case2_Vb_lna_ss2=1.5
V_Source:SRC182  case2_LO_Ip_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,0) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC194  case3_vb_mn1_2 0 Type="V_DC" Vdc=case3_Vb_mn1_2 V SaveCurrent=1 
V_Source:SRC199  case3_LO_Qn_mx_dd1 0 Type="V_1Tone" V[1]=polar(1.2,270) V Freq[1]=LOfreq GHz    Vac=polar(1,0) V SaveCurrent=1 
V_Source:SRC266  case3_vinn_mn3_4 0 Type="V_1Tone" V[1]=case3_Voutn_add V Freq[1]=RFfreq GHz    Vdc=case3_VoutnDC_add V Vac=case3_Voutn_add V SaveCurrent=1 
V_Source:SRC150  case2_vb_mn3_2_p 0 Type="V_DC" Vdc=case2_Vb_mn3_2_p V SaveCurrent=1 
MNlo_1_P:X73  case3_LO_Qp_mx_dd1 case3_LO_Qp_mxin_dd1 case3_vb_mnlo_mx_dd1 
V_Source:SRC126  case2_vb_mn2_2 0 Type="V_DC" Vdc=case2_Vb_mn2_2 V SaveCurrent=1 
Short:DC_Block208  N__315 case1_vin_mn3_1 Mode=1 
Short:DC_Block232  N__300 case2_vinn_mn3_1 Mode=1 

case3_Zinp_mx=file{DAC16, "case3_Zinp_mx"}
case3_Zinn_mx=file{DAC15, "case3_Zinn_mx"}
Port:Term206  N__300 0 Num=63 Z=case2_Zoutn_add Ohm Noise=yes 
Short:DC_Block233  N__320 case2_vinn_mn3_2 Mode=1 

case3_Zoutp_add=file{DAC13, "case3_Zoutp_add"}
case3_Zoutn_add=file{DAC14, "case3_Zoutn_add"}
Port:Term207  N__320 0 Num=64 Z=case2_Zoutn_add Ohm Noise=yes 

case3_Voutp_add=file{DAC18, "case3_Voutp_fund"}
case3_Voutn_add=file{DAC17, "case3_Voutn_fund"}
Short:DC_Block235  N__304 case2_vinn_mn3_4 Mode=1 

case3_VoutpDC_add=file{DAC20, "case3_VoutpDC_add"}
case3_VoutnDC_add=file{DAC19, "case3_VoutnDC_add"}
Port:Term209  N__304 0 Num=66 Z=case2_Zoutn_add Ohm Noise=yes 
aele case3_Voutp_fund=case3_mn3_1_p*case3_Voutp_fund_mn3_1+case3_mn3_2_p*case3_Voutp_fund_mn3_2+case3_mn3_4_p*case3_Voutp_fund_mn3_4;case3_Voutn_fund=case3_mn3_1_n*case3_Voutn_fund_mn3_1+case3_mn3_2_n*case3_Voutn_fund_mn3_2+case3_mn3_4_n*case3_Voutn_fund_mn3_4;case3_VoutpDC=case3_mn3_1_p*case3_VoutpDC_mn3_1+case3_mn3_2_p*case3_VoutpDC_mn3_2+case3_mn3_4_p*case3_VoutpDC_mn3_4;case3_VoutnDC=case3_mn3_1_n*case3_VoutnDC_mn3_1+case3_mn3_2_n*case3_VoutnDC_mn3_2+case3_mn3_4_n*case3_VoutnDC_mn3_4;
Port:Term51  case2_voutn_mn3_2 0 Num=31 Z=case2_Zinn_mx Ohm Noise=yes 
Port:Term50  case2_voutn_mn3_1 0 Num=30 Z=case2_Zinn_mx Ohm Noise=yes 
Port:Term53  case2_voutn_mn3_4 0 Num=33 Z=case2_Zinn_mx Ohm Noise=yes 
aele case1_Vin_fund_mn3_2=mix(HB.case1_vin_mn3_2,{0,1});case1_Vout_fund_mn3_2=mix(HB.case1_vout_mn3_2,{0,1});case1_VoutDC_mn3_2=DC.case1_vout_mn3_2;
aele case1_Vin_fund_mn3_4=mix(HB.case1_vin_mn3_4,{0,1});case1_Vout_fund_mn3_4=mix(HB.case1_vout_mn3_4,{0,1});case1_VoutDC_mn3_4=DC.case1_vout_mn3_4;
aele case2_Vinp_fund_mn3_1=mix(HB.case2_vinp_mn3_1,{0,1});case2_Vinn_fund_mn3_1=mix(HB.case2_vinn_mn3_1,{0,1});case2_Voutp_fund_mn3_1=mix(HB.case2_voutp_mn3_1,{0,1});case2_Voutn_fund_mn3_1=mix(HB.case2_voutn_mn3_1,{0,1});case2_VoutpDC_mn3_1=DC.case2_voutp_mn3_1;case2_VoutnDC_mn3_1=DC.case2_voutn_mn3_1;
aele case2_Vinp_fund_mn3_2=mix(HB.case2_vinp_mn3_2,{0,1});case2_Vinn_fund_mn3_2=mix(HB.case2_vinn_mn3_2,{0,1});case2_Voutp_fund_mn3_2=mix(HB.case2_voutp_mn3_2,{0,1});case2_Voutn_fund_mn3_2=mix(HB.case2_voutn_mn3_2,{0,1});case2_VoutpDC_mn3_2=DC.case2_voutp_mn3_2;case2_VoutnDC_mn3_2=DC.case2_voutn_mn3_2;
aele case2_Vinp_fund_mn3_4=mix(HB.case2_vinp_mn3_4,{0,1});case2_Vinn_fund_mn3_4=mix(HB.case2_vinn_mn3_4,{0,1});case2_Voutp_fund_mn3_4=mix(HB.case2_voutp_mn3_4,{0,1});case2_Voutn_fund_mn3_4=mix(HB.case2_voutn_mn3_4,{0,1});case2_VoutpDC_mn3_4=DC.case2_voutp_mn3_4;case2_VoutnDC_mn3_4=DC.case2_voutn_mn3_4;
