WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1301538 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 11 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1301538 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 11 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 21702734 heartbeat IPC: 0.4608 cumulative IPC: 0.2451 (Simulation time: 00 hr 01 min 36 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 20401198 cumulative IPC: 0.2451 (Simulation time: 00 hr 01 min 36 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 20401198 cumulative IPC: 0.2451 (Simulation time: 00 hr 01 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_205B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2451 instructions: 5000003 cycles: 20401198
CPU 0 Branch Prediction Accuracy: 95.55% MPKI: 10.05 Average ROB Occupancy at Mispredict: 64.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0718
BRANCH_INDIRECT: 0.0006
BRANCH_CONDITIONAL: 9.97
BRANCH_DIRECT_CALL: 0.001
BRANCH_INDIRECT_CALL: 0.0012
BRANCH_RETURN: 0.0018

LLC TOTAL        ACCESS:     345639 HIT:     163473 MISS:     182166
LLC LOAD         ACCESS:     228467 HIT:      62737 MISS:     165730
LLC RFO          ACCESS:      21511 HIT:       6506 MISS:      15005
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      93192 HIT:      93190 MISS:          2
LLC TRANSLATION  ACCESS:       2469 HIT:       1040 MISS:       1429
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 809.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1072273 HIT:    1003899 MISS:      68374
cpu0_DTLB LOAD         ACCESS:    1072273 HIT:    1003899 MISS:      68374
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 28.62 cycles
cpu0_ITLB TOTAL        ACCESS:        352 HIT:        352 MISS:          0
cpu0_ITLB LOAD         ACCESS:        352 HIT:        352 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1239610 HIT:     582520 MISS:     657090
cpu0_L1D LOAD         ACCESS:     936099 HIT:     368824 MISS:     567275
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     297684 HIT:     211982 MISS:      85702
cpu0_L1D TRANSLATION  ACCESS:       5827 HIT:       1714 MISS:       4113
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 229.2 cycles
cpu0_L1I TOTAL        ACCESS:        421 HIT:        339 MISS:         82
cpu0_L1I LOAD         ACCESS:        421 HIT:        339 MISS:         82
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 238.4 cycles
cpu0_L2C TOTAL        ACCESS:     426716 HIT:     174260 MISS:     252456
cpu0_L2C LOAD         ACCESS:     270580 HIT:      42113 MISS:     228467
cpu0_L2C RFO          ACCESS:      26933 HIT:       5421 MISS:      21512
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     125157 HIT:     125149 MISS:          8
cpu0_L2C TRANSLATION  ACCESS:       4046 HIT:       1577 MISS:       2469
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 604.9 cycles
cpu0_STLB TOTAL        ACCESS:      37823 HIT:      32021 MISS:       5802
cpu0_STLB LOAD         ACCESS:      37823 HIT:      32021 MISS:       5802
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 403.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      61332
  ROW_BUFFER_MISS:     120692
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4213
  FULL:      56569
