;redcode
;assert 1
	SPL 0, <407
	SUB #10, <462
	SPL -107, @21
	MOV 317, <-20
	SUB 0, 407
	MOV -9, <-20
	DJN -1, @-20
	SUB 60, -14
	SLT 300, 90
	JMP -1, @-20
	SUB @196, -106
	SUB @727, @-26
	SPL <127, #6
	SUB @121, 103
	SPL 0, <-14
	JMN -1, @-20
	SUB @31, @402
	SUB @31, @402
	ADD #0, -1
	JMZ @130, 9
	JMZ @130, 9
	SPL 0, <-14
	SUB @123, <106
	MOV 17, <-29
	SPL <927, #-26
	JMZ @130, 9
	SUB @727, @-26
	ADD 271, 260
	SLT 700, 90
	SPL 0, <-14
	SPL 0, <-14
	SPL 30, 9
	SUB @115, <156
	SUB @115, <156
	JMZ @130, 9
	SUB @129, 103
	SPL 0, <-14
	SPL 0, <-14
	SUB 0, 407
	JMN @92, #200
	SPL 0, <-14
	JMZ @130, 9
	MOV 317, <-20
	JMZ @130, 9
	JMP @92, #200
	JMP @92, #200
	JMP @92, #200
	MOV 317, <-20
	SPL -107, @21
	MOV 317, <-20
	SUB #10, <462
	MOV #130, 9
