#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f91d9d87ca0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7f91d9d87010 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7f91d9dc08d0_0 .var "Clk", 0 0;
v0x7f91d9dc0a60_0 .var "Reset", 0 0;
v0x7f91d9dc0af0_0 .var "Start", 0 0;
v0x7f91d9dc0b80_0 .var/i "counter", 31 0;
v0x7f91d9dc0c10_0 .var/i "flush", 31 0;
v0x7f91d9dc0ca0_0 .var/i "i", 31 0;
v0x7f91d9dc0d30_0 .var/i "outfile", 31 0;
v0x7f91d9dc0dc0_0 .var/i "stall", 31 0;
S_0x7f91d9d83ce0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7f91d9d87ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
L_0x7f91d9dc14b0 .functor BUFZ 32, v0x7f91d9db7800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f91d9dbd3c0_0 .net "ALUControl", 2 0, v0x7f91d9db07b0_0;  1 drivers
v0x7f91d9dbd490_0 .net "ALUOp", 1 0, v0x7f91d9db1220_0;  1 drivers
v0x7f91d9dbd560_0 .net "ALUOp_ID_EXtoALUControl", 1 0, v0x7f91d9db5080_0;  1 drivers
v0x7f91d9dbd630_0 .net "ALUResult_ALUtoEX_MEM", 31 0, v0x7f91d9db0400_0;  1 drivers
v0x7f91d9dbd700_0 .net "ALUResult_EX_MEMtoDM", 31 0, v0x7f91d9db28d0_0;  1 drivers
v0x7f91d9dbd7d0_0 .net "ALUResult_MEM_WBtoWBMux", 31 0, v0x7f91d9db8aa0_0;  1 drivers
v0x7f91d9dbd8a0_0 .net "ALUSrc", 0 0, v0x7f91d9db12e0_0;  1 drivers
v0x7f91d9dbd970_0 .net "ALUSrc_ID_EXtoMUX", 0 0, v0x7f91d9db51c0_0;  1 drivers
v0x7f91d9dbda40_0 .net "Branch", 0 0, v0x7f91d9db1380_0;  1 drivers
v0x7f91d9dbdb50_0 .net "BranchTaken", 0 0, L_0x7f91d9dc23c0;  1 drivers
v0x7f91d9dbdbe0_0 .net "Forward_signal_A", 1 0, v0x7f91d9db3a70_0;  1 drivers
v0x7f91d9dbdcb0_0 .net "Forward_signal_B", 1 0, v0x7f91d9db3b20_0;  1 drivers
v0x7f91d9dbdd80_0 .net "Funct_ID_EXtoALUControl", 9 0, v0x7f91d9db5a40_0;  1 drivers
v0x7f91d9dbde50_0 .net "Funct_IF_IDtoID_EX", 9 0, L_0x7f91d9dc2a70;  1 drivers
v0x7f91d9dbdee0_0 .net "IFStall", 0 0, L_0x7f91d9dc1590;  1 drivers
v0x7f91d9dbdfb0_0 .net "IF_ID_PC_o", 31 0, v0x7f91d9db75e0_0;  1 drivers
v0x7f91d9dbe080_0 .net "Instruction", 31 0, v0x7f91d9db7800_0;  1 drivers
v0x7f91d9dbe210_0 .net "Instruction_pre", 31 0, L_0x7f91d9dc1120;  1 drivers
v0x7f91d9dbe2a0_0 .net "MemRead_ControltoID_EX", 0 0, v0x7f91d9db1410_0;  1 drivers
v0x7f91d9dbe330_0 .net "MemRead_EX_MEMtoDM", 0 0, v0x7f91d9db2ae0_0;  1 drivers
v0x7f91d9dbe400_0 .net "MemRead_ID_EXtoEX_MEM", 0 0, v0x7f91d9db5320_0;  1 drivers
v0x7f91d9dbe490_0 .net "MemWrite_ControltoID_EX", 0 0, v0x7f91d9db1590_0;  1 drivers
v0x7f91d9dbe520_0 .net "MemWrite_EX_MEMtoDM", 0 0, v0x7f91d9db2d70_0;  1 drivers
v0x7f91d9dbe5f0_0 .net "MemWrite_ID_EXtoEX_MEM", 0 0, v0x7f91d9db5480_0;  1 drivers
v0x7f91d9dbe6c0_0 .net "MemtoReg_ControltoID_EX", 0 0, v0x7f91d9db14b0_0;  1 drivers
v0x7f91d9dbe790_0 .net "MemtoReg_EX_MEMtoMEM_WB", 0 0, v0x7f91d9db2c40_0;  1 drivers
v0x7f91d9dbe860_0 .net "MemtoReg_ID_EXtoEX_MEM", 0 0, v0x7f91d9db5660_0;  1 drivers
v0x7f91d9dbe930_0 .net "MemtoReg_MEM_WBtoWBMUX", 0 0, v0x7f91d9db86b0_0;  1 drivers
v0x7f91d9dbea00_0 .net "NoOpSignal", 0 0, L_0x7f91d9dc1520;  1 drivers
v0x7f91d9dbead0_0 .net "Opcode", 6 0, L_0x7f91d9dc1350;  1 drivers
v0x7f91d9dbeb60_0 .net "PCBranch", 31 0, v0x7f91d9db0d50_0;  1 drivers
v0x7f91d9dbec30_0 .net "PCCurrent", 31 0, v0x7f91d9dbae50_0;  1 drivers
v0x7f91d9dbed40_0 .net "PCNext", 31 0, v0x7f91d9dbb4e0_0;  1 drivers
v0x7f91d9dbe110_0 .net "PCNext_pre", 31 0, L_0x7f91d9dc0e50;  1 drivers
v0x7f91d9dbefd0_0 .net "PCWrite", 0 0, L_0x7f91d9dc1600;  1 drivers
v0x7f91d9dbf0a0_0 .net "RD_EX_MEMtoMEM_WB", 4 0, v0x7f91d9db30e0_0;  1 drivers
v0x7f91d9dbf130_0 .net "RD_ID_EXtoEX_MEM", 4 0, v0x7f91d9db5d80_0;  1 drivers
v0x7f91d9dbf1c0_0 .net "RD_IF_IDtoID_EX", 4 0, L_0x7f91d9dc2750;  1 drivers
v0x7f91d9dbf250_0 .net "RDaddr_MEM_WBtoRegs", 4 0, v0x7f91d9db8d80_0;  1 drivers
v0x7f91d9dbf2e0_0 .net "RDdata_MEM_WBtoRegs", 31 0, v0x7f91d9db99e0_0;  1 drivers
v0x7f91d9dbf3f0_0 .net "RS1_ID_EXtoFU", 4 0, v0x7f91d9db6130_0;  1 drivers
v0x7f91d9dbf480_0 .net "RS1_IF_IDtoID_EX", 4 0, L_0x7f91d9dc25a0;  1 drivers
v0x7f91d9dbf510_0 .net "RS1data_ID_EXtoMUX", 31 0, v0x7f91d9db5ea0_0;  1 drivers
v0x7f91d9dbf5e0_0 .net "RS1data_MUXtoALU", 31 0, v0x7f91d9dba0f0_0;  1 drivers
v0x7f91d9dbf6b0_0 .net "RS1data_RegstoID_EX", 31 0, L_0x7f91d9dc1a80;  1 drivers
v0x7f91d9dbf740_0 .net "RS2_ID_EXtoFU", 4 0, v0x7f91d9db6270_0;  1 drivers
v0x7f91d9dbf810_0 .net "RS2_IF_IDtoID_EX", 4 0, L_0x7f91d9dc2640;  1 drivers
v0x7f91d9dbf8a0_0 .net "RS2data_ALUMUXtoALU", 31 0, v0x7f91d9db9480_0;  1 drivers
v0x7f91d9dbf970_0 .net "RS2data_EXMEMtoDM", 31 0, v0x7f91d9db2980_0;  1 drivers
v0x7f91d9dbfa40_0 .net "RS2data_ID_EXtoMUX", 31 0, v0x7f91d9db5fd0_0;  1 drivers
v0x7f91d9dbfb10_0 .net "RS2data_MUXtoALUMUX", 31 0, v0x7f91d9dba830_0;  1 drivers
v0x7f91d9dbfba0_0 .net "RS2data_RegstoID_EX", 31 0, L_0x7f91d9dc1fc0;  1 drivers
v0x7f91d9dbfc30_0 .net "ReadData_DMtoMEM_WB", 31 0, L_0x7f91d9dc2ec0;  1 drivers
v0x7f91d9dbfcc0_0 .net "ReadData_MEM_WBtoWBMux", 31 0, v0x7f91d9db8bc0_0;  1 drivers
v0x7f91d9dbfd90_0 .net "RegWrite_ControltoID_EX", 0 0, v0x7f91d9db16e0_0;  1 drivers
v0x7f91d9dbfe60_0 .net "RegWrite_EX_MEMtoMEM_WB", 0 0, v0x7f91d9db2f30_0;  1 drivers
v0x7f91d9dbfef0_0 .net "RegWrite_ID_EXtoEX_MEM", 0 0, v0x7f91d9db5830_0;  1 drivers
v0x7f91d9dbffc0_0 .net "RegWrite_MEM_WBtoRegs", 0 0, v0x7f91d9db8830_0;  1 drivers
v0x7f91d9dc0050_0 .net "RegisterReadAddr1", 4 0, L_0x7f91d9dc11d0;  1 drivers
v0x7f91d9dc0120_0 .net "RegisterReadAddr2", 4 0, L_0x7f91d9dc12b0;  1 drivers
v0x7f91d9dc01f0_0 .net "SignExtensionIn", 31 0, L_0x7f91d9dc14b0;  1 drivers
v0x7f91d9dc0280_0 .net "SignExtensionOut", 31 0, v0x7f91d9dbd1e0_0;  1 drivers
L_0x7f91d9e73128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f91d9dc0310_0 .net "ZeroSignal", 0 0, L_0x7f91d9e73128;  1 drivers
v0x7f91d9dc03a0_0 .net "Zero_ID_zerotoID_branch", 0 0, v0x7f91d9db6f50_0;  1 drivers
v0x7f91d9dc0470_0 .net *"_ivl_17", 6 0, L_0x7f91d9dc2930;  1 drivers
v0x7f91d9dbedd0_0 .net *"_ivl_19", 2 0, L_0x7f91d9dc29d0;  1 drivers
v0x7f91d9dbee60_0 .net "clk_i", 0 0, v0x7f91d9dc08d0_0;  1 drivers
v0x7f91d9dbeef0_0 .net "imm_ID_EXtoMUX", 31 0, v0x7f91d9db5c60_0;  1 drivers
v0x7f91d9dc0500_0 .net "rst_i", 0 0, v0x7f91d9dc0a60_0;  1 drivers
v0x7f91d9dc0590_0 .net "start_EX_MEMtoMEM_WB", 0 0, v0x7f91d9db3480_0;  1 drivers
v0x7f91d9dc0660_0 .net "start_ID_EXtoEX_MEM", 0 0, v0x7f91d9db6470_0;  1 drivers
v0x7f91d9dc0730_0 .net "start_IF_IDtoID_EX", 0 0, v0x7f91d9db7a90_0;  1 drivers
v0x7f91d9dc0800_0 .net "start_i", 0 0, v0x7f91d9dc0af0_0;  1 drivers
L_0x7f91d9dc11d0 .part v0x7f91d9db7800_0, 15, 5;
L_0x7f91d9dc12b0 .part v0x7f91d9db7800_0, 20, 5;
L_0x7f91d9dc1350 .part v0x7f91d9db7800_0, 0, 7;
L_0x7f91d9dc25a0 .part v0x7f91d9db7800_0, 15, 5;
L_0x7f91d9dc2640 .part v0x7f91d9db7800_0, 20, 5;
L_0x7f91d9dc2750 .part v0x7f91d9db7800_0, 7, 5;
L_0x7f91d9dc2930 .part v0x7f91d9db7800_0, 25, 7;
L_0x7f91d9dc29d0 .part v0x7f91d9db7800_0, 12, 3;
L_0x7f91d9dc2a70 .concat [ 3 7 0 0], L_0x7f91d9dc29d0, L_0x7f91d9dc2930;
S_0x7f91d9d92e60 .scope module, "ALU" "ALU" 3 265, 4 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7f91d9d2e3c0_0 .net "ALUCtrl_i", 2 0, v0x7f91d9db07b0_0;  alias, 1 drivers
v0x7f91d9db01f0_0 .net "Zero_o", 0 0, L_0x7f91d9e73128;  alias, 1 drivers
v0x7f91d9db0290_0 .net/s "data1_i", 31 0, v0x7f91d9dba0f0_0;  alias, 1 drivers
v0x7f91d9db0350_0 .net/s "data2_i", 31 0, v0x7f91d9db9480_0;  alias, 1 drivers
v0x7f91d9db0400_0 .var/s "data_o", 31 0;
E_0x7f91d9d8f6d0 .event edge, v0x7f91d9d2e3c0_0, v0x7f91d9db0290_0, v0x7f91d9db0350_0;
S_0x7f91d9db0570 .scope module, "ALU_Control" "ALU_Control" 3 259, 5 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7f91d9db07b0_0 .var "ALUCtrl_o", 2 0;
v0x7f91d9db0870_0 .net "ALUOp_i", 1 0, v0x7f91d9db5080_0;  alias, 1 drivers
v0x7f91d9db0910_0 .net "funct_i", 9 0, v0x7f91d9db5a40_0;  alias, 1 drivers
E_0x7f91d9db0780 .event edge, v0x7f91d9db0870_0, v0x7f91d9db0910_0;
S_0x7f91d9db0a20 .scope module, "Branch_Adder" "Branch_Adder" 3 97, 6 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /INPUT 32 "imm_i";
    .port_info 2 /OUTPUT 32 "addr_o";
v0x7f91d9db0c90_0 .net "addr_i", 31 0, v0x7f91d9db75e0_0;  alias, 1 drivers
v0x7f91d9db0d50_0 .var "addr_o", 31 0;
v0x7f91d9db0e00_0 .net "imm_i", 31 0, v0x7f91d9dbd1e0_0;  alias, 1 drivers
E_0x7f91d9db0c50 .event edge, v0x7f91d9db0c90_0, v0x7f91d9db0e00_0;
S_0x7f91d9db0f10 .scope module, "Control" "Control" 3 113, 7 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 1 "MemReg_o";
    .port_info 3 /OUTPUT 1 "MemRead_o";
    .port_info 4 /OUTPUT 1 "MemWrite_o";
    .port_info 5 /OUTPUT 2 "ALUOp_o";
    .port_info 6 /OUTPUT 1 "ALUSrc_o";
    .port_info 7 /OUTPUT 1 "Branch_o";
v0x7f91d9db1220_0 .var "ALUOp_o", 1 0;
v0x7f91d9db12e0_0 .var "ALUSrc_o", 0 0;
v0x7f91d9db1380_0 .var "Branch_o", 0 0;
v0x7f91d9db1410_0 .var "MemRead_o", 0 0;
v0x7f91d9db14b0_0 .var "MemReg_o", 0 0;
v0x7f91d9db1590_0 .var "MemWrite_o", 0 0;
v0x7f91d9db1630_0 .net "Op_i", 6 0, L_0x7f91d9dc1350;  alias, 1 drivers
v0x7f91d9db16e0_0 .var "RegWrite_o", 0 0;
E_0x7f91d9db11d0 .event edge, v0x7f91d9db1630_0;
S_0x7f91d9db1840 .scope module, "Data_Memory" "Data_Memory" 3 304, 8 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7f91d9db1af0_0 .net "MemRead_i", 0 0, v0x7f91d9db2ae0_0;  alias, 1 drivers
v0x7f91d9db1ba0_0 .net "MemWrite_i", 0 0, v0x7f91d9db2d70_0;  alias, 1 drivers
v0x7f91d9db1c40_0 .net *"_ivl_0", 31 0, L_0x7f91d9dc2c20;  1 drivers
v0x7f91d9db1ce0_0 .net *"_ivl_2", 31 0, L_0x7f91d9dc2d60;  1 drivers
v0x7f91d9db1d90_0 .net *"_ivl_4", 29 0, L_0x7f91d9dc2cc0;  1 drivers
L_0x7f91d9e73170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f91d9db1e80_0 .net *"_ivl_6", 1 0, L_0x7f91d9e73170;  1 drivers
L_0x7f91d9e731b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f91d9db1f30_0 .net/2u *"_ivl_8", 31 0, L_0x7f91d9e731b8;  1 drivers
v0x7f91d9db1fe0_0 .net "addr_i", 31 0, v0x7f91d9db28d0_0;  alias, 1 drivers
v0x7f91d9db2090_0 .net "clk_i", 0 0, v0x7f91d9dc08d0_0;  alias, 1 drivers
v0x7f91d9db21a0_0 .net "data_i", 31 0, v0x7f91d9db2980_0;  alias, 1 drivers
v0x7f91d9db2240_0 .net "data_o", 31 0, L_0x7f91d9dc2ec0;  alias, 1 drivers
v0x7f91d9db22f0 .array "memory", 1023 0, 31 0;
E_0x7f91d9db1ac0 .event posedge, v0x7f91d9db2090_0;
L_0x7f91d9dc2c20 .array/port v0x7f91d9db22f0, L_0x7f91d9dc2d60;
L_0x7f91d9dc2cc0 .part v0x7f91d9db28d0_0, 2, 30;
L_0x7f91d9dc2d60 .concat [ 30 2 0 0], L_0x7f91d9dc2cc0, L_0x7f91d9e73170;
L_0x7f91d9dc2ec0 .functor MUXZ 32, L_0x7f91d9e731b8, L_0x7f91d9dc2c20, v0x7f91d9db2ae0_0, C4<>;
S_0x7f91d9db2420 .scope module, "EX_MEM" "EX_MEM" 3 280, 9 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "ALUResult_i";
    .port_info 8 /OUTPUT 1 "start_o";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /INPUT 32 "rs2_data_i";
    .port_info 14 /INPUT 5 "rd_addr_i";
    .port_info 15 /OUTPUT 5 "rd_addr_o";
    .port_info 16 /OUTPUT 32 "ALUResult_o";
    .port_info 17 /OUTPUT 32 "MemData_o";
v0x7f91d9db2820_0 .net "ALUResult_i", 31 0, v0x7f91d9db0400_0;  alias, 1 drivers
v0x7f91d9db28d0_0 .var "ALUResult_o", 31 0;
v0x7f91d9db2980_0 .var "MemData_o", 31 0;
v0x7f91d9db2a50_0 .net "MemRead_i", 0 0, v0x7f91d9db5320_0;  alias, 1 drivers
v0x7f91d9db2ae0_0 .var "MemRead_o", 0 0;
v0x7f91d9db2bb0_0 .net "MemReg_i", 0 0, v0x7f91d9db5660_0;  alias, 1 drivers
v0x7f91d9db2c40_0 .var "MemReg_o", 0 0;
v0x7f91d9db2cd0_0 .net "MemWrite_i", 0 0, v0x7f91d9db5480_0;  alias, 1 drivers
v0x7f91d9db2d70_0 .var "MemWrite_o", 0 0;
v0x7f91d9db2ea0_0 .net "RegWrite_i", 0 0, v0x7f91d9db5830_0;  alias, 1 drivers
v0x7f91d9db2f30_0 .var "RegWrite_o", 0 0;
v0x7f91d9db2fc0_0 .net "clk_i", 0 0, v0x7f91d9dc08d0_0;  alias, 1 drivers
v0x7f91d9db3050_0 .net "rd_addr_i", 4 0, v0x7f91d9db5d80_0;  alias, 1 drivers
v0x7f91d9db30e0_0 .var "rd_addr_o", 4 0;
v0x7f91d9db3190_0 .net "rs2_data_i", 31 0, v0x7f91d9dba830_0;  alias, 1 drivers
v0x7f91d9db3240_0 .net "rst_i", 0 0, v0x7f91d9dc0a60_0;  alias, 1 drivers
v0x7f91d9db32e0_0 .net "start_i", 0 0, v0x7f91d9db6470_0;  alias, 1 drivers
v0x7f91d9db3480_0 .var "start_o", 0 0;
E_0x7f91d9db1a00 .event posedge, v0x7f91d9db3240_0, v0x7f91d9db2090_0;
S_0x7f91d9db36d0 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 241, 10 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RS1";
    .port_info 1 /INPUT 5 "ID_EX_RS2";
    .port_info 2 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 3 /INPUT 5 "EX_MEM_Rd";
    .port_info 4 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 5 /INPUT 5 "MEM_WB_Rd";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v0x7f91d9db25e0_0 .net "EX_MEM_Rd", 4 0, v0x7f91d9db30e0_0;  alias, 1 drivers
v0x7f91d9db39c0_0 .net "EX_MEM_RegWrite", 0 0, v0x7f91d9db2f30_0;  alias, 1 drivers
v0x7f91d9db3a70_0 .var "ForwardA", 1 0;
v0x7f91d9db3b20_0 .var "ForwardB", 1 0;
v0x7f91d9db3bc0_0 .net "ID_EX_RS1", 4 0, v0x7f91d9db6130_0;  alias, 1 drivers
v0x7f91d9db3cb0_0 .net "ID_EX_RS2", 4 0, v0x7f91d9db6270_0;  alias, 1 drivers
v0x7f91d9db3d60_0 .net "MEM_WB_Rd", 4 0, v0x7f91d9db8d80_0;  alias, 1 drivers
v0x7f91d9db3e10_0 .net "MEM_WB_RegWrite", 0 0, v0x7f91d9db8830_0;  alias, 1 drivers
E_0x7f91d9db2e50/0 .event edge, v0x7f91d9db2f30_0, v0x7f91d9db30e0_0, v0x7f91d9db3bc0_0, v0x7f91d9db3e10_0;
E_0x7f91d9db2e50/1 .event edge, v0x7f91d9db3d60_0, v0x7f91d9db3cb0_0;
E_0x7f91d9db2e50 .event/or E_0x7f91d9db2e50/0, E_0x7f91d9db2e50/1;
S_0x7f91d9db3f70 .scope module, "HazardDetectionUnit" "HazardDetectionUnit" 3 103, 11 3 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemReadSignal_i";
    .port_info 1 /INPUT 5 "RS1_i";
    .port_info 2 /INPUT 5 "RS2_i";
    .port_info 3 /INPUT 5 "RD_i";
    .port_info 4 /OUTPUT 1 "noOpSignal_o";
    .port_info 5 /OUTPUT 1 "stallSignal_o";
    .port_info 6 /OUTPUT 1 "PCWriteSignal_o";
L_0x7f91d9dc1520 .functor BUFZ 1, v0x7f91d9db4710_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d9dc1590 .functor BUFZ 1, v0x7f91d9db48c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f91d9dc1600 .functor BUFZ 1, v0x7f91d9db4370_0, C4<0>, C4<0>, C4<0>;
v0x7f91d9db4230_0 .net "MemReadSignal_i", 0 0, v0x7f91d9db5320_0;  alias, 1 drivers
v0x7f91d9db42e0_0 .net "PCWriteSignal_o", 0 0, L_0x7f91d9dc1600;  alias, 1 drivers
v0x7f91d9db4370_0 .var "PCWriteSignal_oReg", 0 0;
v0x7f91d9db4420_0 .net "RD_i", 4 0, v0x7f91d9db5d80_0;  alias, 1 drivers
v0x7f91d9db44e0_0 .net "RS1_i", 4 0, L_0x7f91d9dc11d0;  alias, 1 drivers
v0x7f91d9db45c0_0 .net "RS2_i", 4 0, L_0x7f91d9dc12b0;  alias, 1 drivers
v0x7f91d9db4670_0 .net "noOpSignal_o", 0 0, L_0x7f91d9dc1520;  alias, 1 drivers
v0x7f91d9db4710_0 .var "noOpSignal_oReg", 0 0;
v0x7f91d9db47b0_0 .net "stallSignal_o", 0 0, L_0x7f91d9dc1590;  alias, 1 drivers
v0x7f91d9db48c0_0 .var "stallSignal_oReg", 0 0;
E_0x7f91d9db41e0 .event edge, v0x7f91d9db2a50_0, v0x7f91d9db3050_0, v0x7f91d9db44e0_0, v0x7f91d9db45c0_0;
S_0x7f91d9db49c0 .scope module, "ID_EX" "ID_EX" 3 175, 12 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 2 "ALUOp_i";
    .port_info 8 /INPUT 1 "ALUSrc_i";
    .port_info 9 /INPUT 1 "NoOp_i";
    .port_info 10 /INPUT 32 "reg1Data_i";
    .port_info 11 /INPUT 32 "reg2Data_i";
    .port_info 12 /INPUT 5 "rs1_i";
    .port_info 13 /INPUT 5 "rs2_i";
    .port_info 14 /INPUT 5 "rd_i";
    .port_info 15 /INPUT 10 "funct_i";
    .port_info 16 /INPUT 32 "imm_i";
    .port_info 17 /OUTPUT 1 "start_o";
    .port_info 18 /OUTPUT 1 "RegWrite_o";
    .port_info 19 /OUTPUT 1 "MemtoReg_o";
    .port_info 20 /OUTPUT 1 "MemRead_o";
    .port_info 21 /OUTPUT 1 "MemWrite_o";
    .port_info 22 /OUTPUT 2 "ALUOp_o";
    .port_info 23 /OUTPUT 1 "ALUSrc_o";
    .port_info 24 /OUTPUT 32 "reg1Data_o";
    .port_info 25 /OUTPUT 32 "reg2Data_o";
    .port_info 26 /OUTPUT 5 "rs1_o";
    .port_info 27 /OUTPUT 5 "rs2_o";
    .port_info 28 /OUTPUT 5 "rd_o";
    .port_info 29 /OUTPUT 10 "funct_o";
    .port_info 30 /OUTPUT 32 "imm_o";
v0x7f91d9db4ff0_0 .net "ALUOp_i", 1 0, v0x7f91d9db1220_0;  alias, 1 drivers
v0x7f91d9db5080_0 .var "ALUOp_o", 1 0;
v0x7f91d9db5110_0 .net "ALUSrc_i", 0 0, v0x7f91d9db12e0_0;  alias, 1 drivers
v0x7f91d9db51c0_0 .var "ALUSrc_o", 0 0;
v0x7f91d9db5250_0 .net "MemRead_i", 0 0, v0x7f91d9db1410_0;  alias, 1 drivers
v0x7f91d9db5320_0 .var "MemRead_o", 0 0;
v0x7f91d9db53f0_0 .net "MemWrite_i", 0 0, v0x7f91d9db1590_0;  alias, 1 drivers
v0x7f91d9db5480_0 .var "MemWrite_o", 0 0;
v0x7f91d9db5530_0 .net "MemtoReg_i", 0 0, v0x7f91d9db14b0_0;  alias, 1 drivers
v0x7f91d9db5660_0 .var "MemtoReg_o", 0 0;
v0x7f91d9db56f0_0 .net "NoOp_i", 0 0, L_0x7f91d9dc1520;  alias, 1 drivers
v0x7f91d9db5780_0 .net "RegWrite_i", 0 0, v0x7f91d9db16e0_0;  alias, 1 drivers
v0x7f91d9db5830_0 .var "RegWrite_o", 0 0;
v0x7f91d9db58e0_0 .net "clk_i", 0 0, v0x7f91d9dc08d0_0;  alias, 1 drivers
v0x7f91d9db59b0_0 .net "funct_i", 9 0, L_0x7f91d9dc2a70;  alias, 1 drivers
v0x7f91d9db5a40_0 .var "funct_o", 9 0;
v0x7f91d9db5ad0_0 .net "imm_i", 31 0, v0x7f91d9dbd1e0_0;  alias, 1 drivers
v0x7f91d9db5c60_0 .var "imm_o", 31 0;
v0x7f91d9db5cf0_0 .net "rd_i", 4 0, L_0x7f91d9dc2750;  alias, 1 drivers
v0x7f91d9db5d80_0 .var "rd_o", 4 0;
v0x7f91d9db5e10_0 .net "reg1Data_i", 31 0, L_0x7f91d9dc1a80;  alias, 1 drivers
v0x7f91d9db5ea0_0 .var "reg1Data_o", 31 0;
v0x7f91d9db5f30_0 .net "reg2Data_i", 31 0, L_0x7f91d9dc1fc0;  alias, 1 drivers
v0x7f91d9db5fd0_0 .var "reg2Data_o", 31 0;
v0x7f91d9db6080_0 .net "rs1_i", 4 0, L_0x7f91d9dc25a0;  alias, 1 drivers
v0x7f91d9db6130_0 .var "rs1_o", 4 0;
v0x7f91d9db61d0_0 .net "rs2_i", 4 0, L_0x7f91d9dc2640;  alias, 1 drivers
v0x7f91d9db6270_0 .var "rs2_o", 4 0;
v0x7f91d9db6330_0 .net "rst_i", 0 0, v0x7f91d9dc0a60_0;  alias, 1 drivers
v0x7f91d9db63e0_0 .net "start_i", 0 0, v0x7f91d9db7a90_0;  alias, 1 drivers
v0x7f91d9db6470_0 .var "start_o", 0 0;
S_0x7f91d9db67f0 .scope module, "ID_branch" "ID_branch" 3 140, 13 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branchSignal_i";
    .port_info 1 /INPUT 1 "zero_i";
    .port_info 2 /OUTPUT 1 "branchTaken_o";
L_0x7f91d9dc23c0 .functor AND 1, v0x7f91d9db1380_0, v0x7f91d9db6f50_0, C4<1>, C4<1>;
v0x7f91d9db6960_0 .net "branchSignal_i", 0 0, v0x7f91d9db1380_0;  alias, 1 drivers
v0x7f91d9db69f0_0 .net "branchTaken_o", 0 0, L_0x7f91d9dc23c0;  alias, 1 drivers
v0x7f91d9db6a80_0 .net "zero_i", 0 0, v0x7f91d9db6f50_0;  alias, 1 drivers
S_0x7f91d9db6b70 .scope module, "ID_zero" "ID_zero" 3 146, 14 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "zero_o";
v0x7f91d9db6dd0_0 .net "data1_i", 31 0, L_0x7f91d9dc1a80;  alias, 1 drivers
v0x7f91d9db6ea0_0 .net "data2_i", 31 0, L_0x7f91d9dc1fc0;  alias, 1 drivers
v0x7f91d9db6f50_0 .var "zero", 0 0;
v0x7f91d9db7000_0 .net "zero_o", 0 0, v0x7f91d9db6f50_0;  alias, 1 drivers
E_0x7f91d9db6d80 .event edge, v0x7f91d9db5e10_0, v0x7f91d9db5f30_0;
S_0x7f91d9db70e0 .scope module, "IF_ID" "IF_ID" 3 51, 15 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "start_o";
    .port_info 4 /INPUT 32 "PC_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /INPUT 1 "IF_stall";
    .port_info 7 /INPUT 1 "IF_flush";
    .port_info 8 /INPUT 32 "instruction_i";
    .port_info 9 /OUTPUT 32 "instruction_o";
v0x7f91d9db73e0_0 .net "IF_flush", 0 0, L_0x7f91d9dc23c0;  alias, 1 drivers
v0x7f91d9db7480_0 .net "IF_stall", 0 0, L_0x7f91d9dc1590;  alias, 1 drivers
v0x7f91d9db7530_0 .net "PC_i", 31 0, v0x7f91d9dbae50_0;  alias, 1 drivers
v0x7f91d9db75e0_0 .var "PC_o", 31 0;
v0x7f91d9db7690_0 .net "clk", 0 0, v0x7f91d9dc08d0_0;  alias, 1 drivers
v0x7f91d9db7760_0 .net "instruction_i", 31 0, L_0x7f91d9dc1120;  alias, 1 drivers
v0x7f91d9db7800_0 .var "instruction_o", 31 0;
v0x7f91d9db78b0_0 .net "rst_i", 0 0, v0x7f91d9dc0a60_0;  alias, 1 drivers
v0x7f91d9db7980_0 .net "start_i", 0 0, v0x7f91d9dc0af0_0;  alias, 1 drivers
v0x7f91d9db7a90_0 .var "start_o", 0 0;
S_0x7f91d9db7bb0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 41, 16 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7f91d9dc1120 .functor BUFZ 32, L_0x7f91d9dc0ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f91d9db7d60_0 .net *"_ivl_0", 31 0, L_0x7f91d9dc0ec0;  1 drivers
v0x7f91d9db7e20_0 .net *"_ivl_2", 31 0, L_0x7f91d9dc1000;  1 drivers
v0x7f91d9db7ed0_0 .net *"_ivl_4", 29 0, L_0x7f91d9dc0f60;  1 drivers
L_0x7f91d9e73050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f91d9db7f90_0 .net *"_ivl_6", 1 0, L_0x7f91d9e73050;  1 drivers
v0x7f91d9db8040_0 .net "addr_i", 31 0, v0x7f91d9dbae50_0;  alias, 1 drivers
v0x7f91d9db8120_0 .net "instr_o", 31 0, L_0x7f91d9dc1120;  alias, 1 drivers
v0x7f91d9db81d0 .array "memory", 255 0, 31 0;
L_0x7f91d9dc0ec0 .array/port v0x7f91d9db81d0, L_0x7f91d9dc1000;
L_0x7f91d9dc0f60 .part v0x7f91d9dbae50_0, 2, 30;
L_0x7f91d9dc1000 .concat [ 30 2 0 0], L_0x7f91d9dc0f60, L_0x7f91d9e73050;
S_0x7f91d9db8290 .scope module, "MEM_WB" "MEM_WB" 3 318, 17 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemReg_i";
    .port_info 5 /INPUT 5 "rd_addr_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemReg_o";
    .port_info 8 /INPUT 32 "data1_i";
    .port_info 9 /INPUT 32 "data2_i";
    .port_info 10 /OUTPUT 32 "data1_o";
    .port_info 11 /OUTPUT 32 "data2_o";
    .port_info 12 /OUTPUT 5 "rd_addr_o";
v0x7f91d9db8600_0 .net "MemReg_i", 0 0, v0x7f91d9db2c40_0;  alias, 1 drivers
v0x7f91d9db86b0_0 .var "MemReg_o", 0 0;
v0x7f91d9db8740_0 .net "RegWrite_i", 0 0, v0x7f91d9db2f30_0;  alias, 1 drivers
v0x7f91d9db8830_0 .var "RegWrite_o", 0 0;
v0x7f91d9db88c0_0 .net "clk_i", 0 0, v0x7f91d9dc08d0_0;  alias, 1 drivers
v0x7f91d9db8a10_0 .net "data1_i", 31 0, v0x7f91d9db28d0_0;  alias, 1 drivers
v0x7f91d9db8aa0_0 .var "data1_o", 31 0;
v0x7f91d9db8b30_0 .net "data2_i", 31 0, L_0x7f91d9dc2ec0;  alias, 1 drivers
v0x7f91d9db8bc0_0 .var "data2_o", 31 0;
v0x7f91d9db8ce0_0 .net "rd_addr_i", 4 0, v0x7f91d9db30e0_0;  alias, 1 drivers
v0x7f91d9db8d80_0 .var "rd_addr_o", 4 0;
v0x7f91d9db8e20_0 .net "rst_i", 0 0, v0x7f91d9dc0a60_0;  alias, 1 drivers
v0x7f91d9db8eb0_0 .net "start_i", 0 0, v0x7f91d9db3480_0;  alias, 1 drivers
S_0x7f91d9db9080 .scope module, "MUX_ALUSrc" "MUX32" 3 252, 18 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f91d9db9320_0 .net "data1_i", 31 0, v0x7f91d9dba830_0;  alias, 1 drivers
v0x7f91d9db93f0_0 .net "data2_i", 31 0, v0x7f91d9db5c60_0;  alias, 1 drivers
v0x7f91d9db9480_0 .var "data_o", 31 0;
v0x7f91d9db9510_0 .net "select_i", 0 0, v0x7f91d9db51c0_0;  alias, 1 drivers
E_0x7f91d9db92c0 .event edge, v0x7f91d9db51c0_0, v0x7f91d9db3190_0, v0x7f91d9db5c60_0;
S_0x7f91d9db95e0 .scope module, "MUX_WB" "MUX32" 3 334, 18 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f91d9db9860_0 .net "data1_i", 31 0, v0x7f91d9db8aa0_0;  alias, 1 drivers
v0x7f91d9db9930_0 .net "data2_i", 31 0, v0x7f91d9db8bc0_0;  alias, 1 drivers
v0x7f91d9db99e0_0 .var "data_o", 31 0;
v0x7f91d9db9a90_0 .net "select_i", 0 0, v0x7f91d9db86b0_0;  alias, 1 drivers
E_0x7f91d9db9800 .event edge, v0x7f91d9db86b0_0, v0x7f91d9db8aa0_0, v0x7f91d9db8bc0_0;
S_0x7f91d9db9b90 .scope module, "MUX_data1" "MUX32_Pre" 3 225, 19 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "forward_select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f91d9db9ed0_0 .net "data1_i", 31 0, v0x7f91d9db5ea0_0;  alias, 1 drivers
v0x7f91d9db9f90_0 .net "data2_i", 31 0, v0x7f91d9db99e0_0;  alias, 1 drivers
v0x7f91d9dba040_0 .net "data3_i", 31 0, v0x7f91d9db28d0_0;  alias, 1 drivers
v0x7f91d9dba0f0_0 .var "data_o", 31 0;
v0x7f91d9dba1a0_0 .net "forward_select_i", 1 0, v0x7f91d9db3a70_0;  alias, 1 drivers
E_0x7f91d9db9e80 .event edge, v0x7f91d9db3a70_0, v0x7f91d9db5ea0_0, v0x7f91d9db99e0_0, v0x7f91d9db1fe0_0;
S_0x7f91d9dba2e0 .scope module, "MUX_data2" "MUX32_Pre" 3 233, 19 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "forward_select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7f91d9dba580_0 .net "data1_i", 31 0, v0x7f91d9db5fd0_0;  alias, 1 drivers
v0x7f91d9dba650_0 .net "data2_i", 31 0, v0x7f91d9db99e0_0;  alias, 1 drivers
v0x7f91d9dba720_0 .net "data3_i", 31 0, v0x7f91d9db28d0_0;  alias, 1 drivers
v0x7f91d9dba830_0 .var "data_o", 31 0;
v0x7f91d9dba8d0_0 .net "forward_select_i", 1 0, v0x7f91d9db3b20_0;  alias, 1 drivers
E_0x7f91d9dba520 .event edge, v0x7f91d9db3b20_0, v0x7f91d9db5fd0_0, v0x7f91d9db99e0_0, v0x7f91d9db1fe0_0;
S_0x7f91d9dbaa00 .scope module, "PC" "PC" 3 32, 20 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7f91d9dbac50_0 .net "PCWrite_i", 0 0, L_0x7f91d9dc1600;  alias, 1 drivers
v0x7f91d9dbad10_0 .net "clk_i", 0 0, v0x7f91d9dc08d0_0;  alias, 1 drivers
v0x7f91d9dbada0_0 .net "pc_i", 31 0, L_0x7f91d9dc0e50;  alias, 1 drivers
v0x7f91d9dbae50_0 .var "pc_o", 31 0;
v0x7f91d9dbaf30_0 .net "rst_i", 0 0, v0x7f91d9dc0a60_0;  alias, 1 drivers
v0x7f91d9dbb080_0 .net "start_i", 0 0, v0x7f91d9dc0af0_0;  alias, 1 drivers
S_0x7f91d9dbb130 .scope module, "PC_Adder" "PC_Adder" 3 19, 21 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f91d9dbb380_0 .net "data1_in", 31 0, v0x7f91d9dbae50_0;  alias, 1 drivers
L_0x7f91d9e73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f91d9dbb430_0 .net "data2_in", 31 0, L_0x7f91d9e73008;  1 drivers
v0x7f91d9dbb4e0_0 .var "data_o", 31 0;
E_0x7f91d9db9e50 .event edge, v0x7f91d9db7530_0;
S_0x7f91d9dbb5f0 .scope module, "PC_MUX" "PC_MUX" 3 25, 22 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branchTaken_i";
    .port_info 1 /INPUT 32 "addrNotTaken_i";
    .port_info 2 /INPUT 32 "addrTaken_i";
    .port_info 3 /OUTPUT 32 "addr_o";
L_0x7f91d9dc0e50 .functor BUFZ 32, v0x7f91d9dbbac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f91d9dbb870_0 .net "addrNotTaken_i", 31 0, v0x7f91d9dbb4e0_0;  alias, 1 drivers
v0x7f91d9dbb940_0 .net "addrTaken_i", 31 0, v0x7f91d9db0d50_0;  alias, 1 drivers
v0x7f91d9dbb9f0_0 .net "addr_o", 31 0, L_0x7f91d9dc0e50;  alias, 1 drivers
v0x7f91d9dbbac0_0 .var "addr_oReg", 31 0;
v0x7f91d9dbbb50_0 .net "branchTaken_i", 0 0, L_0x7f91d9dc23c0;  alias, 1 drivers
E_0x7f91d9dbb810 .event edge, v0x7f91d9db69f0_0, v0x7f91d9db0d50_0, v0x7f91d9dbb4e0_0;
S_0x7f91d9dbbc80 .scope module, "Registers" "Registers" 3 124, 23 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7f91d9dc1810 .functor AND 1, L_0x7f91d9dc1670, v0x7f91d9db8830_0, C4<1>, C4<1>;
L_0x7f91d9dc1d30 .functor AND 1, L_0x7f91d9dc1be0, v0x7f91d9db8830_0, C4<1>, C4<1>;
v0x7f91d9dbbf40_0 .net "RDaddr_i", 4 0, v0x7f91d9db8d80_0;  alias, 1 drivers
v0x7f91d9dbc030_0 .net "RDdata_i", 31 0, v0x7f91d9db99e0_0;  alias, 1 drivers
v0x7f91d9dbc0c0_0 .net "RS1addr_i", 4 0, L_0x7f91d9dc11d0;  alias, 1 drivers
v0x7f91d9dbc170_0 .net "RS1data_o", 31 0, L_0x7f91d9dc1a80;  alias, 1 drivers
v0x7f91d9dbc240_0 .net "RS2addr_i", 4 0, L_0x7f91d9dc12b0;  alias, 1 drivers
v0x7f91d9dbc310_0 .net "RS2data_o", 31 0, L_0x7f91d9dc1fc0;  alias, 1 drivers
v0x7f91d9dbc3e0_0 .net "RegWrite_i", 0 0, v0x7f91d9db8830_0;  alias, 1 drivers
v0x7f91d9dbc4b0_0 .net *"_ivl_0", 0 0, L_0x7f91d9dc1670;  1 drivers
v0x7f91d9dbc540_0 .net *"_ivl_12", 0 0, L_0x7f91d9dc1be0;  1 drivers
v0x7f91d9dbc650_0 .net *"_ivl_15", 0 0, L_0x7f91d9dc1d30;  1 drivers
v0x7f91d9dbc6e0_0 .net *"_ivl_16", 31 0, L_0x7f91d9dc1da0;  1 drivers
v0x7f91d9dbc770_0 .net *"_ivl_18", 6 0, L_0x7f91d9dc1e40;  1 drivers
L_0x7f91d9e730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f91d9dbc810_0 .net *"_ivl_21", 1 0, L_0x7f91d9e730e0;  1 drivers
v0x7f91d9dbc8c0_0 .net *"_ivl_3", 0 0, L_0x7f91d9dc1810;  1 drivers
v0x7f91d9dbc960_0 .net *"_ivl_4", 31 0, L_0x7f91d9dc1900;  1 drivers
v0x7f91d9dbca10_0 .net *"_ivl_6", 6 0, L_0x7f91d9dc19a0;  1 drivers
L_0x7f91d9e73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f91d9dbcac0_0 .net *"_ivl_9", 1 0, L_0x7f91d9e73098;  1 drivers
v0x7f91d9dbcc50_0 .net "clk_i", 0 0, v0x7f91d9dc08d0_0;  alias, 1 drivers
v0x7f91d9dbcce0 .array/s "register", 31 0, 31 0;
L_0x7f91d9dc1670 .cmp/eq 5, L_0x7f91d9dc11d0, v0x7f91d9db8d80_0;
L_0x7f91d9dc1900 .array/port v0x7f91d9dbcce0, L_0x7f91d9dc19a0;
L_0x7f91d9dc19a0 .concat [ 5 2 0 0], L_0x7f91d9dc11d0, L_0x7f91d9e73098;
L_0x7f91d9dc1a80 .functor MUXZ 32, L_0x7f91d9dc1900, v0x7f91d9db99e0_0, L_0x7f91d9dc1810, C4<>;
L_0x7f91d9dc1be0 .cmp/eq 5, L_0x7f91d9dc12b0, v0x7f91d9db8d80_0;
L_0x7f91d9dc1da0 .array/port v0x7f91d9dbcce0, L_0x7f91d9dc1e40;
L_0x7f91d9dc1e40 .concat [ 5 2 0 0], L_0x7f91d9dc12b0, L_0x7f91d9e730e0;
L_0x7f91d9dc1fc0 .functor MUXZ 32, L_0x7f91d9dc1da0, v0x7f91d9db99e0_0, L_0x7f91d9dc1d30, C4<>;
S_0x7f91d9dbce20 .scope module, "Sign_Extend" "Sign_Extend" 3 135, 24 1 0, S_0x7f91d9d83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f91d9dbcff0_0 .net *"_ivl_1", 2 0, L_0x7f91d9dc2120;  1 drivers
v0x7f91d9dbd0b0_0 .net *"_ivl_3", 6 0, L_0x7f91d9dc21c0;  1 drivers
v0x7f91d9dbd150_0 .net "data_i", 31 0, L_0x7f91d9dc14b0;  alias, 1 drivers
v0x7f91d9dbd1e0_0 .var "data_o", 31 0;
v0x7f91d9dbd2c0_0 .net "op_i", 9 0, L_0x7f91d9dc22e0;  1 drivers
E_0x7f91d9dbcfc0 .event edge, v0x7f91d9dbd2c0_0, v0x7f91d9dbd150_0;
L_0x7f91d9dc2120 .part L_0x7f91d9dc14b0, 12, 3;
L_0x7f91d9dc21c0 .part L_0x7f91d9dc14b0, 0, 7;
L_0x7f91d9dc22e0 .concat [ 7 3 0 0], L_0x7f91d9dc21c0, L_0x7f91d9dc2120;
    .scope S_0x7f91d9dbb130;
T_0 ;
    %wait E_0x7f91d9db9e50;
    %load/vec4 v0x7f91d9dbb380_0;
    %load/vec4 v0x7f91d9dbb430_0;
    %add;
    %store/vec4 v0x7f91d9dbb4e0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f91d9dbb5f0;
T_1 ;
    %wait E_0x7f91d9dbb810;
    %load/vec4 v0x7f91d9dbbb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f91d9dbb940_0;
    %store/vec4 v0x7f91d9dbbac0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f91d9dbb870_0;
    %store/vec4 v0x7f91d9dbbac0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f91d9dbaa00;
T_2 ;
    %wait E_0x7f91d9db1a00;
    %load/vec4 v0x7f91d9dbaf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f91d9dbae50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f91d9dbac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7f91d9dbb080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7f91d9dbada0_0;
    %assign/vec4 v0x7f91d9dbae50_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f91d9dbae50_0;
    %assign/vec4 v0x7f91d9dbae50_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f91d9db70e0;
T_3 ;
    %wait E_0x7f91d9db1a00;
    %load/vec4 v0x7f91d9db78b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 65;
    %split/vec4 32;
    %store/vec4 v0x7f91d9db7800_0, 0, 32;
    %split/vec4 32;
    %store/vec4 v0x7f91d9db75e0_0, 0, 32;
    %store/vec4 v0x7f91d9db7a90_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f91d9db7980_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7f91d9db7980_0;
    %store/vec4 v0x7f91d9db7a90_0, 0, 1;
    %load/vec4 v0x7f91d9db73e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f91d9db75e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f91d9db7800_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f91d9db7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7f91d9db7530_0;
    %assign/vec4 v0x7f91d9db75e0_0, 0;
    %load/vec4 v0x7f91d9db7760_0;
    %assign/vec4 v0x7f91d9db7800_0, 0;
T_3.7 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f91d9db0a20;
T_4 ;
    %wait E_0x7f91d9db0c50;
    %load/vec4 v0x7f91d9db0c90_0;
    %load/vec4 v0x7f91d9db0e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7f91d9db0d50_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f91d9db3f70;
T_5 ;
    %wait E_0x7f91d9db41e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db4710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db48c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db4370_0, 0, 1;
    %load/vec4 v0x7f91d9db4230_0;
    %load/vec4 v0x7f91d9db4420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f91d9db4420_0;
    %load/vec4 v0x7f91d9db44e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f91d9db4420_0;
    %load/vec4 v0x7f91d9db45c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f91d9db4710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f91d9db48c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d9db4370_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f91d9db0f10;
T_6 ;
    %wait E_0x7f91d9db11d0;
    %load/vec4 v0x7f91d9db1630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db14b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1590_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d9db1220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db12e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1380_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db14b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1590_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f91d9db1220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db12e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1380_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db14b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1590_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d9db1220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db12e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1380_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db16e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db14b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db1410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1590_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d9db1220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db12e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1380_0, 0, 1;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db14b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db1590_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d9db1220_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db12e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1380_0, 0, 1;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db14b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db1590_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f91d9db1220_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db12e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db1380_0, 0, 1;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f91d9dbbc80;
T_7 ;
    %wait E_0x7f91d9db1ac0;
    %load/vec4 v0x7f91d9dbc3e0_0;
    %load/vec4 v0x7f91d9dbbf40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f91d9dbc030_0;
    %load/vec4 v0x7f91d9dbbf40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f91d9dbcce0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f91d9dbce20;
T_8 ;
    %wait E_0x7f91d9dbcfc0;
    %load/vec4 v0x7f91d9dbd2c0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 10;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 659, 0, 10;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 259, 0, 10;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 291, 0, 10;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 10;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f91d9dbd1e0_0, 0, 32;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 1, 24, 6;
    %replicate 27;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f91d9dbd1e0_0, 0, 32;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f91d9dbd1e0_0, 0, 32;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f91d9dbd1e0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f91d9dbd150_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f91d9dbd1e0_0, 0, 32;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f91d9db6b70;
T_9 ;
    %wait E_0x7f91d9db6d80;
    %load/vec4 v0x7f91d9db6dd0_0;
    %load/vec4 v0x7f91d9db6ea0_0;
    %cmp/e;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9db6f50_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db6f50_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f91d9db49c0;
T_10 ;
    %wait E_0x7f91d9db1a00;
    %load/vec4 v0x7f91d9db6330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 129;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db5c60_0, 0;
    %split/vec4 10;
    %assign/vec4 v0x7f91d9db5a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x7f91d9db5d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x7f91d9db6270_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x7f91d9db6130_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db5fd0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db5ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db51c0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x7f91d9db5080_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db5480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db5660_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db5830_0, 0;
    %assign/vec4 v0x7f91d9db6470_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f91d9db63e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7f91d9db63e0_0;
    %store/vec4 v0x7f91d9db6470_0, 0, 1;
    %load/vec4 v0x7f91d9db56f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d9db5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d9db5660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d9db5320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d9db5480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f91d9db5080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f91d9db51c0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x7f91d9db5780_0;
    %assign/vec4 v0x7f91d9db5830_0, 0;
    %load/vec4 v0x7f91d9db5530_0;
    %assign/vec4 v0x7f91d9db5660_0, 0;
    %load/vec4 v0x7f91d9db5250_0;
    %assign/vec4 v0x7f91d9db5320_0, 0;
    %load/vec4 v0x7f91d9db53f0_0;
    %assign/vec4 v0x7f91d9db5480_0, 0;
    %load/vec4 v0x7f91d9db4ff0_0;
    %assign/vec4 v0x7f91d9db5080_0, 0;
    %load/vec4 v0x7f91d9db5110_0;
    %assign/vec4 v0x7f91d9db51c0_0, 0;
T_10.5 ;
    %load/vec4 v0x7f91d9db5e10_0;
    %assign/vec4 v0x7f91d9db5ea0_0, 0;
    %load/vec4 v0x7f91d9db5f30_0;
    %assign/vec4 v0x7f91d9db5fd0_0, 0;
    %load/vec4 v0x7f91d9db6080_0;
    %assign/vec4 v0x7f91d9db6130_0, 0;
    %load/vec4 v0x7f91d9db61d0_0;
    %assign/vec4 v0x7f91d9db6270_0, 0;
    %load/vec4 v0x7f91d9db5cf0_0;
    %assign/vec4 v0x7f91d9db5d80_0, 0;
    %load/vec4 v0x7f91d9db59b0_0;
    %assign/vec4 v0x7f91d9db5a40_0, 0;
    %load/vec4 v0x7f91d9db5ad0_0;
    %assign/vec4 v0x7f91d9db5c60_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f91d9db9b90;
T_11 ;
    %wait E_0x7f91d9db9e80;
    %load/vec4 v0x7f91d9dba1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.3;
T_11.0 ;
    %load/vec4 v0x7f91d9db9ed0_0;
    %store/vec4 v0x7f91d9dba0f0_0, 0, 32;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v0x7f91d9db9f90_0;
    %store/vec4 v0x7f91d9dba0f0_0, 0, 32;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7f91d9dba040_0;
    %store/vec4 v0x7f91d9dba0f0_0, 0, 32;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f91d9dba2e0;
T_12 ;
    %wait E_0x7f91d9dba520;
    %load/vec4 v0x7f91d9dba8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x7f91d9dba580_0;
    %store/vec4 v0x7f91d9dba830_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x7f91d9dba650_0;
    %store/vec4 v0x7f91d9dba830_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7f91d9dba720_0;
    %store/vec4 v0x7f91d9dba830_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f91d9db36d0;
T_13 ;
    %wait E_0x7f91d9db2e50;
    %load/vec4 v0x7f91d9db39c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f91d9db25e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f91d9db25e0_0;
    %load/vec4 v0x7f91d9db3bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f91d9db3a70_0, 0, 2;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f91d9db3e10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f91d9db3d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f91d9db3d60_0;
    %load/vec4 v0x7f91d9db3bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f91d9db3a70_0, 0, 2;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d9db3a70_0, 0, 2;
T_13.3 ;
T_13.1 ;
    %load/vec4 v0x7f91d9db39c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f91d9db25e0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f91d9db25e0_0;
    %load/vec4 v0x7f91d9db3cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f91d9db3b20_0, 0, 2;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7f91d9db3e10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f91d9db3d60_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f91d9db3d60_0;
    %load/vec4 v0x7f91d9db3cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f91d9db3b20_0, 0, 2;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d9db3b20_0, 0, 2;
T_13.7 ;
T_13.5 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f91d9db9080;
T_14 ;
    %wait E_0x7f91d9db92c0;
    %load/vec4 v0x7f91d9db9510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7f91d9db9320_0;
    %store/vec4 v0x7f91d9db9480_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f91d9db93f0_0;
    %store/vec4 v0x7f91d9db9480_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f91d9db0570;
T_15 ;
    %wait E_0x7f91d9db0780;
    %load/vec4 v0x7f91d9db0870_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7f91d9db0910_0;
    %cmpi/e 261, 0, 10;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f91d9db07b0_0, 0, 3;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f91d9db07b0_0, 0, 3;
T_15.3 ;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f91d9db0910_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f91d9db07b0_0, 0, 3;
    %jmp T_15.10;
T_15.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f91d9db07b0_0, 0, 3;
    %jmp T_15.10;
T_15.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f91d9db07b0_0, 0, 3;
    %jmp T_15.10;
T_15.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f91d9db07b0_0, 0, 3;
    %jmp T_15.10;
T_15.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f91d9db07b0_0, 0, 3;
    %jmp T_15.10;
T_15.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f91d9db07b0_0, 0, 3;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f91d9d92e60;
T_16 ;
    %wait E_0x7f91d9d8f6d0;
    %load/vec4 v0x7f91d9d2e3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %jmp T_16.8;
T_16.0 ;
    %load/vec4 v0x7f91d9db0290_0;
    %load/vec4 v0x7f91d9db0350_0;
    %and;
    %store/vec4 v0x7f91d9db0400_0, 0, 32;
    %jmp T_16.8;
T_16.1 ;
    %load/vec4 v0x7f91d9db0290_0;
    %load/vec4 v0x7f91d9db0350_0;
    %xor;
    %store/vec4 v0x7f91d9db0400_0, 0, 32;
    %jmp T_16.8;
T_16.2 ;
    %load/vec4 v0x7f91d9db0290_0;
    %load/vec4 v0x7f91d9db0350_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f91d9db0400_0, 0, 32;
    %jmp T_16.8;
T_16.3 ;
    %load/vec4 v0x7f91d9db0290_0;
    %load/vec4 v0x7f91d9db0350_0;
    %add;
    %store/vec4 v0x7f91d9db0400_0, 0, 32;
    %jmp T_16.8;
T_16.4 ;
    %load/vec4 v0x7f91d9db0290_0;
    %load/vec4 v0x7f91d9db0350_0;
    %sub;
    %store/vec4 v0x7f91d9db0400_0, 0, 32;
    %jmp T_16.8;
T_16.5 ;
    %load/vec4 v0x7f91d9db0290_0;
    %load/vec4 v0x7f91d9db0350_0;
    %mul;
    %store/vec4 v0x7f91d9db0400_0, 0, 32;
    %jmp T_16.8;
T_16.6 ;
    %load/vec4 v0x7f91d9db0290_0;
    %load/vec4 v0x7f91d9db0350_0;
    %add;
    %store/vec4 v0x7f91d9db0400_0, 0, 32;
    %jmp T_16.8;
T_16.7 ;
    %load/vec4 v0x7f91d9db0290_0;
    %load/vec4 v0x7f91d9db0350_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7f91d9db0400_0, 0, 32;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f91d9db2420;
T_17 ;
    %pushi/vec4 0, 0, 73;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db2980_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db28d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x7f91d9db30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db2d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db2ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db2c40_0, 0;
    %assign/vec4 v0x7f91d9db2f30_0, 0;
    %end;
    .thread T_17;
    .scope S_0x7f91d9db2420;
T_18 ;
    %wait E_0x7f91d9db1a00;
    %load/vec4 v0x7f91d9db3240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db2980_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db28d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x7f91d9db30e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db2d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db2ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db2c40_0, 0;
    %assign/vec4 v0x7f91d9db2f30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f91d9db32e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v0x7f91d9db32e0_0;
    %assign/vec4 v0x7f91d9db3480_0, 0;
    %load/vec4 v0x7f91d9db2ea0_0;
    %assign/vec4 v0x7f91d9db2f30_0, 0;
    %load/vec4 v0x7f91d9db2bb0_0;
    %assign/vec4 v0x7f91d9db2c40_0, 0;
    %load/vec4 v0x7f91d9db2a50_0;
    %assign/vec4 v0x7f91d9db2ae0_0, 0;
    %load/vec4 v0x7f91d9db2cd0_0;
    %assign/vec4 v0x7f91d9db2d70_0, 0;
    %load/vec4 v0x7f91d9db3050_0;
    %assign/vec4 v0x7f91d9db30e0_0, 0;
    %load/vec4 v0x7f91d9db2820_0;
    %assign/vec4 v0x7f91d9db28d0_0, 0;
    %load/vec4 v0x7f91d9db3190_0;
    %assign/vec4 v0x7f91d9db2980_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f91d9db1840;
T_19 ;
    %wait E_0x7f91d9db1ac0;
    %load/vec4 v0x7f91d9db1ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7f91d9db21a0_0;
    %load/vec4 v0x7f91d9db1fe0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f91d9db22f0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f91d9db8290;
T_20 ;
    %pushi/vec4 0, 0, 71;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db8bc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x7f91d9db8aa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x7f91d9db8d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x7f91d9db86b0_0, 0;
    %assign/vec4 v0x7f91d9db8830_0, 0;
    %end;
    .thread T_20;
    .scope S_0x7f91d9db8290;
T_21 ;
    %wait E_0x7f91d9db1a00;
    %load/vec4 v0x7f91d9db8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 71;
    %split/vec4 32;
    %store/vec4 v0x7f91d9db8bc0_0, 0, 32;
    %split/vec4 32;
    %store/vec4 v0x7f91d9db8aa0_0, 0, 32;
    %split/vec4 5;
    %store/vec4 v0x7f91d9db8d80_0, 0, 5;
    %split/vec4 1;
    %store/vec4 v0x7f91d9db86b0_0, 0, 1;
    %store/vec4 v0x7f91d9db8830_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f91d9db8eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x7f91d9db8740_0;
    %assign/vec4 v0x7f91d9db8830_0, 0;
    %load/vec4 v0x7f91d9db8600_0;
    %assign/vec4 v0x7f91d9db86b0_0, 0;
    %load/vec4 v0x7f91d9db8ce0_0;
    %assign/vec4 v0x7f91d9db8d80_0, 0;
    %load/vec4 v0x7f91d9db8a10_0;
    %assign/vec4 v0x7f91d9db8aa0_0, 0;
    %load/vec4 v0x7f91d9db8b30_0;
    %assign/vec4 v0x7f91d9db8bc0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f91d9db95e0;
T_22 ;
    %wait E_0x7f91d9db9800;
    %load/vec4 v0x7f91d9db9a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x7f91d9db9860_0;
    %store/vec4 v0x7f91d9db99e0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f91d9db9930_0;
    %store/vec4 v0x7f91d9db99e0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f91d9d87ca0;
T_23 ;
    %delay 25, 0;
    %load/vec4 v0x7f91d9dc08d0_0;
    %inv;
    %store/vec4 v0x7f91d9dc08d0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f91d9d87ca0;
T_24 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9dc0b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9dc0dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9dc0c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9dc0ca0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x7f91d9dc0ca0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f91d9dc0ca0_0;
    %store/vec4a v0x7f91d9db81d0, 4, 0;
    %load/vec4 v0x7f91d9dc0ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f91d9dc0ca0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9dc0ca0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x7f91d9dc0ca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f91d9dc0ca0_0;
    %store/vec4a v0x7f91d9db22f0, 4, 0;
    %load/vec4 v0x7f91d9dc0ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f91d9dc0ca0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f91d9db22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9dc0ca0_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x7f91d9dc0ca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f91d9dc0ca0_0;
    %store/vec4a v0x7f91d9dbcce0, 4, 0;
    %load/vec4 v0x7f91d9dc0ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f91d9dc0ca0_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db75e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db7800_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db5830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db5660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db5320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db5480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f91d9db5080_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db51c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db5ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db5fd0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f91d9db6130_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f91d9db6270_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f91d9db5d80_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f91d9db5a40_0, 0, 10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db5c60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db2f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db2c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db2ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db2d70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f91d9db30e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db28d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db2980_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db8830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9db86b0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f91d9db8d80_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db8aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f91d9db8bc0_0, 0, 32;
    %vpi_call 2 80 "$readmemb", "instruction_4.txt", v0x7f91d9db81d0 {0 0 0};
    %vpi_func 2 84 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f91d9dc0d30_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9dc08d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9dc0a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9dc0af0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f91d9dc0a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f91d9dc0af0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x7f91d9d87ca0;
T_25 ;
    %wait E_0x7f91d9db1ac0;
    %load/vec4 v0x7f91d9dc0b80_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %vpi_call 2 99 "$finish" {0 0 0};
T_25.0 ;
    %load/vec4 v0x7f91d9db47b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f91d9db1380_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x7f91d9dc0dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f91d9dc0dc0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x7f91d9db73e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x7f91d9dc0c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f91d9dc0c10_0, 0, 32;
T_25.4 ;
    %vpi_call 2 107 "$fdisplay", v0x7f91d9dc0d30_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7f91d9dc0b80_0, v0x7f91d9dc0af0_0, v0x7f91d9dc0dc0_0, v0x7f91d9dc0c10_0, v0x7f91d9dbae50_0 {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7f91d9dc0d30_0, "Registers" {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7f91d9dc0d30_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7f91d9dbcce0, 0>, &A<v0x7f91d9dbcce0, 8>, &A<v0x7f91d9dbcce0, 16>, &A<v0x7f91d9dbcce0, 24> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7f91d9dc0d30_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7f91d9dbcce0, 1>, &A<v0x7f91d9dbcce0, 9>, &A<v0x7f91d9dbcce0, 17>, &A<v0x7f91d9dbcce0, 25> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7f91d9dc0d30_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7f91d9dbcce0, 2>, &A<v0x7f91d9dbcce0, 10>, &A<v0x7f91d9dbcce0, 18>, &A<v0x7f91d9dbcce0, 26> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7f91d9dc0d30_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7f91d9dbcce0, 3>, &A<v0x7f91d9dbcce0, 11>, &A<v0x7f91d9dbcce0, 19>, &A<v0x7f91d9dbcce0, 27> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7f91d9dc0d30_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7f91d9dbcce0, 4>, &A<v0x7f91d9dbcce0, 12>, &A<v0x7f91d9dbcce0, 20>, &A<v0x7f91d9dbcce0, 28> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7f91d9dc0d30_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7f91d9dbcce0, 5>, &A<v0x7f91d9dbcce0, 13>, &A<v0x7f91d9dbcce0, 21>, &A<v0x7f91d9dbcce0, 29> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7f91d9dc0d30_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7f91d9dbcce0, 6>, &A<v0x7f91d9dbcce0, 14>, &A<v0x7f91d9dbcce0, 22>, &A<v0x7f91d9dbcce0, 30> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7f91d9dc0d30_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7f91d9dbcce0, 7>, &A<v0x7f91d9dbcce0, 15>, &A<v0x7f91d9dbcce0, 23>, &A<v0x7f91d9dbcce0, 31> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7f91d9dc0d30_0, "Data Memory: 0x00 = %10d", &A<v0x7f91d9db22f0, 0> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7f91d9dc0d30_0, "Data Memory: 0x04 = %10d", &A<v0x7f91d9db22f0, 1> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7f91d9dc0d30_0, "Data Memory: 0x08 = %10d", &A<v0x7f91d9db22f0, 2> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7f91d9dc0d30_0, "Data Memory: 0x0C = %10d", &A<v0x7f91d9db22f0, 3> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7f91d9dc0d30_0, "Data Memory: 0x10 = %10d", &A<v0x7f91d9db22f0, 4> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7f91d9dc0d30_0, "Data Memory: 0x14 = %10d", &A<v0x7f91d9db22f0, 5> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7f91d9dc0d30_0, "Data Memory: 0x18 = %10d", &A<v0x7f91d9db22f0, 6> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7f91d9dc0d30_0, "Data Memory: 0x1C = %10d", &A<v0x7f91d9db22f0, 7> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x7f91d9dc0d30_0, "\012" {0 0 0};
    %load/vec4 v0x7f91d9dc0b80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f91d9dc0b80_0, 0, 32;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Branch_Adder.v";
    "Control.v";
    "../../Data_Memory.v";
    "EX_MEM.v";
    "Forwarding_Unit.v";
    "HazardDetectionUnit.v";
    "ID_EX.v";
    "ID_branch.v";
    "ID_zero.v";
    "IF_ID.v";
    "../../Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX32_Pre.v";
    "../../PC.v";
    "PC_Adder.v";
    "PC_MUX.v";
    "../../Registers.v";
    "Sign_Extend.v";
