{"sha": "2f40404fb3c073ee55dede450bc7fbbd0da5d8a7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmY0MDQwNGZiM2MwNzNlZTU1ZGVkZTQ1MGJjN2ZiYmQwZGE1ZDhhNw==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2014-12-20T15:37:06Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2014-12-20T15:37:06Z"}, "message": "re PR target/64358 (Wrong code for __int128 operations in powerpc64le)\n\n\tPR target/64358\n\t* config/rs6000/rs6000.c (rs6000_split_logical_inner): Swap the\n\tinput operands if only the second is inverted.\n\t* config/rs6000/rs6000.md (*boolc<mode>3_internal1 for BOOL_128):\n\tSwap BOOL_REGS_OP1 and BOOL_REGS_OP2.  Correct arguments to\n\trs6000_split_logical.\n\t(*boolc<mode>3_internal2 for TI2): Swap operands[1] and operands[2].\n\nFrom-SVN: r218989", "tree": {"sha": "8f7b1106d6b4d11a05a9ae0dd8c1065592dcfdb2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8f7b1106d6b4d11a05a9ae0dd8c1065592dcfdb2"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "9836f82e7a4e2089fd8a023d7ac041d7c9a53a64", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9836f82e7a4e2089fd8a023d7ac041d7c9a53a64", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9836f82e7a4e2089fd8a023d7ac041d7c9a53a64"}], "stats": {"total": 26, "additions": 20, "deletions": 6}, "files": [{"sha": "bee3813269f74d6fbb51aa793d99c78a9ad9b7b9", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2f40404fb3c073ee55dede450bc7fbbd0da5d8a7", "patch": "@@ -1,3 +1,13 @@\n+2014-12-20  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\tPR target/64358\n+\t* config/rs6000/rs6000.c (rs6000_split_logical_inner): Swap the\n+\tinput operands if only the second is inverted.\n+\t* config/rs6000/rs6000.md (*boolc<mode>3_internal1 for BOOL_128):\n+\tSwap BOOL_REGS_OP1 and BOOL_REGS_OP2.  Correct arguments to\n+\trs6000_split_logical.\n+\t(*boolc<mode>3_internal2 for TI2): Swap operands[1] and operands[2].\n+\n 2014-12-20  Martin Uecker <uecker@eecs.berkeley.edu>\n \n \t* doc/invoke.texi: Document -Wdiscarded-array-qualifiers."}, {"sha": "bbed888b500253a2b3ab167fc4f147cbcf67906f", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=2f40404fb3c073ee55dede450bc7fbbd0da5d8a7", "patch": "@@ -33167,6 +33167,10 @@ rs6000_split_logical_inner (rtx dest,\n   if (complement_op2_p)\n     op2 = gen_rtx_NOT (mode, op2);\n \n+  /* For canonical RTL, if only one arm is inverted it is the first.  */\n+  if (!complement_op1_p && complement_op2_p)\n+    std::swap (op1, op2);\n+\n   bool_rtx = ((code == NOT)\n \t      ? gen_rtx_NOT (mode, op1)\n \t      : gen_rtx_fmt_ee (code, mode, op1, op2));"}, {"sha": "7c861c5e9555ad54aac6c579ccbf6dd3eaffe3c2", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2f40404fb3c073ee55dede450bc7fbbd0da5d8a7/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=2f40404fb3c073ee55dede450bc7fbbd0da5d8a7", "patch": "@@ -7558,8 +7558,8 @@\n   [(set (match_operand:BOOL_128 0 \"vlogical_operand\" \"=<BOOL_REGS_OUTPUT>\")\n \t(match_operator:BOOL_128 3 \"boolean_operator\"\n \t [(not:BOOL_128\n-\t   (match_operand:BOOL_128 2 \"vlogical_operand\" \"<BOOL_REGS_OP1>\"))\n-\t  (match_operand:BOOL_128 1 \"vlogical_operand\" \"<BOOL_REGS_OP2>\")]))]\n+\t   (match_operand:BOOL_128 2 \"vlogical_operand\" \"<BOOL_REGS_OP2>\"))\n+\t  (match_operand:BOOL_128 1 \"vlogical_operand\" \"<BOOL_REGS_OP1>\")]))]\n   \"TARGET_P8_VECTOR || (GET_CODE (operands[3]) == AND)\"\n {\n   if (TARGET_VSX && vsx_register_operand (operands[0], <MODE>mode))\n@@ -7574,7 +7574,7 @@\n    && reload_completed && int_reg_operand (operands[0], <MODE>mode)\"\n   [(const_int 0)]\n {\n-  rs6000_split_logical (operands, GET_CODE (operands[3]), false, true, false);\n+  rs6000_split_logical (operands, GET_CODE (operands[3]), false, false, true);\n   DONE;\n }\n   [(set (attr \"type\")\n@@ -7595,14 +7595,14 @@\n   [(set (match_operand:TI2 0 \"int_reg_operand\" \"=&r,r,r\")\n \t(match_operator:TI2 3 \"boolean_operator\"\n \t [(not:TI2\n-\t   (match_operand:TI2 1 \"int_reg_operand\" \"r,0,r\"))\n-\t  (match_operand:TI2 2 \"int_reg_operand\" \"r,r,0\")]))]\n+\t   (match_operand:TI2 2 \"int_reg_operand\" \"r,0,r\"))\n+\t  (match_operand:TI2 1 \"int_reg_operand\" \"r,r,0\")]))]\n   \"!TARGET_P8_VECTOR && (GET_CODE (operands[3]) != AND)\"\n   \"#\"\n   \"reload_completed && !TARGET_P8_VECTOR && (GET_CODE (operands[3]) != AND)\"\n   [(const_int 0)]\n {\n-  rs6000_split_logical (operands, GET_CODE (operands[3]), false, true, false);\n+  rs6000_split_logical (operands, GET_CODE (operands[3]), false, false, true);\n   DONE;\n }\n   [(set_attr \"type\" \"integer\")"}]}