<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SWILIB API (NSG)&nbsp;&nbsp;&nbsp;&nbsp;: include/pmb8876_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SWILIB API (NSG)&nbsp;&nbsp;&nbsp;&nbsp;
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('pmb8876__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">pmb8876_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="pmb8876__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// GPIO numbers</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2728add9545bb0e53a422f6ec796702d">    4</a></span><span class="preprocessor">#define GPIO_KP_IN0     0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abd6a9004ab99fff4192805246064fded">    5</a></span><span class="preprocessor">#define GPIO_KP_IN1     1</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad19e150493adea68a20328443d16a24f">    6</a></span><span class="preprocessor">#define GPIO_KP_IN2     2</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aafac1b0cafb478238a09ca9c172e2d9f">    7</a></span><span class="preprocessor">#define GPIO_KP_IN3     3</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a19578877f803efcc79b2d8c25a8512ae">    8</a></span><span class="preprocessor">#define GPIO_KP_IN4     4</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0fec58114db66c57e7851a157ea73a1">    9</a></span><span class="preprocessor">#define GPIO_KP_IN5     5</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a908704b2f7a5bd3c5fb0b3e4bf49914b">   10</a></span><span class="preprocessor">#define GPIO_KP_IN6     6</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2bdc5a1cd7625480134db7ab6a86e9f0">   11</a></span><span class="preprocessor">#define GPIO_KP_OUT0    7</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a535927ae010498ed799e81fef998fd31">   12</a></span><span class="preprocessor">#define GPIO_KP_OUT1    8</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8be9ca0cb06220b6704bc015890c3789">   13</a></span><span class="preprocessor">#define GPIO_KP_OUT2    9</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3aca8fb0844c8d490ca8ec9bff7a5877">   14</a></span><span class="preprocessor">#define GPIO_KP_OUT3    10</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d3b0feed7a244843a7fe63edc20b15d">   15</a></span><span class="preprocessor">#define GPIO_USART0_RXD 11</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a51efaf94b28e6901ca55416a17fbd583">   16</a></span><span class="preprocessor">#define GPIO_USART0_TXD 12</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa046744e7808d5ade0150b4b8f023f0b">   17</a></span><span class="preprocessor">#define GPIO_USART0_RTS 13</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a26fe4ade33d0e2f8099536a6592f16f9">   18</a></span><span class="preprocessor">#define GPIO_USART0_CTS 14</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad4ff23f248245a67f14ead7af24429f4">   19</a></span><span class="preprocessor">#define GPIO_DSPOUT0    15</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3d3c4e9b92bca87a4a8a10460a857dae">   20</a></span><span class="preprocessor">#define GPIO_USART1_RXD 16</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0cc031994721e7a0a3b023e552c5bf0b">   21</a></span><span class="preprocessor">#define GPIO_USART1_TXD 17</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad42e9853b29d45751e2fd36f4be5e120">   22</a></span><span class="preprocessor">#define GPIO_USART1_RTS 18</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a69e9ca085059fc9a8f988a86054b128e">   23</a></span><span class="preprocessor">#define GPIO_USART1_CTS 19</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1fe11f5f75e2e50964ac070834922d81">   24</a></span><span class="preprocessor">#define GPIO_USB_DPLUS  20</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa5a9449a1c24349ece11909dd26add4b">   25</a></span><span class="preprocessor">#define GPIO_USB_DMINUS 21</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acae80e8e6a6fb035b31fef45479ca43a">   26</a></span><span class="preprocessor">#define GPIO_PIN22      22</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b8610769a1437bb3182367db622208c">   27</a></span><span class="preprocessor">#define GPIO_DIF_D2     23</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae7806bb5b835dad4e22c84941287b245">   28</a></span><span class="preprocessor">#define GPIO_DIF_D0     24</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8aa590983726fecff0e178dacbfea34d">   29</a></span><span class="preprocessor">#define GPIO_DIF_CD     25</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a10fda1d9f7c2188634c14064256a7583">   30</a></span><span class="preprocessor">#define GPIO_DIF_CS1    26</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a144e23dc5e249961d665f790974b9d2d">   31</a></span><span class="preprocessor">#define GPIO_DIF_RESET1 27</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3bfc1c95ba292ec467aef54be6188f4b">   32</a></span><span class="preprocessor">#define GPIO_I2C_SCL    28</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9bf3defac3da07aa64e639b91c9cb2d2">   33</a></span><span class="preprocessor">#define GPIO_I2C_SDA    29</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af04bed57929398eab9b00b6102c7d754">   34</a></span><span class="preprocessor">#define GPIO_DIF_D1     30</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2995b5b8bd941dd4c94889ef73978cd1">   35</a></span><span class="preprocessor">#define GPIO_PIN31      31</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4b2b674bd4ef2a9af87f11c2357fc7bd">   36</a></span><span class="preprocessor">#define GPIO_PIN32      32</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab7b4da63e07c66d78aede2cb4cfa9a04">   37</a></span><span class="preprocessor">#define GPIO_PIN33      33</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af03ee21b48c2e55445ec6ea0b89b0d14">   38</a></span><span class="preprocessor">#define GPIO_PIN34      34</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad62ba676c4226af6f70d3b766795c387">   39</a></span><span class="preprocessor">#define GPIO_PIN35      35</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1f8a168f7883684c3627949e2e6204a0">   40</a></span><span class="preprocessor">#define GPIO_PIN36      36</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a701c3d437024cddba32cbb35fbdd6a28">   41</a></span><span class="preprocessor">#define GPIO_PIN37      37</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a919fbadda839803a755476734d2aec8f">   42</a></span><span class="preprocessor">#define GPIO_PIN38      38</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6cf3660a2d1028a740935212a4189fe3">   43</a></span><span class="preprocessor">#define GPIO_DIF_HD     39</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a32f29a10f0f97b66e0e6f47604787aa2">   44</a></span><span class="preprocessor">#define GPIO_PIN40      40</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0f820b8e6bfd5a79be6fd49b8b01291">   45</a></span><span class="preprocessor">#define GPIO_PIN41      41</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7a7b5ab05cef53e3304c01751d05726">   46</a></span><span class="preprocessor">#define GPIO_PIN42      42</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa67277a1581addb02d3c187090569fb1">   47</a></span><span class="preprocessor">#define GPIO_T_OUT0     43</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac0104921d24fc91da021b9fad0358b59">   48</a></span><span class="preprocessor">#define GPIO_T_OUT1     44</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0a0f42cf1e82bd2d64ba9cc006d829f7">   49</a></span><span class="preprocessor">#define GPIO_T_OUT2     45</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8f553f27e485efef8c1faf2c44ef187b">   50</a></span><span class="preprocessor">#define GPIO_T_OUT3     46</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7610a73a0fcd6b8a9673ddaad8eed24">   51</a></span><span class="preprocessor">#define GPIO_T_OUT4     47</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2123a77bcbdf001260d448a1a63cc09b">   52</a></span><span class="preprocessor">#define GPIO_T_OUT5     48</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a29d7189fdcb92eaad7166cf0afe02bbb">   53</a></span><span class="preprocessor">#define GPIO_T_OUT6     49</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a358e76f095972a4d44b0ba6bd97bbbe4">   54</a></span><span class="preprocessor">#define GPIO_T_OUT7     50</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0917504556afe5192c8f7905ec5bf568">   55</a></span><span class="preprocessor">#define GPIO_T_OUT8     51</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0518f92fc70abcb25900be32e9d85bc2">   56</a></span><span class="preprocessor">#define GPIO_T_OUT9     52</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a15e52dd1911fadf48508f9df30198b96">   57</a></span><span class="preprocessor">#define GPIO_T_OUT10    53</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7b236ac062d129f365950f2639525752">   58</a></span><span class="preprocessor">#define GPIO_T_OUT11    54</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a46acc50fa76b14ad76b03ca089aec794">   59</a></span><span class="preprocessor">#define GPIO_T_OUT12    55</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae56ca14ec598ff521dcaa589b5a9abb5">   60</a></span><span class="preprocessor">#define GPIO_RF_STR0    56</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5510cc14baf8e83f10ac52299b6ccfc7">   61</a></span><span class="preprocessor">#define GPIO_RF_STR1    57</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a250e07d424961de20d407caef984e313">   62</a></span><span class="preprocessor">#define GPIO_CLKOUT0    58</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a81e695392f8fb5f5cecfa998644bfebd">   63</a></span><span class="preprocessor">#define GPIO_RF_CLK     59</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca78760a4919a290289aedc2876897f3">   64</a></span><span class="preprocessor">#define GPIO_PIN60      60</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4dc09ae28e27ad5bd4f4c17bc5ff7b70">   65</a></span><span class="preprocessor">#define GPIO_PIN61      61</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac4436629a4b9e2e0674db19363d624d8">   66</a></span><span class="preprocessor">#define GPIO_DSPOUT1    62</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abf99f3c526d7c38b94deb0631991032f">   67</a></span><span class="preprocessor">#define GPIO_DSPIN1     63</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad7ddf964927a9c9f479a56ed8081b9db">   68</a></span><span class="preprocessor">#define GPIO_PIN64      64</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a82bcd731adaa4797bebb06aaefe9c8f1">   69</a></span><span class="preprocessor">#define GPIO_PIN65      65</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2bd20caf9bb76d3993cc9b83f8d24d2f">   70</a></span><span class="preprocessor">#define GPIO_PIPESTAT2  66</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ade3ae2ac8890e7f70721dabc32be57f1">   71</a></span><span class="preprocessor">#define GPIO_PIPESTAT1  67</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac8ca360f945c3e18cf41c3e587b2927e">   72</a></span><span class="preprocessor">#define GPIO_PIPESTAT0  68</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aabb48b4797a336ba193bf6aa291c63df">   73</a></span><span class="preprocessor">#define GPIO_TRACEPKT0  69</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af25e9962dab8b5dea7ca149c7edd6a8e">   74</a></span><span class="preprocessor">#define GPIO_TRACEPKT1  70</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aed30d16d6eb74fc36c8684f33b3e9ec9">   75</a></span><span class="preprocessor">#define GPIO_TRACEPKT2  71</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aec7d75a75a9ceaf577f61a1d86797ac4">   76</a></span><span class="preprocessor">#define GPIO_TRACEPKT3  72</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6aacf01fc863de4f16a9998f652e7109">   77</a></span><span class="preprocessor">#define GPIO_PIN73      73</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab1a19766e1deceb437f03521504367a9">   78</a></span><span class="preprocessor">#define GPIO_PIN74      74</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adb7d71ce729a4d533c309be6d60c5adb">   79</a></span><span class="preprocessor">#define GPIO_PIN75      75</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a47911db5fe43ffbc096ee2c309684176">   80</a></span><span class="preprocessor">#define GPIO_PIN76      76</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8e3630382350551b43b7e194d5ea7216">   81</a></span><span class="preprocessor">#define GPIO_FCDP_RB    77</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a15a597fd595cd0547c6dd2365660c4a6">   82</a></span><span class="preprocessor">#define GPIO_CIF_D0     78</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a063da692b082242283506d3c443accbc">   83</a></span><span class="preprocessor">#define GPIO_CIF_D1     79</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0d8ff544a3d8ecb207577e0c1726ea60">   84</a></span><span class="preprocessor">#define GPIO_CIF_D2     80</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a796ff8605d54914f633220b27f253263">   85</a></span><span class="preprocessor">#define GPIO_CIF_D3     81</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2d8a06e5475c39acc6d60ada247ba98a">   86</a></span><span class="preprocessor">#define GPIO_CIF_D4     82</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a07b7758660935de75eb8062fa58e87e0">   87</a></span><span class="preprocessor">#define GPIO_CIF_D5     83</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a77ea1a100d0567f87637fb8d551c618e">   88</a></span><span class="preprocessor">#define GPIO_CIF_D6     84</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae32172607765698b64324917bcfd2ae6">   89</a></span><span class="preprocessor">#define GPIO_CIF_D7     85</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a07b20c327b80f6e78c35ad4d19592026">   90</a></span><span class="preprocessor">#define GPIO_CIF_PCLK   86</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2b5221722f5455d48c7af9b9aba9e143">   91</a></span><span class="preprocessor">#define GPIO_CIF_HSYNC  87</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a318c8a0cf212ae95d20927a53ef70208">   92</a></span><span class="preprocessor">#define GPIO_CIF_VSYNC  88</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aab77f53631e4a1c381cc7f1575e88527">   93</a></span><span class="preprocessor">#define GPIO_CLKOUT2    89</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab19a2abc3ba41a0d7eb26335fce58af7">   94</a></span><span class="preprocessor">#define GPIO_PIN90      90</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf5d3bcdde759cb5b1dfc2f098332268">   95</a></span><span class="preprocessor">#define GPIO_DIF_D3     91</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a943cff481cfbafb298f11d00bbb1bae4">   96</a></span><span class="preprocessor">#define GPIO_DIF_D4     92</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1d6d4b7c57a9e871630ee6a5c05f6ada">   97</a></span><span class="preprocessor">#define GPIO_DIF_D5     93</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8ad537427254a07b640232b6fd6da010">   98</a></span><span class="preprocessor">#define GPIO_DIF_D6     94</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abf09e7a6a75781ff8d71ee233d1c7bca">   99</a></span><span class="preprocessor">#define GPIO_DIF_D7     95</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a324e9816c1a3848a68c63ffaf0b20138">  100</a></span><span class="preprocessor">#define GPIO_PIN96      96</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0bc5de7d1a9cb6b91e86456f631860ee">  101</a></span><span class="preprocessor">#define GPIO_DIF_WR     97</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a20a3777a025634c106af9ecb218977d7">  102</a></span><span class="preprocessor">#define GPIO_DIF_RD     98</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2ec8cc275d6952b9c4905c216d867010">  103</a></span><span class="preprocessor">#define GPIO_MMCI_DAT1  99</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3b8b4e1c146c63d5449aefbcd2dfdbe5">  104</a></span><span class="preprocessor">#define GPIO_DIF_VD     100</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4718dd1d42c468ebd4b4f8c93483dec0">  105</a></span><span class="preprocessor">#define GPIO_PIN101     101</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa446d98c4c859bed062809ad2c348417">  106</a></span><span class="preprocessor">#define GPIO_PIN102     102</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ade067d8507e5a0c071e443fc2e3495db">  107</a></span><span class="preprocessor">#define GPIO_PIN103     103</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af67584cce53d34411b949befbb674777">  108</a></span><span class="preprocessor">#define GPIO_MMCI_CMD   104</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a288593bd978414df75336dc7d6bcce99">  109</a></span><span class="preprocessor">#define GPIO_MMCI_DAT0  105</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acfb2f6d0a23e771f1b27354937a47d57">  110</a></span><span class="preprocessor">#define GPIO_MMCI_CLK   106</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7d420aa8b7527607b314e07e1c0d95ad">  111</a></span><span class="preprocessor">#define GPIO_PIN107     107</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a07eafe057176198a7f940cf6168bad0c">  112</a></span><span class="preprocessor">#define GPIO_PIN108     108</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab45bf217387d7b13017944e1cd2aeb64">  113</a></span><span class="preprocessor">#define GPIO_PIN109     109</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3e9f1235dae7afad7f21a622a3c10b47">  114</a></span><span class="preprocessor">#define GPIO_PIN110     110</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#addc0b4e12424d3add16aa44ddb0b371b">  115</a></span><span class="preprocessor">#define GPIO_PIN111     111</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac3822037ede57ad9d90f5d2720a4aac4">  116</a></span><span class="preprocessor">#define GPIO_I2S1_CLK1  112</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a148d1cb0d46616632aaa7da6e7a9d7f3">  117</a></span><span class="preprocessor">#define GPIO_CIF_PD     113</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">// IRQ numbers</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7bc2db412d3dead458dda14cef1159e0">  121</a></span><span class="preprocessor">#define NVIC_USART0_TX_IRQ      4</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8732570682d610c535a39ee9f7054a04">  122</a></span><span class="preprocessor">#define NVIC_USART0_TBUF_IRQ    5</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8b9ae054e897f701e2e5be3a6c0e483f">  123</a></span><span class="preprocessor">#define NVIC_USART0_RX_IRQ      6</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abfacb4c9ee77ff68ecc7f67bfd8509c1">  124</a></span><span class="preprocessor">#define NVIC_USART0_ERR_IRQ     7</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af4898225ab951f0665f2473c5118da16">  125</a></span><span class="preprocessor">#define NVIC_USART0_CTS_IRQ     8</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa27bdf8d9501974f61c049e77a83445f">  126</a></span><span class="preprocessor">#define NVIC_USART0_ABDET_IRQ   9</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a809b826e86d8c443a18cdeb87660fa72">  127</a></span><span class="preprocessor">#define NVIC_USART0_ABSTART_IRQ 10</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae3114f7a0d312d7615a0e6ac09c9229c">  128</a></span><span class="preprocessor">#define NVIC_USART0_TMO_IRQ     11</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8e4fca0b2aa850d10c969a5446ce34f4">  129</a></span><span class="preprocessor">#define NVIC_SIM_UNK0_IRQ       22</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abed64881fd330c75045ace37e199acdb">  130</a></span><span class="preprocessor">#define NVIC_SIM_UNK1_IRQ       23</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2b06bd6047d54bb9e03a5350c92e0133">  131</a></span><span class="preprocessor">#define NVIC_SIM_UNK2_IRQ       24</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4ae7958329704339d7d9cec38a3d6e6b">  132</a></span><span class="preprocessor">#define NVIC_USB_IRQ            25</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0271f3ebe53023b19ab81671ca25a0c7">  133</a></span><span class="preprocessor">#define NVIC_USART1_TX_IRQ      26</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acb260e987ddf5fd82314281b15d161a6">  134</a></span><span class="preprocessor">#define NVIC_USART1_TBUF_IRQ    27</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1cb1978d0cecdfe4586b3608069c8bd7">  135</a></span><span class="preprocessor">#define NVIC_USART1_RX_IRQ      28</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae41a612683383d9543c1e462a1bfcf74">  136</a></span><span class="preprocessor">#define NVIC_USART1_ERR_IRQ     29</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7009184a52f81d2e2b98395e33304aae">  137</a></span><span class="preprocessor">#define NVIC_USART1_CTS_IRQ     30</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a412e0f84a540fe60142a6aac62a3de2f">  138</a></span><span class="preprocessor">#define NVIC_USART1_ABDET_IRQ   31</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaee03ab3041f9e725f5d48e937e08f1c">  139</a></span><span class="preprocessor">#define NVIC_USART1_ABSTART_IRQ 32</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8ce80d972bde2459d818de8545e49867">  140</a></span><span class="preprocessor">#define NVIC_USART1_TMO_IRQ     33</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c8b100657d130fcd3c3f8888b71b74d">  141</a></span><span class="preprocessor">#define NVIC_DMAC_ERR_IRQ       35</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad5f53d8d292e533a3f4ef6f9850dd394">  142</a></span><span class="preprocessor">#define NVIC_DMAC_CH0_IRQ       36</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5be11863a0a5a9964c4c79804636fa51">  143</a></span><span class="preprocessor">#define NVIC_DMAC_CH1_IRQ       37</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a36c0218eb918c8fb21ca4f5edea82997">  144</a></span><span class="preprocessor">#define NVIC_DMAC_CH2_IRQ       38</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad9a70dd475c3bce223796b7aff11f94a">  145</a></span><span class="preprocessor">#define NVIC_DMAC_CH3_IRQ       39</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac6dae9e3673fb974e74dcc409977359e">  146</a></span><span class="preprocessor">#define NVIC_DMAC_CH4_IRQ       40</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa60f07feee115e1e02c184456c013b5f">  147</a></span><span class="preprocessor">#define NVIC_DMAC_CH5_IRQ       41</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a43b9a536922bacf76c1f3f5f4e32e45d">  148</a></span><span class="preprocessor">#define NVIC_DMAC_CH6_IRQ       42</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afcffabe25069d575b72ea5f8b842f7d9">  149</a></span><span class="preprocessor">#define NVIC_DMAC_CH7_IRQ       43</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a358a9c37a5ce70672a01c45c9d99bc1e">  150</a></span><span class="preprocessor">#define NVIC_RTC_IRQ            46</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9934694b45f0da81712e263357d912a3">  151</a></span><span class="preprocessor">#define NVIC_SCU_EXTI0_IRQ      48</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1dec7b8310b029cd9e4d656e06c67f1c">  152</a></span><span class="preprocessor">#define NVIC_SCU_EXTI1_IRQ      49</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a35ba3b153d7149f63e613bd7cf57a078">  153</a></span><span class="preprocessor">#define NVIC_SCU_EXTI2_IRQ      50</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a14c03fb8827d01526e11f28d8e10e76e">  154</a></span><span class="preprocessor">#define NVIC_SCU_EXTI3_IRQ      51</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a321e425a0b1dc35942987dbceb773821">  155</a></span><span class="preprocessor">#define NVIC_SCU_EXTI4_IRQ      52</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a345ef7b5054f7565366bd074bd918b0c">  156</a></span><span class="preprocessor">#define NVIC_SCU_DSP0_IRQ       53</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae485ec77e3f889bd690aaa11a6df7a44">  157</a></span><span class="preprocessor">#define NVIC_SCU_DSP1_IRQ       54</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4238e0d7a5bdf65dd613c3deef9fec33">  158</a></span><span class="preprocessor">#define NVIC_SCU_DSP2_IRQ       55</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab828d9adfa1c625b8e9c81a62335a813">  159</a></span><span class="preprocessor">#define NVIC_SCU_DSP3_IRQ       56</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab940d086be842e231ec365ccb50af8ae">  160</a></span><span class="preprocessor">#define NVIC_SCU_DSP4_IRQ       57</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac60595caf4bf8ec87fe9920f70d46d8a">  161</a></span><span class="preprocessor">#define NVIC_SCU_UNK0_IRQ       58</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a40febdbb8d98fc5e7365a4d305ab1848">  162</a></span><span class="preprocessor">#define NVIC_SCU_UNK1_IRQ       59</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae0e30436671a51c32ca222cb70e52b45">  163</a></span><span class="preprocessor">#define NVIC_SCU_UNK2_IRQ       60</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ade3b6a14a312fde90cfcf7fa174cba23">  164</a></span><span class="preprocessor">#define NVIC_SCU_EXTI5_IRQ      61</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6f5b37164f3f7120b122ca5054c0695f">  165</a></span><span class="preprocessor">#define NVIC_SCU_EXTI6_IRQ      62</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adc4dd2952149bcd3ad2e738d52b1fe77">  166</a></span><span class="preprocessor">#define NVIC_SCCU_UNK_IRQ       63</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a50a9ccb6ee4e4950a3d40c355fcad7d7">  167</a></span><span class="preprocessor">#define NVIC_SCU_EXTI7_IRQ      63</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af1ee081314a9bcc3077b5ff9a6ae8b73">  168</a></span><span class="preprocessor">#define NVIC_SCCU_WAKE_IRQ      64</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad22a74e9c4be6045fad6d5a4f4c7d70f">  169</a></span><span class="preprocessor">#define NVIC_PLL_IRQ            65</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a33874b57d50582d5e7d1c00819447f38">  170</a></span><span class="preprocessor">#define NVIC_ADC_INT0_IRQ       70</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad026edeb359ba2d7acfa5f54fb12c30c">  171</a></span><span class="preprocessor">#define NVIC_ADC_INT1_IRQ       71</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac1898f8fd1e3cc2195e195b750ef0f14">  172</a></span><span class="preprocessor">#define NVIC_CAPCOM0_T0_IRQ     72</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acb2323e60bb2dc00167dd50065fee63a">  173</a></span><span class="preprocessor">#define NVIC_CAPCOM0_T1_IRQ     73</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a71a95b3dd9c28e1fef1a01c527c42f45">  174</a></span><span class="preprocessor">#define NVIC_CAPCOM0_CC0_IRQ    74</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7174f82a5d7d4cb2e3cc333c3f5e941b">  175</a></span><span class="preprocessor">#define NVIC_CAPCOM0_CC1_IRQ    75</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7728999619fc099f094ba6601f4cd6f1">  176</a></span><span class="preprocessor">#define NVIC_CAPCOM0_CC2_IRQ    76</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2fd175c319a1ce8efc2d7a5927b359ea">  177</a></span><span class="preprocessor">#define NVIC_CAPCOM0_CC3_IRQ    77</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a79fcfc48f3c689de81e659977f97768b">  178</a></span><span class="preprocessor">#define NVIC_CAPCOM0_CC4_IRQ    78</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb779e146e79cded2cd330a0a65b0627">  179</a></span><span class="preprocessor">#define NVIC_CAPCOM0_CC5_IRQ    79</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a31e6d82dda9f195c73ab952b4aff0e41">  180</a></span><span class="preprocessor">#define NVIC_CAPCOM0_CC6_IRQ    80</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1fc1c23d939a629bbd01a627f29c5542">  181</a></span><span class="preprocessor">#define NVIC_CAPCOM0_CC7_IRQ    81</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aae53f2faf080f8226c8d4238b2b4f813">  182</a></span><span class="preprocessor">#define NVIC_CAPCOM1_T0_IRQ     82</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0bd0bd20ddd65da0a8b4af29251bfb82">  183</a></span><span class="preprocessor">#define NVIC_CAPCOM1_T1_IRQ     83</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9fc7c849d6667bed7918bdbe2dac45cf">  184</a></span><span class="preprocessor">#define NVIC_CAPCOM1_CC0_IRQ    84</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7cf4cb870f26039c32731ef7d0fe78c6">  185</a></span><span class="preprocessor">#define NVIC_CAPCOM1_CC1_IRQ    85</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afa61fb12667739e184951b54ba7f675a">  186</a></span><span class="preprocessor">#define NVIC_CAPCOM1_CC2_IRQ    86</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d01fbc9edbc948e2aacfed4a61bb27d">  187</a></span><span class="preprocessor">#define NVIC_CAPCOM1_CC3_IRQ    87</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3eb9ca31623a719723af602def075681">  188</a></span><span class="preprocessor">#define NVIC_CAPCOM1_CC4_IRQ    88</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0affc4e188ea42afa5df917297dc0493">  189</a></span><span class="preprocessor">#define NVIC_CAPCOM1_CC5_IRQ    89</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa8e1a4914ae95ca39c876fa1fb5e975e">  190</a></span><span class="preprocessor">#define NVIC_CAPCOM1_CC6_IRQ    90</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d3095f99803a10b059d3d1a2a74a4a0">  191</a></span><span class="preprocessor">#define NVIC_CAPCOM1_CC7_IRQ    91</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a43dca92d10fd8b8646cb1993e4e50b1f">  192</a></span><span class="preprocessor">#define NVIC_GPTU0_SRC0_IRQ     92</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3b13f2dfe68a7ee4f02890de04033ea8">  193</a></span><span class="preprocessor">#define NVIC_GPTU0_SRC1_IRQ     93</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6040b97f72d21300b9e609a9a06dccdd">  194</a></span><span class="preprocessor">#define NVIC_GPTU0_SRC2_IRQ     94</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a07599a4b6a75e6d66b7b9c9c4be1fb77">  195</a></span><span class="preprocessor">#define NVIC_GPTU0_SRC3_IRQ     95</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8f77fd7f441e9148519a7c422d6b5282">  196</a></span><span class="preprocessor">#define NVIC_GPTU0_SRC4_IRQ     96</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a91f53b5932bca78e59d86b2206948505">  197</a></span><span class="preprocessor">#define NVIC_GPTU0_SRC5_IRQ     97</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae95a96c526abe76cc639b822314cd8fc">  198</a></span><span class="preprocessor">#define NVIC_GPTU0_SRC6_IRQ     98</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a38edf099cafdb99584f7f186ddc34be9">  199</a></span><span class="preprocessor">#define NVIC_GPTU0_SRC7_IRQ     99</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a01162506acf16a7c6013bf9e2938e5cd">  200</a></span><span class="preprocessor">#define NVIC_GPTU1_SRC0_IRQ     100</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a379fd22461f6a062a9fa76b2121e2755">  201</a></span><span class="preprocessor">#define NVIC_GPTU1_SRC1_IRQ     101</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a83c4646c962920326c86d4ffd8e9ff97">  202</a></span><span class="preprocessor">#define NVIC_GPTU1_SRC2_IRQ     102</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a758c357d5db464c6999974f2e61885ae">  203</a></span><span class="preprocessor">#define NVIC_GPTU1_SRC3_IRQ     103</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a03905f861c4fcb3a995f05a508628538">  204</a></span><span class="preprocessor">#define NVIC_GPTU1_SRC4_IRQ     104</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a582d84c1471e49f1796becd693028343">  205</a></span><span class="preprocessor">#define NVIC_GPTU1_SRC5_IRQ     105</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7f6ce49a660520ec7fa7e547b007a7de">  206</a></span><span class="preprocessor">#define NVIC_GPTU1_SRC6_IRQ     106</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2232f44f43758c1df09532d980ea03c0">  207</a></span><span class="preprocessor">#define NVIC_GPTU1_SRC7_IRQ     107</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a086d3fafc61a66acd10aab37e8c3e1">  208</a></span><span class="preprocessor">#define NVIC_KEYPAD_PRESS_IRQ   108</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a93a140ff60f5848b346caeb41649d172">  209</a></span><span class="preprocessor">#define NVIC_KEYPAD_UNK0_IRQ    109</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aada893a3e5574205544a97d4f12cf1c2">  210</a></span><span class="preprocessor">#define NVIC_KEYPAD_UNK1_IRQ    110</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a26041a3e0d300f559e26e88fa9382e8d">  211</a></span><span class="preprocessor">#define NVIC_KEYPAD_RELEASE_IRQ 111</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac309844509a0304c69892590ab7ae2d4">  212</a></span><span class="preprocessor">#define NVIC_TPU_INT_UNK0_IRQ   113</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaa54ef3e363de8cda0bf984a1edc5ebb">  213</a></span><span class="preprocessor">#define NVIC_TPU_INT_UNK1_IRQ   114</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a067e7727d797106178dfb1b33c821a62">  214</a></span><span class="preprocessor">#define NVIC_TPU_INT_UNK2_IRQ   115</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1b108079e38e6abebfedd5129d54274e">  215</a></span><span class="preprocessor">#define NVIC_TPU_INT_UNK3_IRQ   116</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2e80a63dd1f526421687ca932847e9d5">  216</a></span><span class="preprocessor">#define NVIC_TPU_INT_UNK4_IRQ   117</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2258abf77b7aee6dc0f60d5899944432">  217</a></span><span class="preprocessor">#define NVIC_TPU_INT_UNK5_IRQ   118</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad642ecffcb1d933a8c0414696220f80d">  218</a></span><span class="preprocessor">#define NVIC_TPU_INT0_IRQ       119</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a238d5844170357672094566f59e20a53">  219</a></span><span class="preprocessor">#define NVIC_TPU_INT1_IRQ       120</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a00e5a505dac1ad3bc31523c235bd62f5">  220</a></span><span class="preprocessor">#define NVIC_GPRSCU_INT0_IRQ    121</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a796bbcd8f1e830f2ef307916b254e345">  221</a></span><span class="preprocessor">#define NVIC_GPRSCU_INT1_IRQ    122</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6ae395f1518cbf90e667faf9f3042dd2">  222</a></span><span class="preprocessor">#define NVIC_DIF_INT0_IRQ       134</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab3409d35dcd3ab84cdb411199164aaa4">  223</a></span><span class="preprocessor">#define NVIC_DIF_INT1_IRQ       135</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7af341d901f03506dbbb8787898a26ab">  224</a></span><span class="preprocessor">#define NVIC_DIF_INT2_IRQ       136</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a907312c6c86976eae47d40bef3c49548">  225</a></span><span class="preprocessor">#define NVIC_DIF_INT3_IRQ       137</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a432d496cde5c822bc905b18730e53d47">  226</a></span><span class="preprocessor">#define NVIC_CIF_UNK0_IRQ       138</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac06c65ef44693d63f82a1e88004c36f4">  227</a></span><span class="preprocessor">#define NVIC_CIF_UNK1_IRQ       139</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab71b0b13e7c0965b33e9d943f112e989">  228</a></span><span class="preprocessor">#define NVIC_CIF_UNK2_IRQ       140</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a271d96151162ee9937c2d2bca81647a9">  229</a></span><span class="preprocessor">#define NVIC_MCI_IRQ            148</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2550581c62666a58e966673f873a20f5">  230</a></span><span class="preprocessor">#define NVIC_I2C_SINGLE_REQ_IRQ 155</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac220df0bb3d6d1028b15e5d162860534">  231</a></span><span class="preprocessor">#define NVIC_I2C_BURST_REQ_IRQ  156</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a02658c284611f4541b9e64216f4ab4a2">  232</a></span><span class="preprocessor">#define NVIC_I2C_ERROR_IRQ      157</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7af2d00995b6ac394a6b7653cdb9cf8d">  233</a></span><span class="preprocessor">#define NVIC_I2C_PROTOCOL_IRQ   158</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// Common regs for all modules</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac081eafda2c7a46e230257a99666669f">  238</a></span><span class="preprocessor">#define MOD_CLC_DISR                        BIT(0)           </span><span class="comment">// Module Disable Request Bit</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae65c435fe9f624534c991696ff12bf4f">  239</a></span><span class="preprocessor">#define MOD_CLC_DISS                        BIT(1)           </span><span class="comment">// Module Disable Status Bit</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a366e7d6c5b78833e658e45ff8398c7f6">  240</a></span><span class="preprocessor">#define MOD_CLC_SPEN                        BIT(2)           </span><span class="comment">// Module Suspend Enable Bit</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0b98d8093bbbcbfdd57c6e136637dca7">  241</a></span><span class="preprocessor">#define MOD_CLC_EDIS                        BIT(3)           </span><span class="comment">// Module External Request Disable</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7901b7dba9566c4f315cb785c81978c">  242</a></span><span class="preprocessor">#define MOD_CLC_SBWE                        BIT(4)           </span><span class="comment">// Module Suspend Bit Write Enable</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9c67219722d015d7538b54ddcebbae8e">  243</a></span><span class="preprocessor">#define MOD_CLC_FSOE                        BIT(5)           </span><span class="comment">// Module Fast Shut-Off Enable.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2fc599182bc28a11baaa4ef19a93fc3d">  244</a></span><span class="preprocessor">#define MOD_CLC_RMC                         GENMASK(15, 8)   </span><span class="comment">// Module Clock Divider for Normal Mode</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4d9d78bda5b8fb9c94d216360a3d5401">  245</a></span><span class="preprocessor">#define MOD_CLC_RMC_SHIFT                   8</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span> </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a122ef7dc319f71b06b8cd74d341eb573">  248</a></span><span class="preprocessor">#define MOD_ID_REV                          GENMASK(7, 0)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abfc041720a5a82d0b2f4437bad0239b1">  249</a></span><span class="preprocessor">#define MOD_ID_REV_SHIFT                    0</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad1bb01d8c86354d99bb93fa7f7fd2ad4">  250</a></span><span class="preprocessor">#define MOD_ID_32B                          GENMASK(15, 8)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a91fe9f40e5eb5a70732b44c924504290">  251</a></span><span class="preprocessor">#define MOD_ID_32B_SHIFT                    8</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6ec3f3519ce2be5a3465dff565c861f9">  252</a></span><span class="preprocessor">#define MOD_ID_NUMBER                       GENMASK(31, 16)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac2ed0ff5f8a0588f621663b184f62be0">  253</a></span><span class="preprocessor">#define MOD_ID_NUMBER_SHIFT                 16</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaa97566c42c5ec1d397800ce5a148f3e">  256</a></span><span class="preprocessor">#define MOD_SRC_SRPN                        GENMASK(7, 0)    </span><span class="comment">// IRQ priority number</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a81538ee90c1a8d7893f0a579cb452c60">  257</a></span><span class="preprocessor">#define MOD_SRC_SRPN_SHIFT                  0</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa9eb28b4d508cd735ff45962e0e20589">  258</a></span><span class="preprocessor">#define MOD_SRC_TOS                         GENMASK(11, 10)  </span><span class="comment">// Type of service for node</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1c85b40ec23d49fd4ce36d8d5bb2eb7d">  259</a></span><span class="preprocessor">#define MOD_SRC_TOS_SHIFT                   10</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4b80d97d8e980c164916e6777345db0c">  260</a></span><span class="preprocessor">#define MOD_SRC_SRE                         BIT(12)          </span><span class="comment">// IRQ enable</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0bc2f2cafe0759e3b65dbaea56f41b7">  261</a></span><span class="preprocessor">#define MOD_SRC_SRR                         BIT(13)          </span><span class="comment">// IRQ Service Request Bit</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acbc9c8191725236d3ab8c8d478395633">  262</a></span><span class="preprocessor">#define MOD_SRC_CLRR                        BIT(14)          </span><span class="comment">// IRQ Request Clear Bit</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a709d8ddceca4b12cebe579aaf8c27f4f">  263</a></span><span class="preprocessor">#define MOD_SRC_SETR                        BIT(15)          </span><span class="comment">// IRQ Request Set Bit</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5086d27f843101f3ac523b1d89bb9ee6">  265</a></span><span class="preprocessor">#define AMBA_PERIPH_ID0_PARTNUMBER0         GENMASK(7, 0)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaaa23e7a5c125e96ee8362df215e9f1e">  266</a></span><span class="preprocessor">#define AMBA_PERIPH_ID0_PARTNUMBER0_SHIFT   0</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a444a61f443162db2c2c1f1cf2324a025">  268</a></span><span class="preprocessor">#define AMBA_PERIPH_ID1_PARTNUMBER1         GENMASK(3, 0)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3858ba7a89e5f7e1ea337ecbae8a99cf">  269</a></span><span class="preprocessor">#define AMBA_PERIPH_ID1_PARTNUMBER1_SHIFT   0</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6eee8e223e4c708e2c6a636ce468e7c4">  270</a></span><span class="preprocessor">#define AMBA_PERIPH_ID1_DESIGNER0           GENMASK(11, 4)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acc3bd229d380ca5fd74781abb707d395">  271</a></span><span class="preprocessor">#define AMBA_PERIPH_ID1_DESIGNER0_SHIFT     4</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac696a871aa1da5cda33aeba8cef682c5">  273</a></span><span class="preprocessor">#define AMBA_PERIPH_ID2_DESIGNER1           GENMASK(3, 0)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9dd796787f0b3a17827b90d02a2a48fc">  274</a></span><span class="preprocessor">#define AMBA_PERIPH_ID2_DESIGNER1_SHIFT     0</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe2365daea8546cdc5055847aed1a5d8">  275</a></span><span class="preprocessor">#define AMBA_PERIPH_ID2_REVISION            GENMASK(11, 4)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d52ad6a40ac3bc847f7fdfbf3631b56">  276</a></span><span class="preprocessor">#define AMBA_PERIPH_ID2_REVISION_SHIFT      4</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abde89a57f85ee465eb0e64baf9e93a85">  278</a></span><span class="preprocessor">#define AMBA_PERIPH_ID3_CONFIGURATION       GENMASK(7, 0)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaffda1199cfc4a288be5d0710e24056d">  279</a></span><span class="preprocessor">#define AMBA_PERIPH_ID3_CONFIGURATION_SHIFT 0</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// EBU [MOD_NUM=0014, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">// EBU from XMC4500 official public datasheet</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5bc069c74ebad444af969ed568e37aac">  285</a></span><span class="preprocessor">#define EBU_BASE                    0xF0000000</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a255eb24de5c785bde1a56a8316f321e7">  287</a></span><span class="preprocessor">#define EBU_CLC                     MMIO32(EBU_BASE + 0x00)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1dce33f89e60b52aece4cdd1e559b438">  290</a></span><span class="preprocessor">#define EBU_ID                      MMIO32(EBU_BASE + 0x08)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afd3ad7a383b7954e80141c046dc9b3e5">  292</a></span><span class="preprocessor">#define EBU_CON                     MMIO32(EBU_BASE + 0x10)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4790acb2b8a08edf7ae8f1ec9b20afc5">  293</a></span><span class="preprocessor">#define EBU_CON_EXTRECON            BIT(1)                                   </span><span class="comment">// External reconfiguration</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6490a15fa888867bf42f822aa1ff9522">  294</a></span><span class="preprocessor">#define EBU_CON_EXTSVM              BIT(2)                                   </span><span class="comment">// Perform master in</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9599ac75030ce6a4d18c348821dbd71c">  295</a></span><span class="preprocessor">#define EBU_CON_EXTACC              BIT(3)                                   </span><span class="comment">// External access FPI-bus</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aec80583d2bd653922712d483fe8d9a7c">  296</a></span><span class="preprocessor">#define EBU_CON_EXTLOCK             BIT(4)                                   </span><span class="comment">// Lock external bus</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af6b25b94232f9505bfeed5abff725d42">  297</a></span><span class="preprocessor">#define EBU_CON_ARBSYNC             BIT(5)                                   </span><span class="comment">// Arbitration evaluation</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a53fa0a49f6442f1a2f3a5cdf9211f7dd">  298</a></span><span class="preprocessor">#define EBU_CON_ARBMODE             GENMASK(7, 6)                            </span><span class="comment">// Arbitration mode</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac277278a8729eca09375781beddd3629">  299</a></span><span class="preprocessor">#define EBU_CON_ARBMODE_SHIFT       6</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe234a543a99d1f6cc9cccea21d1cc3c">  300</a></span><span class="preprocessor">#define EBU_CON_TOUTC               GENMASK(15, 8)                           </span><span class="comment">// Time-out control</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afeab4a57def889636512356ad41990ca">  301</a></span><span class="preprocessor">#define EBU_CON_TOUTC_SHIFT         8</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a915953355c8abd255ab4663620ee090d">  302</a></span><span class="preprocessor">#define EBU_CON_GLOBALCS            GENMASK(23, 16)                          </span><span class="comment">// Global chip select signal</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab1c68c1c931a2ff5a71a1e9f35e02104">  303</a></span><span class="preprocessor">#define EBU_CON_GLOBALCS_SHIFT      16</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a761742f5b61ab63ec00f5c7a51f47a16">  304</a></span><span class="preprocessor">#define EBU_CON_BUSCLK              GENMASK(25, 24)                          </span><span class="comment">// Clock generation</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a85fd9376c820431a6cefe59fce82f20e">  305</a></span><span class="preprocessor">#define EBU_CON_BUSCLK_SHIFT        24</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9dab4d7f2969bc477c828504f1c6eba8">  306</a></span><span class="preprocessor">#define EBU_CON_SDCMSEL             BIT(26)                                  </span><span class="comment">// SDRAM Clock Mode Select</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a407772ae96283e82486259fca75ca5c9">  307</a></span><span class="preprocessor">#define EBU_CON_CS0FAM              BIT(27)                                  </span><span class="comment">// CS0 Fills Address Map</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a82a7cfed1c63ba3fbb2bca30365602f4">  308</a></span><span class="preprocessor">#define EBU_CON_EMUFAM              BIT(28)                                  </span><span class="comment">// CSEMU Fills Address Map</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a63f527fc4362f9238d6a83e46e367ab3">  309</a></span><span class="preprocessor">#define EBU_CON_BFSSS               BIT(29)                                  </span><span class="comment">// Burst FLASH Single Stage Synchronization</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0a69ee719efbafc155e8e508a1b51425">  311</a></span><span class="preprocessor">#define EBU_BFCON                   MMIO32(EBU_BASE + 0x20)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb1f6ac4e20835762f2dfef86a7ec4f7">  312</a></span><span class="preprocessor">#define EBU_BFCON_FETBLEN0          GENMASK(3, 0)                            </span><span class="comment">// Fetch Burst Length for Burst FLASH Type 0</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8ebc02ca151efb8d834f8c81a9b35397">  313</a></span><span class="preprocessor">#define EBU_BFCON_FETBLEN0_SHIFT    0</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7bd21f0957a20362ca988f9ac38274d5">  314</a></span><span class="preprocessor">#define EBU_BFCON_FBBMSEL0          BIT(4)                                   </span><span class="comment">// FLASH Burst Buffer Mode Select for Burst FLASH Type 0</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a80a522e85df33db8bdc3fcd09e30f626">  315</a></span><span class="preprocessor">#define EBU_BFCON_WAITFUNC0         BIT(5)                                   </span><span class="comment">// Function of WAIT Input for Burst FLASH Type 0</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a333da0bcbcb273fff2ec79df356af4b4">  316</a></span><span class="preprocessor">#define EBU_BFCON_EXTCLOCK          GENMASK(7, 6)                            </span><span class="comment">// Frequency of external clock</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a312da4554a6481fb5e8dd3596ce3fe87">  317</a></span><span class="preprocessor">#define EBU_BFCON_EXTCLOCK_SHIFT    6</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a71e2507f7e5eebaf4d57f2fdba38a1f0">  318</a></span><span class="preprocessor">#define EBU_BFCON_BFCMSEL           BIT(8)                                   </span><span class="comment">// Burst FLASH Clock Mode Select</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acf0285956b6109b626924bb3713e7c98">  319</a></span><span class="preprocessor">#define EBU_BFCON_EBSE0             BIT(9)                                   </span><span class="comment">// Early Burst Signal Enable for Burst FLASH Type 0</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3b09e4c28461b33c8b0ec13fb7017dcc">  320</a></span><span class="preprocessor">#define EBU_BFCON_DBA0              BIT(10)                                  </span><span class="comment">// Disable Burst Address Wrapping</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a52af5cf2ec59e1f7121d763a666ba9f9">  321</a></span><span class="preprocessor">#define EBU_BFCON_FDBKEN            BIT(11)                                  </span><span class="comment">// Burst FLASH Clock Feedback Enable</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7f11b56619e54d6cd31738ade33def2d">  322</a></span><span class="preprocessor">#define EBU_BFCON_DTALTNCY          GENMASK(15, 12)                          </span><span class="comment">// Latency Cycle Control</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2c5b2751cb248ea8fc49383cf946b997">  323</a></span><span class="preprocessor">#define EBU_BFCON_DTALTNCY_SHIFT    12</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4fde6bd55bcb36f9b336baa9a4faf1ea">  324</a></span><span class="preprocessor">#define EBU_BFCON_FETBLEN1          GENMASK(19, 16)                          </span><span class="comment">// Fetch Burst Length for Burst FLASH Type 1</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a61c33c9c8b392701a03fa4f4179e06ed">  325</a></span><span class="preprocessor">#define EBU_BFCON_FETBLEN1_SHIFT    16</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1545641b6c3a5cdde728cdb215252a40">  326</a></span><span class="preprocessor">#define EBU_BFCON_FBBMSEL1          BIT(20)                                  </span><span class="comment">// FLASH Burst Buffer Mode Select for Burst FLASH Type 1</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48e748f784c3868f3298a16594990d2d">  327</a></span><span class="preprocessor">#define EBU_BFCON_WAITFUNC1         BIT(21)                                  </span><span class="comment">// Function of WAIT Input for Burst FLASH Type 1</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afdced1ce7fce3741ef1c00112043d600">  328</a></span><span class="preprocessor">#define EBU_BFCON_DBA1              BIT(23)                                  </span><span class="comment">// Disable Burst Address Wrapping</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a97bde9b9edcadd73e582f366ccd4bb93">  329</a></span><span class="preprocessor">#define EBU_BFCON_EBSE1             BIT(25)                                  </span><span class="comment">// Early Burst Signal Enable for Burst FLASH Type 1</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac6d25ef2e42cc907b544a10f8c9bdf2e">  331</a></span><span class="preprocessor">#define EBU_SDRMREF(n)              MMIO32(EBU_BASE + 0x40 + ((n) * 0x8))</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0ec0809168a64ba90696585c12c5ca9f">  332</a></span><span class="preprocessor">#define EBU_SDRMREF_REFRESHC        GENMASK(5, 0)                            </span><span class="comment">// Refresh counter period</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a03551e5e0dea50dc76415b12a1513c9c">  333</a></span><span class="preprocessor">#define EBU_SDRMREF_REFRESHC_SHIFT  0</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acec7a73ed639ecef4585a893fc78388d">  334</a></span><span class="preprocessor">#define EBU_SDRMREF_REFRESHR        GENMASK(8, 6)                            </span><span class="comment">// Number of refresh commands</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae860e5c6ccdf3869c42b08f516a5db12">  335</a></span><span class="preprocessor">#define EBU_SDRMREF_REFRESHR_SHIFT  6</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff9e53308f72dc1c3319d5209f7bb78c">  336</a></span><span class="preprocessor">#define EBU_SDRMREF_SELFREXST       BIT(9)                                   </span><span class="comment">// Self refresh exit status</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab4241e32d0fcbec67ffe546559b4a4ac">  337</a></span><span class="preprocessor">#define EBU_SDRMREF_SELFREX         BIT(10)                                  </span><span class="comment">// Self refresh exit</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a92bcd100cf19fac24bc56a41e018b634">  338</a></span><span class="preprocessor">#define EBU_SDRMREF_SELFRENST       BIT(11)                                  </span><span class="comment">// Self refresh entry status</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae531ac4556c6917330083fddc978ff99">  339</a></span><span class="preprocessor">#define EBU_SDRMREF_SELFREN         BIT(12)                                  </span><span class="comment">// Self refresh entry</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8a5984adaa55049565ee81cca05982b9">  340</a></span><span class="preprocessor">#define EBU_SDRMREF_AUTOSELFR       BIT(13)                                  </span><span class="comment">// Automatic self refresh</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abe6c4366fcbc8e4dcf7b180bdf026bd3">  342</a></span><span class="preprocessor">#define EBU_SDRMCON(n)              MMIO32(EBU_BASE + 0x50 + ((n) * 0x8))</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9042b83ee43f3dcb51a744825777401b">  343</a></span><span class="preprocessor">#define EBU_SDRMCON_CRAS            GENMASK(3, 0)                            </span><span class="comment">// Row to precharge delay counter</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a131504dcdf1f0af9022babccb38ea9a2">  344</a></span><span class="preprocessor">#define EBU_SDRMCON_CRAS_SHIFT      0</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a96854f7790e2a01a85e91ea6020064ae">  345</a></span><span class="preprocessor">#define EBU_SDRMCON_CRFSH           GENMASK(7, 4)                            </span><span class="comment">// Refresh commands counter</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab6d3f0eff28ac50e8eb866c646217f21">  346</a></span><span class="preprocessor">#define EBU_SDRMCON_CRFSH_SHIFT     4</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1c835a25e74e423d9ae69af69e78defb">  347</a></span><span class="preprocessor">#define EBU_SDRMCON_CRSC            GENMASK(9, 8)                            </span><span class="comment">// Mode register setup time</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2fb89beded8703237b504a2f20c92914">  348</a></span><span class="preprocessor">#define EBU_SDRMCON_CRSC_SHIFT      8</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a11884daecc6561e51ffa0615865dd336">  349</a></span><span class="preprocessor">#define EBU_SDRMCON_CRP             GENMASK(11, 10)                          </span><span class="comment">// Row precharge time counter</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3135a8f43a314d8ef2948069700dfef0">  350</a></span><span class="preprocessor">#define EBU_SDRMCON_CRP_SHIFT       10</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b42a996389ebdea447fae806b59502c">  351</a></span><span class="preprocessor">#define EBU_SDRMCON_AWIDTH          GENMASK(13, 12)                          </span><span class="comment">// Width of column address</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2734482083158d587cdfb5f8b191fa1b">  352</a></span><span class="preprocessor">#define EBU_SDRMCON_AWIDTH_SHIFT    12</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab6e9d54a5cff19edc0eb2cac0b348b3c">  353</a></span><span class="preprocessor">#define EBU_SDRMCON_CRCD            GENMASK(15, 14)                          </span><span class="comment">// Row to column delay counter</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6930017da4065d134285f25bb13ffc0">  354</a></span><span class="preprocessor">#define EBU_SDRMCON_CRCD_SHIFT      14</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad900326226370e3cd2622c3ee535f723">  355</a></span><span class="preprocessor">#define EBU_SDRMCON_CRC             GENMASK(18, 16)                          </span><span class="comment">// Row cycle time counter</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff958f2478d3b18fd3de35c9fa0be9ad">  356</a></span><span class="preprocessor">#define EBU_SDRMCON_CRC_SHIFT       16</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0220acb8c456d533acb998d83dd74a5">  357</a></span><span class="preprocessor">#define EBU_SDRMCON_PAGEM           GENMASK(21, 19)                          </span><span class="comment">// Mask for page tag</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a40c1dae807ab596eb278e49043a6a1e2">  358</a></span><span class="preprocessor">#define EBU_SDRMCON_PAGEM_SHIFT     19</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae0699e604d7f7b18621a3740dfbec2d4">  359</a></span><span class="preprocessor">#define EBU_SDRMCON_BANKM           GENMASK(24, 22)                          </span><span class="comment">// Mask for bank tag</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aab92ec3888b26c71af931a3d00f38c1f">  360</a></span><span class="preprocessor">#define EBU_SDRMCON_BANKM_SHIFT     22</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d7a43d54376f0767609bc8638447fed">  362</a></span><span class="preprocessor">#define EBU_SDRMOD(n)               MMIO32(EBU_BASE + 0x60 + ((n) * 0x8))</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7e20457c797598705128e3be06850136">  363</a></span><span class="preprocessor">#define EBU_SDRMOD_BURSTL           GENMASK(2, 0)                            </span><span class="comment">// Burst length</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0a01a641feb8d42ab42ae9b4f78274b1">  364</a></span><span class="preprocessor">#define EBU_SDRMOD_BURSTL_SHIFT     0</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b36a8c37561f4cd31023f3bca8a534a">  365</a></span><span class="preprocessor">#define EBU_SDRMOD_BTYP             BIT(3)                                   </span><span class="comment">// Burst type</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5fce086cc6ab5771ed8f6bbace5e6fff">  366</a></span><span class="preprocessor">#define EBU_SDRMOD_CASLAT           GENMASK(6, 4)                            </span><span class="comment">// CAS latency</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aedc97738df26399aba2570c6c49c111c">  367</a></span><span class="preprocessor">#define EBU_SDRMOD_CASLAT_SHIFT     4</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a019f577d343a8c9c1e378a26d85cfc45">  368</a></span><span class="preprocessor">#define EBU_SDRMOD_OPMODE           GENMASK(13, 7)                           </span><span class="comment">// Operation Mode</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a76bd3b9ac5ca5b13ace105b76ee0915d">  369</a></span><span class="preprocessor">#define EBU_SDRMOD_OPMODE_SHIFT     7</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4a8c684d2ca3e40adac8672843cb6065">  371</a></span><span class="preprocessor">#define EBU_SDRSTAT(n)              MMIO32(EBU_BASE + 0x70 + ((n) * 0x8))</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acf1fd44ca3cc4139cd177fda36d012e5">  372</a></span><span class="preprocessor">#define EBU_SDRSTAT_REFERR          BIT(0)                                   </span><span class="comment">// SDRAM Refresh Error</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a006ec90afb011d02edbc3fda585fb060">  373</a></span><span class="preprocessor">#define EBU_SDRSTAT_SDRM_BUSY       BIT(1)                                   </span><span class="comment">// SDRAM Busy</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a35269094d7afffe3955f33f81c9aaa82">  375</a></span><span class="preprocessor">#define EBU_ADDRSEL(n)              MMIO32(EBU_BASE + 0x80 + ((n) * 0x8))</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad852e48f4138c4f795e5c4cc750ab783">  376</a></span><span class="preprocessor">#define EBU_ADDRSEL_REGENAB         BIT(0)                                   </span><span class="comment">// Memory Region</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d02de52f39ccadee1a92321506edc38">  377</a></span><span class="preprocessor">#define EBU_ADDRSEL_ALTENAB         BIT(1)                                   </span><span class="comment">// Alternate Segment Comparison</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad2cb053192657b6d1ce71dd8e6ed531a">  378</a></span><span class="preprocessor">#define EBU_ADDRSEL_MASK            GENMASK(7, 4)                            </span><span class="comment">// Address Mask</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f902c7b18b451056a562166e05db15c">  379</a></span><span class="preprocessor">#define EBU_ADDRSEL_MASK_SHIFT      4</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a831d9d9957df84d22ff995b47ad7bd8e">  380</a></span><span class="preprocessor">#define EBU_ADDRSEL_ALTSEG          GENMASK(11, 8)                           </span><span class="comment">// Alternate Segment</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a160f917510a5dc71d5cfa4d8a98e7ad2">  381</a></span><span class="preprocessor">#define EBU_ADDRSEL_ALTSEG_SHIFT    8</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afb36efa1559c4f8ce08b7f3fd2385b4d">  382</a></span><span class="preprocessor">#define EBU_ADDRSEL_BASE            GENMASK(31, 12)                          </span><span class="comment">// Base Address</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af2d913c5443981a099ae17d81d493bf6">  383</a></span><span class="preprocessor">#define EBU_ADDRSEL_BASE_SHIFT      12</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a479cae4282298edb3c1c60a7b266c8f8">  385</a></span><span class="preprocessor">#define EBU_BUSCON(n)               MMIO32(EBU_BASE + 0xC0 + ((n) * 0x8))</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac5b8256e6c89bbef96ebc29f98bbb4ef">  386</a></span><span class="preprocessor">#define EBU_BUSCON_MULTMAP          GENMASK(6, 0)                            </span><span class="comment">// Multiplier map</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae61966ed2ed5e5d4a1661282b264f414">  387</a></span><span class="preprocessor">#define EBU_BUSCON_MULTMAP_SHIFT    0</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a58f8f9db79d200c1a7eb385aca251e5d">  388</a></span><span class="preprocessor">#define EBU_BUSCON_WPRE             BIT(8)                                   </span><span class="comment">// Weak prefetch</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8028d43df080e9a9a68aa606ef6e10e8">  389</a></span><span class="preprocessor">#define EBU_BUSCON_AALIGN           BIT(9)                                   </span><span class="comment">// Address alignment</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1bed509c145d828c89fde026d4b011cc">  390</a></span><span class="preprocessor">#define EBU_BUSCON_CTYPE            GENMASK(11, 10)                          </span><span class="comment">// Cycle Type</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7034435c4f9357ca719f3ab031758661">  391</a></span><span class="preprocessor">#define EBU_BUSCON_CTYPE_SHIFT      10</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acef31e7c03d49480f6a501ecba40214a">  392</a></span><span class="preprocessor">#define EBU_BUSCON_CMULT            GENMASK(15, 13)                          </span><span class="comment">// Cycle multiplier</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7674bffbe05326ece2ec41893fed3fdb">  393</a></span><span class="preprocessor">#define EBU_BUSCON_CMULT_SHIFT      13</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac1ba3a39413221bb5c5e85e34463db2f">  394</a></span><span class="preprocessor">#define EBU_BUSCON_ENDIAN           BIT(16)                                  </span><span class="comment">// Endian mode</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac5066477dd998d6fac2e2a2206878586">  395</a></span><span class="preprocessor">#define EBU_BUSCON_DLOAD            BIT(17)                                  </span><span class="comment">// Data upload</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8cf793213b142de0cdab134cdd53111d">  396</a></span><span class="preprocessor">#define EBU_BUSCON_PRE              BIT(18)                                  </span><span class="comment">// Prefetch mechanism</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a99b46d433f3475bd9172db1a1175d28b">  397</a></span><span class="preprocessor">#define EBU_BUSCON_WAITINV          BIT(19)                                  </span><span class="comment">// Reversed polarity at WAIT</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a744d12b1218c64186c06072cd78e226b">  398</a></span><span class="preprocessor">#define EBU_BUSCON_BCGEN            GENMASK(21, 20)                          </span><span class="comment">// Signal timing mode</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa1668ddb63794dbc5c3c1332691fe187">  399</a></span><span class="preprocessor">#define EBU_BUSCON_BCGEN_SHIFT      20</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abf64ac15e2c734c1d32a4f868d4e9175">  400</a></span><span class="preprocessor">#define EBU_BUSCON_PORTW            GENMASK(23, 22)                          </span><span class="comment">// Port width</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a98a4e233b0333f54f181fd4250f2f762">  401</a></span><span class="preprocessor">#define EBU_BUSCON_PORTW_SHIFT      22</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a87e1c1d814ae5e1ae1ea088455faba0a">  402</a></span><span class="preprocessor">#define EBU_BUSCON_WAIT             GENMASK(25, 24)                          </span><span class="comment">// External wait state</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7266b7b064b644fcff1d14c3e2b7a01c">  403</a></span><span class="preprocessor">#define EBU_BUSCON_WAIT_SHIFT       24</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab640859ef72fcb63add04c4e91ad9475">  404</a></span><span class="preprocessor">#define EBU_BUSCON_XCMDDELAY        GENMASK(27, 26)                          </span><span class="comment">// External command delay</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a37ca0ef650ef3196c8a9669703fa3a0a">  405</a></span><span class="preprocessor">#define EBU_BUSCON_XCMDDELAY_SHIFT  26</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6cbdf572ebfcb99d8b50220612000d31">  406</a></span><span class="preprocessor">#define EBU_BUSCON_AGEN             GENMASK(30, 28)                          </span><span class="comment">// Address generation</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad0869de5df2de5c2c0624d63d04011df">  407</a></span><span class="preprocessor">#define EBU_BUSCON_AGEN_SHIFT       28</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1cc37fd82c809a53fd55929d30424d1d">  408</a></span><span class="preprocessor">#define EBU_BUSCON_WRITE            BIT(31)                                  </span><span class="comment">// Write protection</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c0573c7c61ed2a689176de87f654bd4">  410</a></span><span class="preprocessor">#define EBU_BUSAP(n)                MMIO32(EBU_BASE + 0x100 + ((n) * 0x8))</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a528457aa2ab995d0a9ff0c5d3264250d">  411</a></span><span class="preprocessor">#define EBU_BUSAP_DTACS             GENMASK(3, 0)                            </span><span class="comment">// Between different regions</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abd3bad51d12f91db8b4e67b02346cd98">  412</a></span><span class="preprocessor">#define EBU_BUSAP_DTACS_SHIFT       0</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a626c252baec1265ccf59b354d66493b0">  413</a></span><span class="preprocessor">#define EBU_BUSAP_DTARDWR           GENMASK(7, 4)                            </span><span class="comment">// Between read and write accesses</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a36fb27841f551a30c92d7979b7d58c3c">  414</a></span><span class="preprocessor">#define EBU_BUSAP_DTARDWR_SHIFT     4</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a69630f2cfacdd45fbe20d71c2acb2449">  415</a></span><span class="preprocessor">#define EBU_BUSAP_WRRECOVC          GENMASK(10, 8)                           </span><span class="comment">// After write accesses</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a84d32927e6833db88192f9d6fda2ef71">  416</a></span><span class="preprocessor">#define EBU_BUSAP_WRRECOVC_SHIFT    8</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6c6e0aebc2aa6b09c488d6c232e7d294">  417</a></span><span class="preprocessor">#define EBU_BUSAP_RDRECOVC          GENMASK(13, 11)                          </span><span class="comment">// After read accesses</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a380469a6ef49e22df8ff6ff6a92a6c13">  418</a></span><span class="preprocessor">#define EBU_BUSAP_RDRECOVC_SHIFT    11</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8f9a9741f7ddb4546cd089cabe60cff8">  419</a></span><span class="preprocessor">#define EBU_BUSAP_DATAC             GENMASK(15, 14)                          </span><span class="comment">// Write accesses</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0ede09cd412bbe1599bebcdd40831b15">  420</a></span><span class="preprocessor">#define EBU_BUSAP_DATAC_SHIFT       14</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a403733acc0deb7a2cf7beed34b34df10">  421</a></span><span class="preprocessor">#define EBU_BUSAP_BURSTC            GENMASK(18, 16)                          </span><span class="comment">// During burst accesses</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1de5176a173a499510bd8ccc498b116c">  422</a></span><span class="preprocessor">#define EBU_BUSAP_BURSTC_SHIFT      16</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1f99fbfb525895b7463af9faa1c788de">  423</a></span><span class="preprocessor">#define EBU_BUSAP_WAITWRC           GENMASK(21, 19)                          </span><span class="comment">// Programmed for wait accesses</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6bbbcc9534cf0a17e70bfae924ffa8d4">  424</a></span><span class="preprocessor">#define EBU_BUSAP_WAITWRC_SHIFT     19</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aad7beadab9b1d9ba066f668a7c7516eb">  425</a></span><span class="preprocessor">#define EBU_BUSAP_WAITRDC           GENMASK(24, 22)                          </span><span class="comment">// Programmed for read accesses</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f1535eabf8742249ea2ff1d68d23729">  426</a></span><span class="preprocessor">#define EBU_BUSAP_WAITRDC_SHIFT     22</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a337b82d81a9a7a397c94e2a16ae2809f">  427</a></span><span class="preprocessor">#define EBU_BUSAP_CMDDELAY          GENMASK(27, 25)                          </span><span class="comment">// Programmed command</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab1e75d9ed4c4ff72d817cb3976345f0f">  428</a></span><span class="preprocessor">#define EBU_BUSAP_CMDDELAY_SHIFT    25</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a151b66179218505bb63639c8db1bc5e1">  429</a></span><span class="preprocessor">#define EBU_BUSAP_AHOLDC            GENMASK(29, 28)                          </span><span class="comment">// Multiplexed accesses</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5c03232a6cd0c4bd0d3a30aae8b55369">  430</a></span><span class="preprocessor">#define EBU_BUSAP_AHOLDC_SHIFT      28</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9bd1fd9aab3fe4b9d3c108de79474cf7">  431</a></span><span class="preprocessor">#define EBU_BUSAP_ADDRC             GENMASK(31, 30)                          </span><span class="comment">// Address Cycles</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a267dc489dbbcf59a2cf389615a557493">  432</a></span><span class="preprocessor">#define EBU_BUSAP_ADDRC_SHIFT       30</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f6a6e2a38ff2e3e78fc397c094ef205">  434</a></span><span class="preprocessor">#define EBU_EMUAS                   MMIO32(EBU_BASE + 0x160)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a0172c6182a34408d55d246d5e243ca">  435</a></span><span class="preprocessor">#define EBU_EMUAS_REGENAB           BIT(0)                                   </span><span class="comment">// Memory region</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0131bc91d9484cfea139bf3497327421">  436</a></span><span class="preprocessor">#define EBU_EMUAS_ALTENAB           BIT(1)                                   </span><span class="comment">// Alternate segment comparison</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a741c2387761b76092366c675779e8b61">  437</a></span><span class="preprocessor">#define EBU_EMUAS_MASK              GENMASK(7, 4)                            </span><span class="comment">// Address mask</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae0c30ff2c97f5fe84289323cedecfcdc">  438</a></span><span class="preprocessor">#define EBU_EMUAS_MASK_SHIFT        4</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acb8e6f9bb795155721afbda35dafa8fd">  439</a></span><span class="preprocessor">#define EBU_EMUAS_ALTSEG            GENMASK(11, 8)                           </span><span class="comment">// Alternate segment</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3eadd234e4da4510b754074c48095696">  440</a></span><span class="preprocessor">#define EBU_EMUAS_ALTSEG_SHIFT      8</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0a4353959172fa4c3765c566070ff1f6">  441</a></span><span class="preprocessor">#define EBU_EMUAS_BASE              GENMASK(31, 12)                          </span><span class="comment">// Base address</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a01e5219c4a605f62ece352a77f63b49f">  442</a></span><span class="preprocessor">#define EBU_EMUAS_BASE_SHIFT        12</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span> </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6f5ba477886b940c130df440505a9be9">  444</a></span><span class="preprocessor">#define EBU_EMUBC                   MMIO32(EBU_BASE + 0x168)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a886c0dd5a4b0ee92361d61aa22ab83a3">  445</a></span><span class="preprocessor">#define EBU_EMUBC_MULTMAP           GENMASK(6, 0)                            </span><span class="comment">// Multiplier map</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6bda2e6cae02d8e27ec6f66ae60989f8">  446</a></span><span class="preprocessor">#define EBU_EMUBC_MULTMAP_SHIFT     0</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a91e9ff43426a5f6362be3b15bdffb056">  447</a></span><span class="preprocessor">#define EBU_EMUBC_WPRE              BIT(8)                                   </span><span class="comment">// Weak prefetch</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac29c5ee3a2f431eb83cd00d51ad4feae">  448</a></span><span class="preprocessor">#define EBU_EMUBC_AALIGN            BIT(9)                                   </span><span class="comment">// Address alignment</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abc37acb231a7e45e903fa0144d69718d">  449</a></span><span class="preprocessor">#define EBU_EMUBC_CTYPE             GENMASK(11, 10)                          </span><span class="comment">// Cycle Type</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a386c216482d705c9065c67ef2fdb7f1b">  450</a></span><span class="preprocessor">#define EBU_EMUBC_CTYPE_SHIFT       10</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a08cf37972740545239f2bd95b5f33b04">  451</a></span><span class="preprocessor">#define EBU_EMUBC_CMULT             GENMASK(15, 13)                          </span><span class="comment">// Cycle multiplier</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af3fc2d5fcb953a9070fe4e3bd3e9c693">  452</a></span><span class="preprocessor">#define EBU_EMUBC_CMULT_SHIFT       13</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abc0fa4779eff670884c74c136e73f4c0">  453</a></span><span class="preprocessor">#define EBU_EMUBC_ENDIAN            BIT(16)                                  </span><span class="comment">// Endian mode</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4949de277ad2a5307472ba34d42c62c1">  454</a></span><span class="preprocessor">#define EBU_EMUBC_DLOAD             BIT(17)                                  </span><span class="comment">// Data upload</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a57bef80e9b98a9abccca57365f80210e">  455</a></span><span class="preprocessor">#define EBU_EMUBC_PRE               BIT(18)                                  </span><span class="comment">// Prefetch mechanism</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#addc45f6db5f3a337ee3ad01ac8767f1b">  456</a></span><span class="preprocessor">#define EBU_EMUBC_WAITINV           BIT(19)                                  </span><span class="comment">// Reversed polarity at WAIT</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af3746cfd915a3559c3b2dddf90b82200">  457</a></span><span class="preprocessor">#define EBU_EMUBC_BCGEN             GENMASK(21, 20)                          </span><span class="comment">// Signal timing mode</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a98b8b9eb897575a1511b2b2020495bdf">  458</a></span><span class="preprocessor">#define EBU_EMUBC_BCGEN_SHIFT       20</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae0da13108db4d44cc51b7753556b45c3">  459</a></span><span class="preprocessor">#define EBU_EMUBC_PORTW             GENMASK(23, 22)                          </span><span class="comment">// Port width</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4861e5a08a9caac621bdf1c31de2c2b4">  460</a></span><span class="preprocessor">#define EBU_EMUBC_PORTW_SHIFT       22</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2b8896314cdef75d2fdd39e49ff9a04e">  461</a></span><span class="preprocessor">#define EBU_EMUBC_WAIT              GENMASK(25, 24)                          </span><span class="comment">// External wait state</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab91ad39e510217e2b1a965bc0401cfa4">  462</a></span><span class="preprocessor">#define EBU_EMUBC_WAIT_SHIFT        24</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab555b499174cb5a38ced500617b75f87">  463</a></span><span class="preprocessor">#define EBU_EMUBC_XCMDDELAY         GENMASK(27, 26)                          </span><span class="comment">// External command delay</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aab97160a6e0c525b82daf56852e45fa6">  464</a></span><span class="preprocessor">#define EBU_EMUBC_XCMDDELAY_SHIFT   26</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab94367fd89cfc410c93cc7d47e5e2840">  465</a></span><span class="preprocessor">#define EBU_EMUBC_AGEN              GENMASK(30, 28)                          </span><span class="comment">// Address generation</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a899536ae5ffab91d429e084daec99d09">  466</a></span><span class="preprocessor">#define EBU_EMUBC_AGEN_SHIFT        28</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9804e55fdbd1270259b1b799f61b515b">  467</a></span><span class="preprocessor">#define EBU_EMUBC_WRITE             BIT(31)                                  </span><span class="comment">// Write protection</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa5820ca3cfc58bfe91869bb39c25ba91">  469</a></span><span class="preprocessor">#define EBU_EMUBAP                  MMIO32(EBU_BASE + 0x170)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8e908b0236ea63f4e9a02eed1bf8ef56">  470</a></span><span class="preprocessor">#define EBU_EMUBAP_DTACS            GENMASK(3, 0)                            </span><span class="comment">// Between different regions</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a180807c74be058febd008d9e21842dd1">  471</a></span><span class="preprocessor">#define EBU_EMUBAP_DTACS_SHIFT      0</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a79fbe2a0de5efadab4414b16bdd1f5a8">  472</a></span><span class="preprocessor">#define EBU_EMUBAP_DTARDWR          GENMASK(7, 4)                            </span><span class="comment">// Between read and write accesses</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aed4aa6c71efbb574d640f07c6466beca">  473</a></span><span class="preprocessor">#define EBU_EMUBAP_DTARDWR_SHIFT    4</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abd183678a8d5a35acb8e6bf22fed0b69">  474</a></span><span class="preprocessor">#define EBU_EMUBAP_WRRECOVC         GENMASK(10, 8)                           </span><span class="comment">// After write accesses</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a55347920f8029c0f64e9c9fc91c42f62">  475</a></span><span class="preprocessor">#define EBU_EMUBAP_WRRECOVC_SHIFT   8</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a818e33de5ec8d7337e520b73138a8cd0">  476</a></span><span class="preprocessor">#define EBU_EMUBAP_RDRECOVC         GENMASK(13, 11)                          </span><span class="comment">// After read accesses</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a78140a1fef7bf0390e1c78ffa3643f22">  477</a></span><span class="preprocessor">#define EBU_EMUBAP_RDRECOVC_SHIFT   11</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab9f501dbdf1762328708f5e40a0719c8">  478</a></span><span class="preprocessor">#define EBU_EMUBAP_DATAC            GENMASK(15, 14)                          </span><span class="comment">// Write accesses</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7c72fe51daacbcdbd5c6a38e7fbd53c6">  479</a></span><span class="preprocessor">#define EBU_EMUBAP_DATAC_SHIFT      14</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7ae88e24c90cb27b415d3ad191fc6517">  480</a></span><span class="preprocessor">#define EBU_EMUBAP_BURSTC           GENMASK(18, 16)                          </span><span class="comment">// During burst accesses</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa51dc48c0bf44d3c587ca5998fede795">  481</a></span><span class="preprocessor">#define EBU_EMUBAP_BURSTC_SHIFT     16</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af7fffbd9dd74fdf0ae20b508badd7b96">  482</a></span><span class="preprocessor">#define EBU_EMUBAP_WAITWRC          GENMASK(21, 19)                          </span><span class="comment">// Programmed for wait accesses</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aac3aef84a458e78e2dc95409d0172bb1">  483</a></span><span class="preprocessor">#define EBU_EMUBAP_WAITWRC_SHIFT    19</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a081eba88d196211577ea3f74f8eb9d1c">  484</a></span><span class="preprocessor">#define EBU_EMUBAP_WAITRDC          GENMASK(24, 22)                          </span><span class="comment">// Programmed for read accesses</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb1e8b5c3c65302b97558147acd3fbcc">  485</a></span><span class="preprocessor">#define EBU_EMUBAP_WAITRDC_SHIFT    22</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a09496e7eb9a00832c7f396337d851175">  486</a></span><span class="preprocessor">#define EBU_EMUBAP_CMDDELAY         GENMASK(27, 25)                          </span><span class="comment">// Programmed command</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5ff6d4e9b9e9d9c86300b6de860f0040">  487</a></span><span class="preprocessor">#define EBU_EMUBAP_CMDDELAY_SHIFT   25</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a73c0c595d9bc5928c6b29db8036171ac">  488</a></span><span class="preprocessor">#define EBU_EMUBAP_AHOLDC           GENMASK(29, 28)                          </span><span class="comment">// Multiplexed accesses</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5ec6ca91a19f52bc983c3787a4b93174">  489</a></span><span class="preprocessor">#define EBU_EMUBAP_AHOLDC_SHIFT     28</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af013da3b681f3a0fa1ef63f6104f3662">  490</a></span><span class="preprocessor">#define EBU_EMUBAP_ADDRC            GENMASK(31, 30)                          </span><span class="comment">// Address Cycles</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adea1f942a4c3d111952fd2c341943ebb">  491</a></span><span class="preprocessor">#define EBU_EMUBAP_ADDRC_SHIFT      30</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a12768862fe78c92e13a14ed90d305341">  493</a></span><span class="preprocessor">#define EBU_EMUOVL                  MMIO32(EBU_BASE + 0x178)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7c78b3a059f4d091245a9525354a526a">  494</a></span><span class="preprocessor">#define EBU_EMUOVL_OVERLAY          GENMASK(7, 0)                            </span><span class="comment">// Overlay chip select</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a28645091992694e0f3f08461eed47c11">  495</a></span><span class="preprocessor">#define EBU_EMUOVL_OVERLAY_SHIFT    0</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aee299c11d3d45a5a3c18320871611e93">  497</a></span><span class="preprocessor">#define EBU_USERCON                 MMIO32(EBU_BASE + 0x190)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">// USART0 [MOD_NUM=0044, MOD_REV=00, MOD_32BIT=00]</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">// ASC0 from Tricore TC1766 official public datasheet</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac0876dab14e1a1017ec198c230ada762">  502</a></span><span class="preprocessor">#define USART0_BASE                     0xF1000000</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff8eb8989518e5d5bc5410d3fcba9138">  503</a></span><span class="preprocessor">#define USART0                          0xF1000000</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a86162ab3f740db9026c1320d46938b4d">  505</a></span><span class="preprocessor">#define USART1_BASE                     0xF1800000</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a92871691058ff7ccffd7635930cb08da">  506</a></span><span class="preprocessor">#define USART1                          0xF1800000</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0048969404de0dbb16a0493d6fdbe758">  509</a></span><span class="preprocessor">#define USART_CLC(base)                 MMIO32((base) + 0x00)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc7be47af51503feb4933663ebdac603">  511</a></span><span class="preprocessor">#define USART_PISEL(base)               MMIO32((base) + 0x04)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span> </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1cab7ec131b1c56853e379415bdc9618">  514</a></span><span class="preprocessor">#define USART_ID(base)                  MMIO32((base) + 0x08)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4fd9d092db40a93e202d5a15c0e0b5b0">  516</a></span><span class="preprocessor">#define USART_CON(base)                 MMIO32((base) + 0x10)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a246f24aa9f9265d2ce82a8a23523b36c">  517</a></span><span class="preprocessor">#define USART_CON_M                     GENMASK(2, 0)            </span><span class="comment">// ASC Mode Control.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a94815d97ca39a4e6a49ad9a16c2ee5c2">  518</a></span><span class="preprocessor">#define USART_CON_M_SHIFT               0</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a325082ba05345e6e73b2d8dd51a10fd2">  519</a></span><span class="preprocessor">#define USART_CON_M_SYNC_8BIT           0x0</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2efde83086e1d2e726f4b85c2a626af3">  520</a></span><span class="preprocessor">#define USART_CON_M_ASYNC_8BIT          0x1</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89f13c569f3877a971e1b2a9bda61d51">  521</a></span><span class="preprocessor">#define USART_CON_M_ASYNC_IRDA_8BIT     0x2</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac84755a6060115485cd634c216a4470b">  522</a></span><span class="preprocessor">#define USART_CON_M_ASYNC_PARITY_7BIT   0x3</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a468d3e400996c47ccdb3426da44563ea">  523</a></span><span class="preprocessor">#define USART_CON_M_ASYNC_9BIT          0x4</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa44a8a7365179ab73cdd0b00df536de1">  524</a></span><span class="preprocessor">#define USART_CON_M_ASYNC_WAKE_UP_8BIT  0x5</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a49737b51bef97fc4035facc72a7510a5">  525</a></span><span class="preprocessor">#define USART_CON_M_ASYNC_PARITY_8BIT   0x7</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a065cd3f5e16b1d3bc2da67b6181f8490">  526</a></span><span class="preprocessor">#define USART_CON_STP                   BIT(3)                   </span><span class="comment">// Number of stop bits (0: 1 stop bit; 1: two stop bits)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7596a0c1418d82eadb1e50b325c37597">  527</a></span><span class="preprocessor">#define USART_CON_STP_ONE               0x0</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb1538778c718778b899803b9fadef20">  528</a></span><span class="preprocessor">#define USART_CON_STP_TWO               0x8</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a930c00d6ab313d56b2d910a51794cc0f">  529</a></span><span class="preprocessor">#define USART_CON_REN                   BIT(4)                   </span><span class="comment">// Receiver bit enable (0: disable; 1: enable)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8e88a491d04fbf01f29d4049e4654045">  530</a></span><span class="preprocessor">#define USART_CON_PEN                   BIT(5)                   </span><span class="comment">// Parity check enable (0: ignore; 1: check)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af7e80d7ffe3620b12bc7e770729c089d">  531</a></span><span class="preprocessor">#define USART_CON_FEN                   BIT(6)                   </span><span class="comment">// Framing error check (0: ignore; 1: check)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d466b897272c385df8588c4b2409f26">  532</a></span><span class="preprocessor">#define USART_CON_OEN                   BIT(7)                   </span><span class="comment">// Overrun check enable (0: ignore; 1: check)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48d75f83bb21198cdaa4eceb2360ccb1">  533</a></span><span class="preprocessor">#define USART_CON_PE                    BIT(8)                   </span><span class="comment">// Parity error flag</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a47a95b29c8f16e7b1d4b67ca769feaa5">  534</a></span><span class="preprocessor">#define USART_CON_FE                    BIT(9)                   </span><span class="comment">// Framing error flag</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abec0f26e8740a92a86a87b676e07ceb1">  535</a></span><span class="preprocessor">#define USART_CON_OE                    BIT(10)                  </span><span class="comment">// Overrun error flag</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a68baddad4757dca13f47a685ea31e1a6">  536</a></span><span class="preprocessor">#define USART_CON_FDE                   BIT(11)                  </span><span class="comment">// Fraction divider enable (0: disable; 1: enable)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a74874338c16dc38b32b1b0930d3f8ba3">  537</a></span><span class="preprocessor">#define USART_CON_ODD                   BIT(12)                  </span><span class="comment">// Parity selection (0: even; 1: odd)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a495e08ceba23426e0b8895dc220ac3">  538</a></span><span class="preprocessor">#define USART_CON_BRS                   BIT(13)                  </span><span class="comment">// Baudrate selection (0: Pre-scaler /2; 1: Pre-scaler / 3)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a533e393085fed0332e5c7ca14234913a">  539</a></span><span class="preprocessor">#define USART_CON_LB                    BIT(14)                  </span><span class="comment">// Loopback mode (0: disable; 1: enable)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afa48b1e80b365bd283ca8a41757ef8cd">  540</a></span><span class="preprocessor">#define USART_CON_CON_R                 BIT(15)                  </span><span class="comment">// Baud rate generator run control (0: disable; 1: enable)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8649a99160d2fd261d6ead8edaa13129">  542</a></span><span class="preprocessor">#define USART_BG(base)                  MMIO32((base) + 0x14)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af9e5eee5bcc50723e4db325b7600cea3">  544</a></span><span class="preprocessor">#define USART_FDV(base)                 MMIO32((base) + 0x18)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca4151f4c977cb35078aa69c8a1d85a7">  546</a></span><span class="preprocessor">#define USART_PMW(base)                 MMIO32((base) + 0x1C)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a398bb9f8b384d2abdc9279f3becfcf2f">  547</a></span><span class="preprocessor">#define USART_PMW_PW_VALUE              GENMASK(7, 0)            </span><span class="comment">// IrDA Pulse Width Value</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a072f64da2a6793eac575aaef44742d68">  548</a></span><span class="preprocessor">#define USART_PMW_PW_VALUE_SHIFT        0</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a90125ee4cd2a999b6fac0a2a7f09aeea">  549</a></span><span class="preprocessor">#define USART_PMW_IRPW                  BIT(8)                   </span><span class="comment">// IrDA Pulse Width Selection</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afabb62753b90b9185f6b3181287d643d">  551</a></span><span class="preprocessor">#define USART_TXB(base)                 MMIO32((base) + 0x20)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a46a77e6cc1a63b20f7a91dca849cd484">  553</a></span><span class="preprocessor">#define USART_RXB(base)                 MMIO32((base) + 0x24)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a0bc0819748e2c40d7f5bc7f7a0613d">  555</a></span><span class="preprocessor">#define USART_ABCON(base)               MMIO32((base) + 0x30)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac9386da64e0563765e3b3a1641ac5a32">  556</a></span><span class="preprocessor">#define USART_ABCON_ABEN                BIT(0)                   </span><span class="comment">// Autobaud detection enable</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7b8adcf5dca6c1e1b132fe029809614e">  557</a></span><span class="preprocessor">#define USART_ABCON_AUREN               BIT(1)                   </span><span class="comment">// Auto control of CON.REN (too complex for here)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab159b049c60f3b7bc36add5328a99233">  558</a></span><span class="preprocessor">#define USART_ABCON_ABSTEN              BIT(2)                   </span><span class="comment">// Start of autobaud detect interrupt (0: dis; 1: en)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6b3706ed8f59e619d1add6cfffd7b8e7">  559</a></span><span class="preprocessor">#define USART_ABCON_ABDETEN             BIT(3)                   </span><span class="comment">// Autobaud detection interrupt enable (0: dis; 1: en)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a92c041c0b9115c1425f6b66e704ac480">  560</a></span><span class="preprocessor">#define USART_ABCON_FCDETEN             BIT(4)                   </span><span class="comment">// Fir char of two byte frame detect</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae67dbfdb76dbfd4192146e07fda4daab">  561</a></span><span class="preprocessor">#define USART_ABCON_ABEM_ECHO_DET       BIT(8)                   </span><span class="comment">// Autobaud echo mode enabled during detection</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa16c64e7484144577b42af52731b0018">  562</a></span><span class="preprocessor">#define USART_ABCON_ABEM_ECHO_ALWAYS    BIT(9)                   </span><span class="comment">// Autobaud echo mode always enabled</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac3ee2bd7422fe419fefea633fcc23471">  563</a></span><span class="preprocessor">#define USART_ABCON_TXINV               BIT(10)                  </span><span class="comment">// Transmit invert enable (0: disable; 1: enable)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaea8f476b29ffd65cfc9d01f7c3730de">  564</a></span><span class="preprocessor">#define USART_ABCON_RXINV               BIT(11)                  </span><span class="comment">// Receive invert enable (0: disable; 1: enable)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c1a09ec33772db12fe82c3b5325828e">  566</a></span><span class="preprocessor">#define USART_ABSTAT(base)              MMIO32((base) + 0x34)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af2f28f13430a8b92e45c498dcd5c235f">  567</a></span><span class="preprocessor">#define USART_ABSTAT_FCSDET             BIT(0)                   </span><span class="comment">// First character with small letter detected</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a28978d1ff51158f443f247fc702bddee">  568</a></span><span class="preprocessor">#define USART_ABSTAT_FCCDET             BIT(1)                   </span><span class="comment">// First character with capital letter detected</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0b0aad6f583c7d050d8a150027314585">  569</a></span><span class="preprocessor">#define USART_ABSTAT_SCSDET             BIT(2)                   </span><span class="comment">// Second character with small letter detected</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1833f3bc799e7fc6d5f4c9600a8fd721">  570</a></span><span class="preprocessor">#define USART_ABSTAT_SCCDET             BIT(3)                   </span><span class="comment">// Second character with capital letter detected</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1d74ad085eb2b7ea5e7f0b4dd0df20aa">  571</a></span><span class="preprocessor">#define USART_ABSTAT_DETWAIT            BIT(4)                   </span><span class="comment">// Autobaud detect is waiting</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acd8198a8787afc1a49742955db75e7db">  573</a></span><span class="preprocessor">#define USART_RXFCON(base)              MMIO32((base) + 0x40)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a93e7f91aa06e69f355dc960b8f37d5cd">  574</a></span><span class="preprocessor">#define USART_RXFCON_RXFEN              BIT(0)                   </span><span class="comment">// Receive FIFO enable</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf70ff33ff2f1ab80287ba7e34c90fd9">  575</a></span><span class="preprocessor">#define USART_RXFCON_RXFFLU             BIT(1)                   </span><span class="comment">// Receive FIFO flush</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f5aef0bd284967dfb2ff47eaddd5c5b">  576</a></span><span class="preprocessor">#define USART_RXFCON_RXTMEN             BIT(2)                   </span><span class="comment">// Receive FIFO transparent mode enable</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a96719a54e8c7049309a5f1caf184ba18">  577</a></span><span class="preprocessor">#define USART_RXFCON_RXFITL             GENMASK(11, 8)           </span><span class="comment">// Receive FIFO interrupt trigger level</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad4bacf025e9ff366e2b84383f62f19b8">  578</a></span><span class="preprocessor">#define USART_RXFCON_RXFITL_SHIFT       8</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab15310cb34d97c01505b1979fc1fc0e5">  580</a></span><span class="preprocessor">#define USART_TXFCON(base)              MMIO32((base) + 0x44)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a19d5c867734bf5c2b7adbd03134c2238">  581</a></span><span class="preprocessor">#define USART_TXFCON_TXFEN              BIT(0)                   </span><span class="comment">// Transmit FIFO enable</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad598b448561221d23f2df44654f3d45d">  582</a></span><span class="preprocessor">#define USART_TXFCON_TXFFLU             BIT(1)                   </span><span class="comment">// Transmit FIFO flush</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a912488988f6cad12f977c17a6b69e040">  583</a></span><span class="preprocessor">#define USART_TXFCON_TXTMEN             BIT(2)                   </span><span class="comment">// Transmit FIFO transparent mode enable</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb5c63908a657598ec3defadb1799c30">  584</a></span><span class="preprocessor">#define USART_TXFCON_TXFITL             GENMASK(11, 8)           </span><span class="comment">// Transmit FIFO interrupt trigger level</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3588b32fa454a79a5b5933af8cd78a9c">  585</a></span><span class="preprocessor">#define USART_TXFCON_TXFITL_SHIFT       8</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af65f6feb8bf4edff2631562a07fa1b1a">  587</a></span><span class="preprocessor">#define USART_FSTAT(base)               MMIO32((base) + 0x48)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aee27c00b25e34f91fa7ccb3f0e765aa6">  588</a></span><span class="preprocessor">#define USART_FSTAT_RXFFL               GENMASK(3, 0)            </span><span class="comment">// Receive FIFO filling level mask</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a314e8aa21172c2df490c042b5278d147">  589</a></span><span class="preprocessor">#define USART_FSTAT_RXFFL_SHIFT         0</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a044b931c21489c6786e8367963606ae5">  590</a></span><span class="preprocessor">#define USART_FSTAT_TXFFL               GENMASK(11, 8)           </span><span class="comment">// Transmit FIFO filling level mask</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#affc609ec4cf4c9f7f48eb0bf51e64033">  591</a></span><span class="preprocessor">#define USART_FSTAT_TXFFL_SHIFT         8</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acf8fdbc421743af22d16613f58081cd0">  593</a></span><span class="preprocessor">#define USART_WHBCON(base)              MMIO32((base) + 0x50)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a30d75af2fb97284861edac474350b91e">  594</a></span><span class="preprocessor">#define USART_WHBCON_CLRREN             BIT(4)                   </span><span class="comment">// Clear receiver enable bit</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1489c7137281537da7048950e4cb9b7a">  595</a></span><span class="preprocessor">#define USART_WHBCON_SETREN             BIT(5)                   </span><span class="comment">// Set receiver enable bit</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3cbbad674f58a46bd55dc3b63f325784">  596</a></span><span class="preprocessor">#define USART_WHBCON_CLRPE              BIT(8)                   </span><span class="comment">// Clear parity error flag</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a708172c36a06e5d7dcc7a27bd571eee7">  597</a></span><span class="preprocessor">#define USART_WHBCON_CLRFE              BIT(9)                   </span><span class="comment">// Clear framing error flag</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a22f6ca1fcb67afd2aaddfb595ad2a4af">  598</a></span><span class="preprocessor">#define USART_WHBCON_CLROE              BIT(10)                  </span><span class="comment">// Clear overrun error flag</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a19ea998de366d78401837113c33d58e9">  599</a></span><span class="preprocessor">#define USART_WHBCON_SETPE              BIT(11)                  </span><span class="comment">// Set parity error flag</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a20ea27bb5fa03e694b79d67798f2628e">  600</a></span><span class="preprocessor">#define USART_WHBCON_SETFE              BIT(12)                  </span><span class="comment">// Set framing error flag</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a393f492757764c6b82399d722de2b980">  601</a></span><span class="preprocessor">#define USART_WHBCON_SETOE              BIT(13)                  </span><span class="comment">// Set overrun error flag</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9da738e334a1b3cc4cc95733c50998aa">  603</a></span><span class="preprocessor">#define USART_WHBABCON(base)            MMIO32((base) + 0x54)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span> </div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a339dad94448030ee83b76bd12e44523b">  605</a></span><span class="preprocessor">#define USART_WHBABSTAT(base)           MMIO32((base) + 0x58)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6d9f49ef7fef48bd0da6768d13fd9382">  607</a></span><span class="preprocessor">#define USART_FCCON(base)               MMIO32((base) + 0x5C)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6fe45d9edca7fc57dc0bd58727261830">  608</a></span><span class="preprocessor">#define USART_FCCON_CTSEN               BIT(0)                   </span><span class="comment">// RTS enbled (0: disable; 1: enable)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c7417818b173a2c1bf5e5112be63952">  609</a></span><span class="preprocessor">#define USART_FCCON_RTSEN               BIT(1)                   </span><span class="comment">// CTS enable (0: disable; 1: enable)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acfe37f5d04c1dc3184c89603ab88ab57">  610</a></span><span class="preprocessor">#define USART_FCCON_RTS                 BIT(4)                   </span><span class="comment">// RTS control bit</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa4ac1ad29959b950da1b4494e334b2e6">  611</a></span><span class="preprocessor">#define USART_FCCON_RTS_TRIGGER         GENMASK(13, 8)           </span><span class="comment">// RTS receive FIFO trigger level</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a651d404c106d1c713c78bbc943e55d17">  612</a></span><span class="preprocessor">#define USART_FCCON_RTS_TRIGGER_SHIFT   8</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span> </div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad1845c979524ce96cc9822759d818468">  614</a></span><span class="preprocessor">#define USART_FCSTAT(base)              MMIO32((base) + 0x60)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#addda16fe2d0202300cf6a4f6ed9c675e">  615</a></span><span class="preprocessor">#define USART_FCSTAT_CTS                BIT(0)                   </span><span class="comment">// CTS Status (0: inactive; 1: active)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4a829a32b4483d617bb865b86c7b034b">  616</a></span><span class="preprocessor">#define USART_FCSTAT_RTS                BIT(1)                   </span><span class="comment">// RTS Status (0: inactive; 1: active)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a87a8bf0d6f2c376672eae90bdf9fa942">  618</a></span><span class="preprocessor">#define USART_IMSC(base)                MMIO32((base) + 0x64)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5ffdf4ba39b59496b4c6de0f805f8ba8">  619</a></span><span class="preprocessor">#define USART_IMSC_TX                   BIT(0)                   </span><span class="comment">// Transmit interrupt mask</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a95438558f565c19c7567234c94ee355d">  620</a></span><span class="preprocessor">#define USART_IMSC_TB                   BIT(1)                   </span><span class="comment">// Transmit buffer interrupt mask</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2a2cd360090f63c03c27ebbc3d64cbd6">  621</a></span><span class="preprocessor">#define USART_IMSC_RX                   BIT(2)                   </span><span class="comment">// Receive interrupt mask</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca6d2c77360518ebfa57bc50e3dcc9bf">  622</a></span><span class="preprocessor">#define USART_IMSC_ERR                  BIT(3)                   </span><span class="comment">// Error interrupt mask</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae5682f901dfe2c03e78e63e88fec7419">  623</a></span><span class="preprocessor">#define USART_IMSC_CTS                  BIT(4)                   </span><span class="comment">// CTS interrupt mask</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9a2450319397f0b0770d5cc704488b91">  624</a></span><span class="preprocessor">#define USART_IMSC_ABDET                BIT(5)                   </span><span class="comment">// Autobaud detected interrupt mask</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab6b751f62345aab2593d5683efe66b35">  625</a></span><span class="preprocessor">#define USART_IMSC_ABSTART              BIT(6)                   </span><span class="comment">// Autobaud start interrupt mask</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac18c8e7212d9486c9d7ecc333ecb55fe">  626</a></span><span class="preprocessor">#define USART_IMSC_TMO                  BIT(7)                   </span><span class="comment">// RX timeout interrupt mask</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad122a607a7f491d202e720b9bb389362">  628</a></span><span class="preprocessor">#define USART_RIS(base)                 MMIO32((base) + 0x68)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae8cb2a47c7408ee36f5f4a6f8c21ab45">  629</a></span><span class="preprocessor">#define USART_RIS_TX                    BIT(0)                   </span><span class="comment">// Transmit interrupt mask</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7fbb7729b82d5c84f7be013367310a31">  630</a></span><span class="preprocessor">#define USART_RIS_TB                    BIT(1)                   </span><span class="comment">// Transmit buffer interrupt mask</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f27e45c16bb64e51aeab41034aaaf7c">  631</a></span><span class="preprocessor">#define USART_RIS_RX                    BIT(2)                   </span><span class="comment">// Receive interrupt mask</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a92bf4d90e1eff19134a8bd8de627d219">  632</a></span><span class="preprocessor">#define USART_RIS_ERR                   BIT(3)                   </span><span class="comment">// Error interrupt mask</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89b42b06520c414dc08dc32a0f76ba01">  633</a></span><span class="preprocessor">#define USART_RIS_CTS                   BIT(4)                   </span><span class="comment">// CTS interrupt mask</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af7478e3e358dc7dcaa7396375fbda9e7">  634</a></span><span class="preprocessor">#define USART_RIS_ABDET                 BIT(5)                   </span><span class="comment">// Autobaud detected interrupt mask</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af01bcf0afdfb317da053748e56b7c8ba">  635</a></span><span class="preprocessor">#define USART_RIS_ABSTART               BIT(6)                   </span><span class="comment">// Autobaud start interrupt mask</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0ab51987254eb95639e2b1da01abfdeb">  636</a></span><span class="preprocessor">#define USART_RIS_TMO                   BIT(7)                   </span><span class="comment">// RX timeout interrupt mask</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a92fc1800f916d9f43ac176ec575037fa">  638</a></span><span class="preprocessor">#define USART_MIS(base)                 MMIO32((base) + 0x6C)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa698dc4adaaf6adbacf0456121e82225">  639</a></span><span class="preprocessor">#define USART_MIS_TX                    BIT(0)                   </span><span class="comment">// Transmit interrupt mask</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a59032af5853179a77c396229e19c56e9">  640</a></span><span class="preprocessor">#define USART_MIS_TB                    BIT(1)                   </span><span class="comment">// Transmit buffer interrupt mask</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2740eb326cbadda596eaeee2ce1ff4c0">  641</a></span><span class="preprocessor">#define USART_MIS_RX                    BIT(2)                   </span><span class="comment">// Receive interrupt mask</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7f3c53f07482c7c7ef1b1679c698a2f4">  642</a></span><span class="preprocessor">#define USART_MIS_ERR                   BIT(3)                   </span><span class="comment">// Error interrupt mask</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adcdf381c3b544c71b233130f0195226e">  643</a></span><span class="preprocessor">#define USART_MIS_CTS                   BIT(4)                   </span><span class="comment">// CTS interrupt mask</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9a4a04e8e45290e4dec88b1d22e9bfcb">  644</a></span><span class="preprocessor">#define USART_MIS_ABDET                 BIT(5)                   </span><span class="comment">// Autobaud detected interrupt mask</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#add3647d9b36f86458c99eddf7cd48384">  645</a></span><span class="preprocessor">#define USART_MIS_ABSTART               BIT(6)                   </span><span class="comment">// Autobaud start interrupt mask</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6481fc6d5e12ebe0a77e6027274e8b8c">  646</a></span><span class="preprocessor">#define USART_MIS_TMO                   BIT(7)                   </span><span class="comment">// RX timeout interrupt mask</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad2320e5447d313a9916161a9a48411b1">  648</a></span><span class="preprocessor">#define USART_ICR(base)                 MMIO32((base) + 0x70)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8a721f41342fa62bf8fd9a2e94066c8b">  649</a></span><span class="preprocessor">#define USART_ICR_TX                    BIT(0)                   </span><span class="comment">// Transmit interrupt mask</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7491786991672f58966bb3871552620d">  650</a></span><span class="preprocessor">#define USART_ICR_TB                    BIT(1)                   </span><span class="comment">// Transmit buffer interrupt mask</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abbffab94f228a7beb7fb96e8de6c4521">  651</a></span><span class="preprocessor">#define USART_ICR_RX                    BIT(2)                   </span><span class="comment">// Receive interrupt mask</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5f8924e25cbe918feb42f360b8c57932">  652</a></span><span class="preprocessor">#define USART_ICR_ERR                   BIT(3)                   </span><span class="comment">// Error interrupt mask</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a732be6352d8dd934f9928f38997d853a">  653</a></span><span class="preprocessor">#define USART_ICR_CTS                   BIT(4)                   </span><span class="comment">// CTS interrupt mask</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a02d4fd4d6cb1e518d471d138e8399a17">  654</a></span><span class="preprocessor">#define USART_ICR_ABDET                 BIT(5)                   </span><span class="comment">// Autobaud detected interrupt mask</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5b5aa8afce9bd1928152e43952316ce">  655</a></span><span class="preprocessor">#define USART_ICR_ABSTART               BIT(6)                   </span><span class="comment">// Autobaud start interrupt mask</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af55a07b3c89f2e04b356d999a30bdfe9">  656</a></span><span class="preprocessor">#define USART_ICR_TMO                   BIT(7)                   </span><span class="comment">// RX timeout interrupt mask</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a047bce8ea46369806940c6f68d0716da">  658</a></span><span class="preprocessor">#define USART_ISR(base)                 MMIO32((base) + 0x74)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1f9b20c193dd473eca8a690051fe30f8">  659</a></span><span class="preprocessor">#define USART_ISR_TX                    BIT(0)                   </span><span class="comment">// Transmit interrupt mask</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a27472cb3eb2be54b4df72f4b2e8c63b4">  660</a></span><span class="preprocessor">#define USART_ISR_TB                    BIT(1)                   </span><span class="comment">// Transmit buffer interrupt mask</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8550cbf7b7f31b64d9de3d60f783b5c3">  661</a></span><span class="preprocessor">#define USART_ISR_RX                    BIT(2)                   </span><span class="comment">// Receive interrupt mask</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6a46dfae0a5ca83c153044257290fa1">  662</a></span><span class="preprocessor">#define USART_ISR_ERR                   BIT(3)                   </span><span class="comment">// Error interrupt mask</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89131b07184422c83fda07ca20d4ce4c">  663</a></span><span class="preprocessor">#define USART_ISR_CTS                   BIT(4)                   </span><span class="comment">// CTS interrupt mask</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a7460d6d84456a48d9cdf02b7dffa6b">  664</a></span><span class="preprocessor">#define USART_ISR_ABDET                 BIT(5)                   </span><span class="comment">// Autobaud detected interrupt mask</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7f81408ad43b4adab434ee71d0e0884d">  665</a></span><span class="preprocessor">#define USART_ISR_ABSTART               BIT(6)                   </span><span class="comment">// Autobaud start interrupt mask</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa1e5bf14beeac6c221af4cd498faefe9">  666</a></span><span class="preprocessor">#define USART_ISR_TMO                   BIT(7)                   </span><span class="comment">// RX timeout interrupt mask</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad8c5ffeb0682228a03482cec91631747">  668</a></span><span class="preprocessor">#define USART_TMO(base)                 MMIO32((base) + 0x7C)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">// SIM [MOD_NUM=F000, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">// Looks like SIM IO module, but not sure.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ace1d6947a3e5c9530f00f8c22adcd700">  673</a></span><span class="preprocessor">#define SIM_BASE    0xF1300000</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d35e11a8778d682933340afabc5aed1">  675</a></span><span class="preprocessor">#define SIM_CLC     MMIO32(SIM_BASE + 0x00)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae3b3fff8f45ce10c4bb82f0a0e84c1fb">  678</a></span><span class="preprocessor">#define SIM_ID      MMIO32(SIM_BASE + 0x08)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">// USB [MOD_NUM=F047, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">// Looks like USB module, but not sure.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa6c4cbed4ddbb3ecd77de93fab2a2e04">  683</a></span><span class="preprocessor">#define USB_BASE    0xF2200800</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad8079a5eb228af197e835e1184bb26df">  685</a></span><span class="preprocessor">#define USB_CLC     MMIO32(USB_BASE + 0x00)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span> </div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ade1af4ebab8628311834baeea376350c">  688</a></span><span class="preprocessor">#define USB_ID      MMIO32(USB_BASE + 0x08)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">// NVIC [MOD_NUM=0031, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">// NVIC module, registers collected using tests on real hardware (using &quot;black box&quot; method).</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa0288691785a5f868238e0468b39523d">  693</a></span><span class="preprocessor">#define NVIC_BASE               0xF2800000</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad5769a2e19bdb3421fb7254a629f55b1">  695</a></span><span class="preprocessor">#define NVIC_ID                 MMIO32(NVIC_BASE + 0x00)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9f4b3be1156c99a50a4e3deecef5374a">  697</a></span><span class="preprocessor">#define NVIC_FIQ_STAT           MMIO32(NVIC_BASE + 0x08)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aea59a9f2f0838654536351603487193b">  698</a></span><span class="preprocessor">#define NVIC_FIQ_STAT_NUM       GENMASK(7, 0)                            </span><span class="comment">// Current fiq num</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6d241249c56bdcbeb8c8a96e19445d0b">  699</a></span><span class="preprocessor">#define NVIC_FIQ_STAT_NUM_SHIFT 0</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac181d6eb373094368566868acf107ae9">  700</a></span><span class="preprocessor">#define NVIC_FIQ_STAT_UNREAD    BIT(16)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6fc2f37115fa3a2cb9cefeb351a0b2da">  701</a></span><span class="preprocessor">#define NVIC_FIQ_STAT_NOT_ACK   BIT(24)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab9f1acad2730e0ae107b7440b742d3c4">  703</a></span><span class="preprocessor">#define NVIC_IRQ_STAT           MMIO32(NVIC_BASE + 0x0C)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5205926d557ee7ee6f6372cf1a90b3b6">  704</a></span><span class="preprocessor">#define NVIC_IRQ_STAT_NUM       GENMASK(7, 0)                            </span><span class="comment">// Current irq num</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac420468408982efe54bd601946732e29">  705</a></span><span class="preprocessor">#define NVIC_IRQ_STAT_NUM_SHIFT 0</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3b9aa737fd546ad60fa32498a2327bb0">  706</a></span><span class="preprocessor">#define NVIC_IRQ_STAT_UNREAD    BIT(16)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa70b7ebb362012559458a664803c6814">  707</a></span><span class="preprocessor">#define NVIC_IRQ_STAT_NOT_ACK   BIT(24)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a012005c1cbc7e45238240ace99dcd3a0">  709</a></span><span class="preprocessor">#define NVIC_FIQ_ACK            MMIO32(NVIC_BASE + 0x10)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span> </div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa493d28fad5a7baaecd06d3bae5ca8b8">  711</a></span><span class="preprocessor">#define NVIC_IRQ_ACK            MMIO32(NVIC_BASE + 0x14)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a23e3cbf6f164f52d83df6694fad93a15">  713</a></span><span class="preprocessor">#define NVIC_CURRENT_FIQ        MMIO32(NVIC_BASE + 0x18)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2894cfd89057ed2d5fecf66732a89b7c">  715</a></span><span class="preprocessor">#define NVIC_CURRENT_IRQ        MMIO32(NVIC_BASE + 0x1C)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a71f99f5ec34453b1727f2c7eb7611b66">  717</a></span><span class="preprocessor">#define NVIC_CON(n)             MMIO32(NVIC_BASE + 0x30 + ((n) * 0x4))</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7dd308b832338fa560fd2daa67d80258">  718</a></span><span class="preprocessor">#define NVIC_CON_PRIORITY       GENMASK(7, 0)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a84247107ad6ea8194a4d55bfd3fc3492">  719</a></span><span class="preprocessor">#define NVIC_CON_PRIORITY_SHIFT 0</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a183f2bb2653f9e1894e9b589ffb45098">  720</a></span><span class="preprocessor">#define NVIC_CON_FIQ            BIT(8)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span> </div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">// DMAC [AMBA PL080]</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">// PrimeCell DMA Controller (PL080)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8064c4f3d53dd221f4c579350ac73e0c">  725</a></span><span class="preprocessor">#define DMAC_BASE                               0xF3000000</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">/* Status of the DMA interrupts after masking */</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae994b6759eaf35f4e21a0249b601ec10">  727</a></span><span class="preprocessor">#define DMAC_INT_STATUS                         MMIO32(DMAC_BASE + 0x00)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a03d22bbdd83665e1dc3d38c64119364f">  728</a></span><span class="preprocessor">#define DMAC_INT_STATUS_CH0                     BIT(0)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3b03d0360700b18b301aee519ce5454d">  729</a></span><span class="preprocessor">#define DMAC_INT_STATUS_CH1                     BIT(1)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a71c3d77c73a173bcf54e92f05259177b">  730</a></span><span class="preprocessor">#define DMAC_INT_STATUS_CH2                     BIT(2)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5c8b36d7356edf775aa4c9015f61fa85">  731</a></span><span class="preprocessor">#define DMAC_INT_STATUS_CH3                     BIT(3)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8757289f39bde7fbd562c20501681d19">  732</a></span><span class="preprocessor">#define DMAC_INT_STATUS_CH4                     BIT(4)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa7cd60308f6ebe563b1e56d939cc61b6">  733</a></span><span class="preprocessor">#define DMAC_INT_STATUS_CH5                     BIT(5)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aef6e02024e6200b916c611b43be62cda">  734</a></span><span class="preprocessor">#define DMAC_INT_STATUS_CH6                     BIT(6)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a05f31b4ecc0e7f80506c250bb5d0af85">  735</a></span><span class="preprocessor">#define DMAC_INT_STATUS_CH7                     BIT(7)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/* Interrupt terminal count request status */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab6555336c22fd0137267e3bc2a731c6c">  738</a></span><span class="preprocessor">#define DMAC_TC_STATUS                          MMIO32(DMAC_BASE + 0x04)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3059989b2d6ba9a3147c12c8eea89e36">  739</a></span><span class="preprocessor">#define DMAC_TC_STATUS_CH0                      BIT(0)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa41caafaff7daff84861f8fa9d603375">  740</a></span><span class="preprocessor">#define DMAC_TC_STATUS_CH1                      BIT(1)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa0799cad5e9d305d626b8370a978cb11">  741</a></span><span class="preprocessor">#define DMAC_TC_STATUS_CH2                      BIT(2)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8048ebe18eee7bfd1219f2fd61e1f832">  742</a></span><span class="preprocessor">#define DMAC_TC_STATUS_CH3                      BIT(3)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a93e33ecd914e3d71141bcb7547c0d914">  743</a></span><span class="preprocessor">#define DMAC_TC_STATUS_CH4                      BIT(4)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8bf1e9155c23ccd94e39e6c6f06897a5">  744</a></span><span class="preprocessor">#define DMAC_TC_STATUS_CH5                      BIT(5)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a78ed5794a87e4ab8f068e403117d29c5">  745</a></span><span class="preprocessor">#define DMAC_TC_STATUS_CH6                      BIT(6)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abcd1317edf71a82a0a6e0ebbc957b53c">  746</a></span><span class="preprocessor">#define DMAC_TC_STATUS_CH7                      BIT(7)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">/* Terminal count request clear. */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad5d2cd7ae0a7aa37e539ebfff1be860f">  749</a></span><span class="preprocessor">#define DMAC_TC_CLEAR                           MMIO32(DMAC_BASE + 0x08)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6d10c28e5a45c434ad9f03fdc412c29">  750</a></span><span class="preprocessor">#define DMAC_TC_CLEAR_CH0                       BIT(0)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a44af7ead272e5914e4468b5693e9d6ea">  751</a></span><span class="preprocessor">#define DMAC_TC_CLEAR_CH1                       BIT(1)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaca69871ec99b9d784442a2becfd5da0">  752</a></span><span class="preprocessor">#define DMAC_TC_CLEAR_CH2                       BIT(2)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae8f37beab9765b2de82a3bf858d2407a">  753</a></span><span class="preprocessor">#define DMAC_TC_CLEAR_CH3                       BIT(3)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2ea0d4a056a22b982b7f4bb98f6abd6c">  754</a></span><span class="preprocessor">#define DMAC_TC_CLEAR_CH4                       BIT(4)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad214150438f07d8df1b8ba2ebcb2e1f3">  755</a></span><span class="preprocessor">#define DMAC_TC_CLEAR_CH5                       BIT(5)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af2d4afce5ab0e68dea51fb5a670507ae">  756</a></span><span class="preprocessor">#define DMAC_TC_CLEAR_CH6                       BIT(6)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a82c7b46420e594bd329eb5b8c6e737c1">  757</a></span><span class="preprocessor">#define DMAC_TC_CLEAR_CH7                       BIT(7)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span> </div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/* Interrupt error status */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a172bf92701f360ebed4ca1045a56e2dd">  760</a></span><span class="preprocessor">#define DMAC_ERR_STATUS                         MMIO32(DMAC_BASE + 0x0C)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9807c40a16dc5a9cb1757f842114dfcb">  761</a></span><span class="preprocessor">#define DMAC_ERR_STATUS_CH0                     BIT(0)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9e9d9c96aacb2c64862dd83e0559ef91">  762</a></span><span class="preprocessor">#define DMAC_ERR_STATUS_CH1                     BIT(1)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a710b1c3ba628912259568745039365c6">  763</a></span><span class="preprocessor">#define DMAC_ERR_STATUS_CH2                     BIT(2)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab8349a64d1bde943139aa0fe36e616ca">  764</a></span><span class="preprocessor">#define DMAC_ERR_STATUS_CH3                     BIT(3)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb86bd2c32581af52fef43a8ba5d6045">  765</a></span><span class="preprocessor">#define DMAC_ERR_STATUS_CH4                     BIT(4)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac65b5cdea583714c14f7d51a2574715d">  766</a></span><span class="preprocessor">#define DMAC_ERR_STATUS_CH5                     BIT(5)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab8f4baf1f87ed0265ba13ee5498b4650">  767</a></span><span class="preprocessor">#define DMAC_ERR_STATUS_CH6                     BIT(6)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a884f883642b15db2409a1233fd178b18">  768</a></span><span class="preprocessor">#define DMAC_ERR_STATUS_CH7                     BIT(7)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/* Interrupt error clear. */</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abeae530048a4368ceccbe3cff2216397">  771</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR                          MMIO32(DMAC_BASE + 0x10)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a435ce2a0cb42f46db208474fb08a2f1f">  772</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR_CH0                      BIT(0)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0ebaeb783e5de8183ed0f2e46d99302f">  773</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR_CH1                      BIT(1)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a82ba402c955422f3c10dec1017d20418">  774</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR_CH2                      BIT(2)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9ba48ff4daf1b8ae024d67a6fb3ec14a">  775</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR_CH3                      BIT(3)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2d684dd4bbdc856808669ae70073ed59">  776</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR_CH4                      BIT(4)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a65a7c3c4e0e854dc26c18b8819e41e97">  777</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR_CH5                      BIT(5)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8feb90ff75c01c7b6b94b24dc6eb317c">  778</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR_CH6                      BIT(6)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aba5517e25f3f0d96b4c90bd6de29b8bf">  779</a></span><span class="preprocessor">#define DMAC_ERR_CLEAR_CH7                      BIT(7)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span> </div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">/* Status of the terminal count interrupt prior to masking */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6dcf1fca1905b401d44078fa1080c4fd">  782</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS                      MMIO32(DMAC_BASE + 0x14)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7dcddf6208cfc53c1091caf22cc9dc3a">  783</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS_CH0                  BIT(0)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4ccb0e09406e6ebfd34d0129dd85a4b8">  784</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS_CH1                  BIT(1)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf790b842ad95779693b59743de5c9eb">  785</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS_CH2                  BIT(2)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0c9b3f710564c2982c82b8041b610819">  786</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS_CH3                  BIT(3)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a809e92260eceffd532c84f39c3120b53">  787</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS_CH4                  BIT(4)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaaa3ecdbbd6a4c8f3e7792621e1822a0">  788</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS_CH5                  BIT(5)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af932bf58bee7a42c47958ca0187f7639">  789</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS_CH6                  BIT(6)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a643142766e110e6fd8b232c091360bf0">  790</a></span><span class="preprocessor">#define DMAC_RAW_TC_STATUS_CH7                  BIT(7)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/* Status of the error interrupt prior to masking */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa7b5e1f2c48bb0268e769b8d6b9b473f">  793</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS                     MMIO32(DMAC_BASE + 0x18)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aee766a92f38fab46491c0cdf05360a9f">  794</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS_CH0                 BIT(0)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7c92b1e54bc159408251440087403690">  795</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS_CH1                 BIT(1)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa645a29176d76dc28f01bd6ecc1cc07e">  796</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS_CH2                 BIT(2)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae32cffdaeba2726205aafd962509e28a">  797</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS_CH3                 BIT(3)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a51667eea87ab7523d863b7b585ca2960">  798</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS_CH4                 BIT(4)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac49c72f73fb895c3505416124b244672">  799</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS_CH5                 BIT(5)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a267e4a6bf88cd40a09b4bf0d53e90fb3">  800</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS_CH6                 BIT(6)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abf6a17613ef012b2deb16f6a327231c4">  801</a></span><span class="preprocessor">#define DMAC_RAW_ERR_STATUS_CH7                 BIT(7)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">/* Channel enable status */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a12cd09e5d69d472ffb07125197b94c51">  804</a></span><span class="preprocessor">#define DMAC_EN_CHAN                            MMIO32(DMAC_BASE + 0x1C)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ada7a46f227e83c286bb1b5127413c6d1">  805</a></span><span class="preprocessor">#define DMAC_EN_CHAN_CH0                        BIT(0)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6e4e20fd628398c10425ecbe1e29052b">  806</a></span><span class="preprocessor">#define DMAC_EN_CHAN_CH1                        BIT(1)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a627b664287679cfd3f2af8b26b0edaf7">  807</a></span><span class="preprocessor">#define DMAC_EN_CHAN_CH2                        BIT(2)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6c68681daaffac11a990d053a80de7d7">  808</a></span><span class="preprocessor">#define DMAC_EN_CHAN_CH3                        BIT(3)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af3cd3619660840eade868d8fa35f8ca7">  809</a></span><span class="preprocessor">#define DMAC_EN_CHAN_CH4                        BIT(4)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d89ac1397eb5c62365f1e9564ea89dc">  810</a></span><span class="preprocessor">#define DMAC_EN_CHAN_CH5                        BIT(5)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6ebc9cf7fdbd02603f87953033d98df7">  811</a></span><span class="preprocessor">#define DMAC_EN_CHAN_CH6                        BIT(6)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a325aaf25dc103d064ff89571c3ad8c40">  812</a></span><span class="preprocessor">#define DMAC_EN_CHAN_CH7                        BIT(7)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment">/* Software burst request. */</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0b631a3c9eea0965fce2f04ab9d19bd7">  815</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ                          MMIO32(DMAC_BASE + 0x20)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe4b29b4e524ccf857cc77e264cd0f07">  816</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH0_0                    BIT(0)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad14331991cde93f03cf1edaa99664736">  817</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH0_1                    BIT(1)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7548b1e7fe3f110699d24b9073b79f8b">  818</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH1_0                    BIT(2)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9f5bed30779201d52eecf3ad3bc82ff4">  819</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH1_1                    BIT(3)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0dcde656a1e8abf9811f3873e8d7f4f8">  820</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH2_0                    BIT(4)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af626d2e8240656f46d70ab6fa5672cac">  821</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH2_1                    BIT(5)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf3aede206c7eafb5f7a4d3c253da2e6">  822</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH3_0                    BIT(6)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6e37c8fd11613f49c82f58bf55301e1a">  823</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH3_1                    BIT(7)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0516264643c7cdd68db7f230048cda44">  824</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH4_0                    BIT(8)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a28e9d361724c2acd01eddef06d26308e">  825</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH4_1                    BIT(9)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a32d2df78892c26782f011d6e679ac48a">  826</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH5_0                    BIT(10)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6932520cd5e9e97e392d5e6acae2dfb0">  827</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH5_1                    BIT(11)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2fe999c733a6a54173f77537ae0a746e">  828</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH6_0                    BIT(12)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad7af43d813859c79559ac5dec5b2f6c7">  829</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH6_1                    BIT(13)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a158eddf71acecb240ee651f2150bbaa9">  830</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH7_0                    BIT(14)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a547895355060d4c966c3f6970adf8f07">  831</a></span><span class="preprocessor">#define DMAC_SOFT_BREQ_CH7_1                    BIT(15)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">/* Software single request. */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa61d15face3926cca23ebc8cf975fe9e">  834</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ                          MMIO32(DMAC_BASE + 0x24)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aef707b4e3b024b33945d5104a1d9748d">  835</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH0_0                    BIT(0)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a129212f1c5c4adce8664a741820e08e0">  836</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH0_1                    BIT(1)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad385a51eb1cdef4f5fa6e1484b7e6a32">  837</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH1_0                    BIT(2)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7dec112ea7648a5d046ad4b5dd1bb4a3">  838</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH1_1                    BIT(3)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a61f0e5231750d958ca9b4ce5c9085d63">  839</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH2_0                    BIT(4)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad2eeef24550095e615abdae48a0cb5a8">  840</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH2_1                    BIT(5)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f45a3398f27bcdb6d04a58cf14ffdae">  841</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH3_0                    BIT(6)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa460b2334250a096abef66d521ed5fc9">  842</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH3_1                    BIT(7)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8fd84611387924bd5860cf6ccc7f3e8f">  843</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH4_0                    BIT(8)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2fd547659b51bdd91ac7e5ea7421d076">  844</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH4_1                    BIT(9)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa8ea1aaf5541977c56460140727a4674">  845</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH5_0                    BIT(10)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b41ae5412319bc9d8e9ee4546204ff6">  846</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH5_1                    BIT(11)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a339f0f7bb3420332690d238267cc7877">  847</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH6_0                    BIT(12)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae97dfad679cc20b49385336c32667642">  848</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH6_1                    BIT(13)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaeac8fb9d06b62854cfeee2386df335a">  849</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH7_0                    BIT(14)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a75f37cac882981baa1afcf338a3fdb84">  850</a></span><span class="preprocessor">#define DMAC_SOFT_SREQ_CH7_1                    BIT(15)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span> </div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">/* Software last burst request. */</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab98578059cf9dfdf6e050c2d53518088">  853</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ                         MMIO32(DMAC_BASE + 0x28)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a775e0efc35ffc1930476a6c980d5b8bd">  854</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH0_0                   BIT(0)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab888fbba38cb3808a5a8f884fdf31afb">  855</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH0_1                   BIT(1)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a83eb9679ec72012b6fe49f8b04c25238">  856</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH1_0                   BIT(2)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a19b51f92c451a17a46ca00bd3830ae80">  857</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH1_1                   BIT(3)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a532a7c8fdef79a6cf31913bdf991a818">  858</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH2_0                   BIT(4)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a80c41db7eb1cd01b974da74a0d32f2fd">  859</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH2_1                   BIT(5)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3c31c2aeb3a2237631a20ae365037d4b">  860</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH3_0                   BIT(6)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5e0eb658a4ea764724a295bbf623ea16">  861</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH3_1                   BIT(7)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad17699a6157899ad39ad4be60dc5d0ca">  862</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH4_0                   BIT(8)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1a58ea2bb84aac1c680b069b65b1853d">  863</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH4_1                   BIT(9)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a630ef09e67d94294d522a24c819650b1">  864</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH5_0                   BIT(10)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6386fd58ba4f69a32941d4a887224889">  865</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH5_1                   BIT(11)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad44a6faa84a029efb767c2c813c4d289">  866</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH6_0                   BIT(12)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0491b11573756d41d2e4966a60e2d558">  867</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH6_1                   BIT(13)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aed0b44ec447bdff7e7a60db4858077e1">  868</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH7_0                   BIT(14)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae4e8ccc12fd1baa8a73f92f1f4025534">  869</a></span><span class="preprocessor">#define DMAC_SOFT_LBREQ_CH7_1                   BIT(15)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">/* Software last single request. */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a68f9e19d2a11884fc8c690c46abdad17">  872</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ                         MMIO32(DMAC_BASE + 0x2C)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5160a99875db96f6c250a4a83f7029c5">  873</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH0_0                   BIT(0)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a42b07888340da7ec68d27715d1c642a9">  874</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH0_1                   BIT(1)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac9fbff458a70a1758d24058987d599ca">  875</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH1_0                   BIT(2)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adccc135b67d5f728009199a6199bf1fe">  876</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH1_1                   BIT(3)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a19c4fdb1493f14e09a4ef1d8345b4d8f">  877</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH2_0                   BIT(4)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a09b9a9e0892bcc8a7dfae317d9a6cba6">  878</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH2_1                   BIT(5)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac95faf48bc9b74cebce3bb0b0e3df30f">  879</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH3_0                   BIT(6)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2696aa004550a9fed27a6b9b0bec9b4f">  880</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH3_1                   BIT(7)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acc89e822318a56d9b379379817129609">  881</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH4_0                   BIT(8)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a16953bb6178611846bcfdfbb36dadbcf">  882</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH4_1                   BIT(9)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a03a732b21c3e9b57cd1dcec43e65e39b">  883</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH5_0                   BIT(10)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a923c1f9b375fdd482176ded04456878a">  884</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH5_1                   BIT(11)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a00b10ec1340d0545d2da7c6d5c636f13">  885</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH6_0                   BIT(12)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0bdccd489a9474fadc6b59857c92b3cf">  886</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH6_1                   BIT(13)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8a8bc704e5dea14ba0e08b3bda449f95">  887</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH7_0                   BIT(14)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2b4652186b000f3fc82320f1ce494629">  888</a></span><span class="preprocessor">#define DMAC_SOFT_LSREQ_CH7_1                   BIT(15)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">/* Configuration Register */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0241963baf31bd48cd313fe5ef64eddb">  891</a></span><span class="preprocessor">#define DMAC_CONFIG                             MMIO32(DMAC_BASE + 0x30)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a513eaee38cffacdff1e0fcc3c8544e1f">  892</a></span><span class="preprocessor">#define DMAC_CONFIG_ENABLE                      BIT(0)                                       </span><span class="comment">// DMAC Enable</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2c9a5f2518806e7734e9ed191c06a96c">  893</a></span><span class="preprocessor">#define DMAC_CONFIG_M1                          BIT(1)                                       </span><span class="comment">// AHB Master 1 endianness configuration</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7943b560f9592cc5735e9417c0332b6b">  894</a></span><span class="preprocessor">#define DMAC_CONFIG_M1_LE                       0x0</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4d2bd5adabd30479e2c812cf50942450">  895</a></span><span class="preprocessor">#define DMAC_CONFIG_M1_BE                       0x2</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a482cfaaaa08613409315f638f033a72b">  896</a></span><span class="preprocessor">#define DMAC_CONFIG_M2                          BIT(2)                                       </span><span class="comment">// AHB Master 2 endianness configuration</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3345180350c90a24f81d2a1d285baff9">  897</a></span><span class="preprocessor">#define DMAC_CONFIG_M2_LE                       0x0</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a82bb085f429a0e939ec3dcc5152e3ca1">  898</a></span><span class="preprocessor">#define DMAC_CONFIG_M2_BE                       0x4</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">/* Synchronization Register */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a68936af93f1c4fab9da2e6632494fb01">  901</a></span><span class="preprocessor">#define DMAC_SYNC                               MMIO32(DMAC_BASE + 0x34)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6830b7c8be94daa258ee221347b41219">  902</a></span><span class="preprocessor">#define DMAC_SYNC_CH0_0                         BIT(0)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a05378e57aba228c29ef3669450bfbd1c">  903</a></span><span class="preprocessor">#define DMAC_SYNC_CH0_1                         BIT(1)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5bed2ae1c871681569f79e83f2dbbdd9">  904</a></span><span class="preprocessor">#define DMAC_SYNC_CH1_0                         BIT(2)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab35af7eab8c00045ee80404834a42014">  905</a></span><span class="preprocessor">#define DMAC_SYNC_CH1_1                         BIT(3)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaa6c44e376ae49a4dcc1f45b013a8fbc">  906</a></span><span class="preprocessor">#define DMAC_SYNC_CH2_0                         BIT(4)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a52a64096144434a6e7497d99566a5370">  907</a></span><span class="preprocessor">#define DMAC_SYNC_CH2_1                         BIT(5)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4fa17ffd6bb07a0612ae7de3b210ff24">  908</a></span><span class="preprocessor">#define DMAC_SYNC_CH3_0                         BIT(6)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc97386047c372a6261dfcacd39913e0">  909</a></span><span class="preprocessor">#define DMAC_SYNC_CH3_1                         BIT(7)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf72e78cc67122205400d4ae8d469896">  910</a></span><span class="preprocessor">#define DMAC_SYNC_CH4_0                         BIT(8)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abe4cfc8660477292e9a02caebe841105">  911</a></span><span class="preprocessor">#define DMAC_SYNC_CH4_1                         BIT(9)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a29cfa2eea83510b6cd9990dc6f0bc92c">  912</a></span><span class="preprocessor">#define DMAC_SYNC_CH5_0                         BIT(10)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d01bbe9044fce4abff1bd3a1a9ba162">  913</a></span><span class="preprocessor">#define DMAC_SYNC_CH5_1                         BIT(11)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f752b55e52e383e5c0b75a8899ca5fc">  914</a></span><span class="preprocessor">#define DMAC_SYNC_CH6_0                         BIT(12)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89980f2af6e3180f09906f602ecb6216">  915</a></span><span class="preprocessor">#define DMAC_SYNC_CH6_1                         BIT(13)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6a0d702ac7f959a34e7fd176b2beffdd">  916</a></span><span class="preprocessor">#define DMAC_SYNC_CH7_0                         BIT(14)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1741e81cfc6467bce5d1ac8128f79051">  917</a></span><span class="preprocessor">#define DMAC_SYNC_CH7_1                         BIT(15)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span> </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abda112639de72ca76f51faba3600cb57">  919</a></span><span class="preprocessor">#define DMAC_CH_SRC_ADDR(n)                     MMIO32(DMAC_BASE + 0x100 + ((n) * 0x20))</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span> </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac94f103da5eba801c3ef32bbd5a45c95">  921</a></span><span class="preprocessor">#define DMAC_CH_DST_ADDR(n)                     MMIO32(DMAC_BASE + 0x104 + ((n) * 0x20))</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span> </div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa8dd37a6ef9c066585ac33dbc120de86">  923</a></span><span class="preprocessor">#define DMAC_CH_LLI(n)                          MMIO32(DMAC_BASE + 0x108 + ((n) * 0x20))</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a09baf6562feb1232f2ece2d7f5bde0dd">  924</a></span><span class="preprocessor">#define DMAC_CH_LLI_LM                          BIT(0)                                       </span><span class="comment">// AHB master select for loading the next LLI</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0ef116d5df1c38a732c6667dbf738a48">  925</a></span><span class="preprocessor">#define DMAC_CH_LLI_LM_AHB1                     0x0</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5baaac40ff982d8f1b3f52cca5332571">  926</a></span><span class="preprocessor">#define DMAC_CH_LLI_LM_AHB2                     0x1</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac19f095175db77c29f56da9d78dfa9e8">  927</a></span><span class="preprocessor">#define DMAC_CH_LLI_ITEM                        GENMASK(30, 2)                               </span><span class="comment">// Linked list item</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad68648dc2e0a7b94d01814eb9cef81de">  928</a></span><span class="preprocessor">#define DMAC_CH_LLI_ITEM_SHIFT                  2</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3fa60467f63066d59b227c84661811c3">  930</a></span><span class="preprocessor">#define DMAC_CH_CONTROL(n)                      MMIO32(DMAC_BASE + 0x10C + ((n) * 0x20))</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a764ba237d40d1ac365be1855e8387f33">  931</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_TRANSFER_SIZE           GENMASK(11, 0)                               </span><span class="comment">// Transfer size.</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a113ad505f6ffc6b7c4b1276666c2625b">  932</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_TRANSFER_SIZE_SHIFT     0</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a30807b42e333f5b535ff5a2b68d672cb">  933</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE                 GENMASK(14, 12)                              </span><span class="comment">// Source burst size</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7c9f46c3ca91a665f808575b46ccab2b">  934</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SHIFT           12</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a32d9ab04cf9b745ad49645216996fa74">  935</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SZ_1            0x0</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa3b8f3abb0e4c826d6688f5069b48f37">  936</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SZ_4            0x1000</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0f22b46e23c4f32260949d2bde46ab50">  937</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SZ_8            0x2000</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af387fd29450639e48a1d2ebbe290ce3c">  938</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SZ_16           0x3000</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa4171ea968aea9f678ae3a07f8d51cd4">  939</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SZ_32           0x4000</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8efabc3d50a4f2b9505633a56ddba701">  940</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SZ_64           0x5000</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae443e4b98a595637c993f2c5520c703d">  941</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SZ_128          0x6000</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab3896381c5445421246fa317475a3d76">  942</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SB_SIZE_SZ_256          0x7000</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a61247becdcbe69ae26a367aec2f0db56">  943</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE                 GENMASK(17, 15)                              </span><span class="comment">// Destination burst size</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9ad04a7201303cae3ff9a459ce78d7b3">  944</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SHIFT           15</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48c5851f628bd5f3e838d361f8c087e5">  945</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SZ_1            0x0</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a825b7067f7f0e850c23363421fe7c84e">  946</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SZ_4            0x8000</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abf783f8a40d59645f908a8fc0eab1f26">  947</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SZ_8            0x10000</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5f7a15483e41a47a6c5b06da5f35f75">  948</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SZ_16           0x18000</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a552e3befa2e4f0e012fd47fba0f8c2fc">  949</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SZ_32           0x20000</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac76b747f77bfd77d8fcdbd46d995a8ff">  950</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SZ_64           0x28000</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4fbed723cdd32df1c2911e7bd2d242e7">  951</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SZ_128          0x30000</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4b60eaef169c2bae31ef569c470e13c6">  952</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DB_SIZE_SZ_256          0x38000</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adb11bd99d06b493cd49b1234124601b0">  953</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_S_WIDTH                 GENMASK(20, 18)                              </span><span class="comment">// Source transfer width</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa8270959113fbc91aa69ed051ffb1db2">  954</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_S_WIDTH_SHIFT           18</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa181ec72c6fd2c0cee4d73565058bb2a">  955</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_S_WIDTH_BYTE            0x0</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a27afb08f4817a08b775d94b9015ab9c4">  956</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_S_WIDTH_WORD            0x40000</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad7f70ad16e34c775921d33794618c217">  957</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_S_WIDTH_DWORD           0x80000</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae7ec6fc18a570dce8abb81fc51698ac2">  958</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_D_WIDTH                 GENMASK(23, 21)                              </span><span class="comment">// Destination transfer width</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1571bf2b6f4138a32bc677c5a087a0ed">  959</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_D_WIDTH_SHIFT           21</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa1c735b0d89288ee292253faa9e3f16e">  960</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_D_WIDTH_BYTE            0x0</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adb834701827e3b835379dc0d7db5d437">  961</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_D_WIDTH_WORD            0x200000</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a469019f09b40af5a5f896cc72b090002">  962</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_D_WIDTH_DWORD           0x400000</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0301d0c086a47c52b70a2d20fc615088">  963</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_S                       BIT(24)                                      </span><span class="comment">// Source AHB master select</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1f7672f781033215ea7a061c9770f613">  964</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_S_AHB1                  0x0</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a68b5676160f44ca17697f194c9e6bb43">  965</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_S_AHB2                  0x1000000</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c4dbacc30a9d107d3be5eef7e547ed2">  966</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_D                       BIT(25)                                      </span><span class="comment">// Destination AHB master select</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac2e60b02f4f663454bcbae09e9f9177d">  967</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_D_AHB1                  0x0</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adb2114cfa83637cccdeae08b38cdf6a4">  968</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_D_AHB2                  0x2000000</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab36687aaa565b7e4ced45106e9d530f1">  969</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_SI                      BIT(26)                                      </span><span class="comment">// Source increment.</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a61e349a2142a056037acfb1215d64970">  970</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_DI                      BIT(27)                                      </span><span class="comment">// Destination increment.</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac2d6f84a892da6519b55851fc6f708c7">  971</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_PROTECTION              GENMASK(30, 28)                              </span><span class="comment">// Protection.</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6085a283a31bbd45abb2d6d46c2c6f18">  972</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_PROTECTION_SHIFT        28</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a88ca66d50e0d2221c19e298847546edb">  973</a></span><span class="preprocessor">#define DMAC_CH_CONTROL_I                       BIT(31)                                      </span><span class="comment">// Terminal count interrupt enable bit.</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a29df014e1fcb5230c457ef9f9051d718">  975</a></span><span class="preprocessor">#define DMAC_CH_CONFIG(n)                       MMIO32(DMAC_BASE + 0x110 + ((n) * 0x20))</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1251d8da546cfb7041cc5942f1a2be66">  976</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_ENABLE                   BIT(0)                                       </span><span class="comment">// Channel enable.</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a426ec264f4c8d27f2a6ab236cf9e44d9">  977</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_SRC_PERIPH               GENMASK(4, 1)                                </span><span class="comment">// Source peripheral.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3ac6ccc7522bbffb924ef460d64a98ca">  978</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_SRC_PERIPH_SHIFT         1</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4fac64b3b48e79a5624becd86c49f81b">  979</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_DST_PERIPH               GENMASK(9, 6)                                </span><span class="comment">// Destination peripheral.</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3817c6f14a75f67098ed3758fa5de2c4">  980</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_DST_PERIPH_SHIFT         6</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c5dcf86fd86695b364e3de157f1f1ae">  981</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL                GENMASK(13, 11)                              </span><span class="comment">// Flow control and transfer type</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5396bac810615f137dab399e3996d92b">  982</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_SHIFT          11</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af75b3ac0e9d9e46ffa8bc207666d76aa">  983</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_MEM2MEM        0x0</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6b96b27676d6cf11ba8eaca51645a1c">  984</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_MEM2PER        0x800</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab344722e131d58c4da902611969a0917">  985</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_PER2MEM        0x1000</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5be2eac4a1667f187f41e5dc86788d8">  986</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_PER2PER        0x1800</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad00cfa52f78fa9feb246445a819c8013">  987</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_PER2PER_DST    0x2000</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0c2f511686e69122df840f9dd811c71c">  988</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_MEM2PER_PER    0x2800</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5995dbf9335b61fc8a9016cf7edcb203">  989</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_PER2MEM_PER    0x3000</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa8371e2d91eea45f4bbec1f3cb8908e7">  990</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_FLOW_CTRL_PER2PER_SRC    0x3800</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a40170b2307d23a789846329ba5e6cf44">  991</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_INT_MASK_ERR             BIT(14)                                      </span><span class="comment">// Interrupt error mask.</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afd3a082da299e9840a0aa625d724275c">  992</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_INT_MASK_TC              BIT(15)                                      </span><span class="comment">// Terminal count interrupt mask.</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7e331992157a66e98449930e10537107">  993</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_LOCK                     BIT(16)                                      </span><span class="comment">// Lock.</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7bd8bb3fb027b178ce9aa65ad7135d76">  994</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_ACTIVE                   BIT(17)                                      </span><span class="comment">// Active.</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a54b3e65617a7f42506509eb2dae62ee7">  995</a></span><span class="preprocessor">#define DMAC_CH_CONFIG_HALT                     BIT(18)                                      </span><span class="comment">// Halt.</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1d3eb7b13d1fa6e66803d64c0f5bb473">  997</a></span><span class="preprocessor">#define DMAC_PERIPH_ID0                         MMIO32(DMAC_BASE + 0xFE0)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acfb9195f34f82b3a34af40a6290a22c8">  999</a></span><span class="preprocessor">#define DMAC_PERIPH_ID1                         MMIO32(DMAC_BASE + 0xFE4)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span> </div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3c223517c60d9b35d6f9f807f68ee399"> 1001</a></span><span class="preprocessor">#define DMAC_PERIPH_ID2                         MMIO32(DMAC_BASE + 0xFE8)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af7894b9f1874e5e9867190e6e3082764"> 1003</a></span><span class="preprocessor">#define DMAC_PERIPH_ID3                         MMIO32(DMAC_BASE + 0xFEC)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a100b3cc163b6177fd21b1ee379d67737"> 1005</a></span><span class="preprocessor">#define DMAC_PCELL_ID0                          MMIO32(DMAC_BASE + 0xFF0)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a64df0bf178ffd053d3dbcd77bc4c3674"> 1007</a></span><span class="preprocessor">#define DMAC_PCELL_ID1                          MMIO32(DMAC_BASE + 0xFF4)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa2374f2974a9396673cc91898eab1fa6"> 1009</a></span><span class="preprocessor">#define DMAC_PCELL_ID2                          MMIO32(DMAC_BASE + 0xFF8)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d7dbdce6207b376d35ab52b0a359306"> 1011</a></span><span class="preprocessor">#define DMAC_PCELL_ID3                          MMIO32(DMAC_BASE + 0xFFC)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">// CAPCOM0 [MOD_NUM=0050, MOD_REV=00, MOD_32BIT=00]</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">// CAPCOM from drivers/clocksource/xgold_capcom_timer.c (GPL2)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a27762efb86a6dbf508e3ad91bf221dca"> 1016</a></span><span class="preprocessor">#define CAPCOM0_BASE                0xF4000000</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a87f30cd9538331a7439701a8f84e5060"> 1017</a></span><span class="preprocessor">#define CAPCOM0                     0xF4000000</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acd1a146dfcf543379774482b02b9ea68"> 1019</a></span><span class="preprocessor">#define CAPCOM1_BASE                0xF4100000</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aed95b7c325d2f785f84d7b2487c115ef"> 1020</a></span><span class="preprocessor">#define CAPCOM1                     0xF4100000</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span> </div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6d52d390ab349ee415e3cc997a8c403c"> 1023</a></span><span class="preprocessor">#define CAPCOM_CLC(base)            MMIO32((base) + 0x00)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span> </div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af4fa427683af1bd34d15162f8e54adc0"> 1025</a></span><span class="preprocessor">#define CAPCOM_PISEL(base)          MMIO32((base) + 0x04)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7339d71e08caeaa16c3c5efaee4fe42e"> 1026</a></span><span class="preprocessor">#define CAPCOM_PISEL_C1C0IS         BIT(0)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6ba72cbd027dc5f04120e2c23879ef2"> 1027</a></span><span class="preprocessor">#define CAPCOM_PISEL_C3C2IS         BIT(1)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4eb162a1f7dd85201a1c028834f4f957"> 1028</a></span><span class="preprocessor">#define CAPCOM_PISEL_C5C4IS         BIT(2)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1900f0b042c8cceb2eb8cf37da801ed2"> 1029</a></span><span class="preprocessor">#define CAPCOM_PISEL_C7C6IS         BIT(3)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a27d209799edfb69a696e527dd3814aeb"> 1030</a></span><span class="preprocessor">#define CAPCOM_PISEL_T0INIS         BIT(4)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8761a17369349a0bfe72de9604b70848"> 1031</a></span><span class="preprocessor">#define CAPCOM_PISEL_T1INIS         BIT(5)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aabcb7f9a30c0a26cf83abe7406cf7d9e"> 1034</a></span><span class="preprocessor">#define CAPCOM_ID(base)             MMIO32((base) + 0x08)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a09556d1fad05e0918ff7e69c7dd984d5"> 1036</a></span><span class="preprocessor">#define CAPCOM_T01CON(base)         MMIO32((base) + 0x10)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a124f722898ac4aae754757d8b9c3ac74"> 1037</a></span><span class="preprocessor">#define CAPCOM_T01CON_T0I           GENMASK(2, 0)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab235678585c908005ce0695064595cf5"> 1038</a></span><span class="preprocessor">#define CAPCOM_T01CON_T0I_SHIFT     0</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa41c611a43c70fc5f13340a7d36d694a"> 1039</a></span><span class="preprocessor">#define CAPCOM_T01CON_T0M           BIT(3)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8a8b573a18ce91cdcac1ce33c5438f87"> 1040</a></span><span class="preprocessor">#define CAPCOM_T01CON_T0R           BIT(6)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc6bd3b9bc2f3ca8d9a44bd08ecb76e3"> 1041</a></span><span class="preprocessor">#define CAPCOM_T01CON_T1I           GENMASK(10, 8)</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab876cf7d592f43a2d6c9464119c1f635"> 1042</a></span><span class="preprocessor">#define CAPCOM_T01CON_T1I_SHIFT     8</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4307eebd5938815333885714e56c63b2"> 1043</a></span><span class="preprocessor">#define CAPCOM_T01CON_T1M           BIT(11)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab81b39ed54adf40464920b0c9e0a6e86"> 1044</a></span><span class="preprocessor">#define CAPCOM_T01CON_T1R           BIT(14)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af07965cdcd274a487e282dff1d21104b"> 1046</a></span><span class="preprocessor">#define CAPCOM_CCM0(base)           MMIO32((base) + 0x14)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab76b5d422550eb0ed4bad7190026bcd8"> 1047</a></span><span class="preprocessor">#define CAPCOM_CCM0_MOD0            GENMASK(2, 0)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d7407c1325fc87b67e356dbdc3ef325"> 1048</a></span><span class="preprocessor">#define CAPCOM_CCM0_MOD0_SHIFT      0</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1b851df20789003877b21aabdeceea78"> 1049</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC0            BIT(3)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9c74670ec3f1dee53676932d023cac44"> 1050</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC0_TIM0       0x0</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adac237de275a204f5c52086839a72929"> 1051</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC0_TIM1       0x8</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5625074ae7f66c7c5b6ae653c7a01c1d"> 1052</a></span><span class="preprocessor">#define CAPCOM_CCM0_MOD1            GENMASK(6, 4)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2e8420ec34ea3af948ddd09558a0e53c"> 1053</a></span><span class="preprocessor">#define CAPCOM_CCM0_MOD1_SHIFT      4</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a67235143c70ba9a629589761ffaaa136"> 1054</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC1            BIT(7)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d8b9125e4113ecf87e6738d42d160de"> 1055</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC1_TIM0       0x0</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae6f27b982ab81cd6a54f7a61cd85e4a7"> 1056</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC1_TIM1       0x80</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac749a939d9a8cab66ca0f217661af50d"> 1057</a></span><span class="preprocessor">#define CAPCOM_CCM0_MOD2            GENMASK(10, 8)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a672c73938d1ffeed7384dec4aab5759e"> 1058</a></span><span class="preprocessor">#define CAPCOM_CCM0_MOD2_SHIFT      8</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a877990a0441da93e78b0e2e31892f4c4"> 1059</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC2            BIT(11)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adcbc8f744fbfb843b0bb23b4a163fd8b"> 1060</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC2_TIM0       0x0</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad7d900df1dfdbcac29fc62828468e8f6"> 1061</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC2_TIM1       0x800</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a92abd0efc667c9539d15aaade9e41077"> 1062</a></span><span class="preprocessor">#define CAPCOM_CCM0_MOD3            GENMASK(14, 12)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1e998d8a6dc72b37e866c45e8243e543"> 1063</a></span><span class="preprocessor">#define CAPCOM_CCM0_MOD3_SHIFT      12</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff978944eb891fca412a9881046f208e"> 1064</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC3            BIT(15)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aabd9b4a6bd53f3318838ec68f756e8ec"> 1065</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC3_TIM0       0x0</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a91ddeba4881249ce83bf72c425bd37dc"> 1066</a></span><span class="preprocessor">#define CAPCOM_CCM0_ACC3_TIM1       0x8000</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7bdfe0f828b8a25f15374d73d12e9529"> 1068</a></span><span class="preprocessor">#define CAPCOM_CCM1(base)           MMIO32((base) + 0x18)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1fd5f79ca32fc6b7c1e008d071e9e490"> 1069</a></span><span class="preprocessor">#define CAPCOM_CCM1_MOD4            GENMASK(2, 0)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad12246a95125a6bf6e5171eaab6b72d9"> 1070</a></span><span class="preprocessor">#define CAPCOM_CCM1_MOD4_SHIFT      0</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a22a399066915846efa04599ef8460aef"> 1071</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC4            BIT(3)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a231ef0a11e62ca4cc295b46c52be5eb1"> 1072</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC4_TIM0       0x0</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9bb787b2028307fb96158b4bdb646023"> 1073</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC4_TIM1       0x8</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a883b7c9eb5692652173c3fb8b57c441a"> 1074</a></span><span class="preprocessor">#define CAPCOM_CCM1_MOD5            GENMASK(6, 4)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7f51e8f827a3840ed427d8f59066321d"> 1075</a></span><span class="preprocessor">#define CAPCOM_CCM1_MOD5_SHIFT      4</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a35c957838d5db58e2aee5813a4af7cf4"> 1076</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC5            BIT(7)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6d00966f67ba43c842f7b7a357fcac5b"> 1077</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC5_TIM0       0x0</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad70379ec48c1f2d503c709719b23e4cb"> 1078</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC5_TIM1       0x80</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7f917a852abd3a0fd640ba5edf64655"> 1079</a></span><span class="preprocessor">#define CAPCOM_CCM1_MOD6            GENMASK(10, 8)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaed93d3ef53fa38c6844275c1efc30c7"> 1080</a></span><span class="preprocessor">#define CAPCOM_CCM1_MOD6_SHIFT      8</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab8520bde02c7f3e1800d35fb2c38ff3c"> 1081</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC6            BIT(11)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4753001c70fa885ff10b5470869c0479"> 1082</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC6_TIM0       0x0</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c14942a2109892ce6906879d5d6e3cd"> 1083</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC6_TIM1       0x800</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac9fcaf0cbbb75be57c570f9f25ec0e58"> 1084</a></span><span class="preprocessor">#define CAPCOM_CCM1_MOD7            GENMASK(14, 12)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac1577ab680b017fd666578c21119cdc6"> 1085</a></span><span class="preprocessor">#define CAPCOM_CCM1_MOD7_SHIFT      12</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a82c3d5100119b3f3070a3b24ce25ad2d"> 1086</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC7            BIT(15)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a593796f07cf5969ac7b82360bae24450"> 1087</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC7_TIM0       0x0</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a28716f2762284293a8684464a39b7467"> 1088</a></span><span class="preprocessor">#define CAPCOM_CCM1_ACC7_TIM1       0x8000</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae50b7dcb81e39399332c596f81381fe8"> 1090</a></span><span class="preprocessor">#define CAPCOM_OUT(base)            MMIO32((base) + 0x24)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af36f3de755492cde5729d91896db04f3"> 1091</a></span><span class="preprocessor">#define CAPCOM_OUT_O0               BIT(0)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aac2eeb64b9bffd47cd83f199100df41d"> 1092</a></span><span class="preprocessor">#define CAPCOM_OUT_O1               BIT(1)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad675ffc93b6b209dbc06634500f913fb"> 1093</a></span><span class="preprocessor">#define CAPCOM_OUT_O2               BIT(2)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0da4fcedd3dcd62c53af6a3c542a302c"> 1094</a></span><span class="preprocessor">#define CAPCOM_OUT_O3               BIT(3)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab4e8021e283f7e7506f768f98b44f2b0"> 1095</a></span><span class="preprocessor">#define CAPCOM_OUT_O4               BIT(4)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad78c7bdceadc09870988614e78125505"> 1096</a></span><span class="preprocessor">#define CAPCOM_OUT_O5               BIT(5)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa23a8a595c0fda55c31d05af4e8de7e2"> 1097</a></span><span class="preprocessor">#define CAPCOM_OUT_O6               BIT(6)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aba8f887a51525fe813dd681d76d66688"> 1098</a></span><span class="preprocessor">#define CAPCOM_OUT_O7               BIT(7)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a00b41ff2d15c8b6598430f59bf9294d9"> 1100</a></span><span class="preprocessor">#define CAPCOM_IOC(base)            MMIO32((base) + 0x28)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3a860a776134756fee604b1ce09012e3"> 1101</a></span><span class="preprocessor">#define CAPCOM_IOC_PDS              BIT(3)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab4e7f5924c7054ec37994baaf0829a0c"> 1102</a></span><span class="preprocessor">#define CAPCOM_IOC_PDS_OUT          0x0</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae9c8d625be34f4f8d1cfacbecdfde7ed"> 1103</a></span><span class="preprocessor">#define CAPCOM_IOC_PDS_IN           0x8</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a37d28ab3aa196f680fb67b655ed588c3"> 1105</a></span><span class="preprocessor">#define CAPCOM_SEM(base)            MMIO32((base) + 0x2C)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af12f702a1396af88e5f1b289c63c196d"> 1106</a></span><span class="preprocessor">#define CAPCOM_SEM_SEM0             BIT(0)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca100059dd072f0bebb4f2f0d9ca39dc"> 1107</a></span><span class="preprocessor">#define CAPCOM_SEM_SEM1             BIT(1)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a05b7c7b7e3c83e475807cfec2ae6ae1b"> 1108</a></span><span class="preprocessor">#define CAPCOM_SEM_SEM2             BIT(2)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6cf9dc905c4875e394602535ab8d7ee6"> 1109</a></span><span class="preprocessor">#define CAPCOM_SEM_SEM3             BIT(3)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a629c2ed5743b6f16f52596e7e72af96b"> 1110</a></span><span class="preprocessor">#define CAPCOM_SEM_SEM4             BIT(4)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afb2faaee0b717f4ac0e144d82793d1c8"> 1111</a></span><span class="preprocessor">#define CAPCOM_SEM_SEM5             BIT(5)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7e6bb59ed8c47529a2707b3b0b4269f2"> 1112</a></span><span class="preprocessor">#define CAPCOM_SEM_SEM6             BIT(6)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa2f436d3cdea16ed5883f6290cb11196"> 1113</a></span><span class="preprocessor">#define CAPCOM_SEM_SEM7             BIT(7)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span> </div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad55d0bfa4dafab06e308db091a3a6338"> 1115</a></span><span class="preprocessor">#define CAPCOM_SEE(base)            MMIO32((base) + 0x30)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a01e7bd251880d3961ba1afc244f1e8aa"> 1116</a></span><span class="preprocessor">#define CAPCOM_SEE_SEE0             BIT(0)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a141db0267b313f26e975e8012bcfb737"> 1117</a></span><span class="preprocessor">#define CAPCOM_SEE_SEE1             BIT(1)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adfb614317f195f915ab7ac5d26301528"> 1118</a></span><span class="preprocessor">#define CAPCOM_SEE_SEE2             BIT(2)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9fbe39e83df0235a7c4fd78e41fe8eae"> 1119</a></span><span class="preprocessor">#define CAPCOM_SEE_SEE3             BIT(3)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a871bb3d235e62c147233bdce46367cfe"> 1120</a></span><span class="preprocessor">#define CAPCOM_SEE_SEE4             BIT(4)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac3006b297c6d3d59e438f0f27f471480"> 1121</a></span><span class="preprocessor">#define CAPCOM_SEE_SEE5             BIT(5)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2315484e174dd3e985a824363548ca9d"> 1122</a></span><span class="preprocessor">#define CAPCOM_SEE_SEE6             BIT(6)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6f9e10964b1280e6016baef494dc301b"> 1123</a></span><span class="preprocessor">#define CAPCOM_SEE_SEE7             BIT(7)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4e869891f8842432c44fc4de8691d761"> 1125</a></span><span class="preprocessor">#define CAPCOM_DRM(base)            MMIO32((base) + 0x34)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9baf757576baab7ee4000937f35d72e8"> 1126</a></span><span class="preprocessor">#define CAPCOM_DRM_DR0M             GENMASK(1, 0)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a25ce8afa468599ea528170abbbe728c3"> 1127</a></span><span class="preprocessor">#define CAPCOM_DRM_DR0M_SHIFT       0</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a801efbcc4c190d2e70fa99b66f5f0bf3"> 1128</a></span><span class="preprocessor">#define CAPCOM_DRM_DR0M_CON         0x0</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6e052ec12d268dc57bbfbac7cd402aef"> 1129</a></span><span class="preprocessor">#define CAPCOM_DRM_DR0M_DIS         0x1</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad723dd7f313d55a0b62548cab2e16162"> 1130</a></span><span class="preprocessor">#define CAPCOM_DRM_DR0M_EN          0x2</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaed126415d6f0cb7cacbaebb462e12b7"> 1131</a></span><span class="preprocessor">#define CAPCOM_DRM_DR0M_RES         0x3</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a54a7ed0627b32d89a7239be015d3ec5b"> 1132</a></span><span class="preprocessor">#define CAPCOM_DRM_DR1M             GENMASK(3, 2)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7c4c43a13ad972e2504b1ed5f2f5c40e"> 1133</a></span><span class="preprocessor">#define CAPCOM_DRM_DR1M_SHIFT       2</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af3745abbea544fa5b12775ac9ef687d8"> 1134</a></span><span class="preprocessor">#define CAPCOM_DRM_DR1M_CON         0x0</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a712525a019dda5e322620fd6a228cce8"> 1135</a></span><span class="preprocessor">#define CAPCOM_DRM_DR1M_DIS         0x4</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afdec17ae5cb623ac963d92fcd2822124"> 1136</a></span><span class="preprocessor">#define CAPCOM_DRM_DR1M_EN          0x8</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac00f3b93c556a5bae2c8c8f507c23594"> 1137</a></span><span class="preprocessor">#define CAPCOM_DRM_DR1M_RES         0xC</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aed2c23d9ef12b5c8aa0b56450ac40198"> 1138</a></span><span class="preprocessor">#define CAPCOM_DRM_DR2M             GENMASK(5, 4)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a61bd2ca235b934d8d0a1421a08097376"> 1139</a></span><span class="preprocessor">#define CAPCOM_DRM_DR2M_SHIFT       4</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acc0e555d50d3e2e1074367d91b9d7025"> 1140</a></span><span class="preprocessor">#define CAPCOM_DRM_DR2M_CON         0x0</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a313abfea7e96a8c8db35f0c9ea2aabc9"> 1141</a></span><span class="preprocessor">#define CAPCOM_DRM_DR2M_DIS         0x10</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae22b02e7184f20c9629fd7144948fe6a"> 1142</a></span><span class="preprocessor">#define CAPCOM_DRM_DR2M_EN          0x20</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a069012817d960f9ec59a1119dd30d789"> 1143</a></span><span class="preprocessor">#define CAPCOM_DRM_DR2M_RES         0x30</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a614dcbbeb8906e52268579ce22396b29"> 1144</a></span><span class="preprocessor">#define CAPCOM_DRM_DR3M             GENMASK(7, 6)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4d0bdc651cb46127ed09058f63dbb316"> 1145</a></span><span class="preprocessor">#define CAPCOM_DRM_DR3M_SHIFT       6</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a54e781ffc290f4cef8f521be7954cbd5"> 1146</a></span><span class="preprocessor">#define CAPCOM_DRM_DR3M_CON         0x0</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aed635f671beda81b332415ff04eeec01"> 1147</a></span><span class="preprocessor">#define CAPCOM_DRM_DR3M_DIS         0x40</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1714850cd19f955cbb622c2df9d9b02e"> 1148</a></span><span class="preprocessor">#define CAPCOM_DRM_DR3M_EN          0x80</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff12ba77efa11234dd6d353df1d2c16b"> 1149</a></span><span class="preprocessor">#define CAPCOM_DRM_DR3M_RES         0xC0</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acd2dcbe5b9fb382521cabbb50438899b"> 1151</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE(base)        MMIO32((base) + 0x38)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab4c410922b2ddd042b814c5749869af1"> 1152</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE0      BIT(0)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a374415a54c7c6f0002c1305159eddf8a"> 1153</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE0_NOE  0x0</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa283b3dbc6c6cb95bfbf5c6d7f25d99c"> 1154</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE0_SET  0x1</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a75af309c876935614e07f0b5dbbb5916"> 1155</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE1      BIT(1)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ace07dc6cf59e79189d8dd49fcb8305cb"> 1156</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE1_NOE  0x0</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a11ea662d3a186ec22de36fe8cac6d1fc"> 1157</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE1_SET  0x2</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89a2f50bfd037d9fa7f4bf66ec5dff92"> 1158</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE2      BIT(2)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0487c5017aef1195db762f5a741dc781"> 1159</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE2_NOE  0x0</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1b5f7ac2bcde809d34075f55faa14066"> 1160</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE2_SET  0x4</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a909cafb7693357d12fd467ff6586d7a9"> 1161</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE3      BIT(3)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff0d5609481fbf5353c3625b64632409"> 1162</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE3_NOE  0x0</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7f0cb5c1523de355cd062be5bdc60a49"> 1163</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE3_SET  0x8</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a22dfa1b801b4c65c473b7f4b74dafe54"> 1164</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE4      BIT(4)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acb2839bf462348bdf070d425bc1d2669"> 1165</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE4_NOE  0x0</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae902f1bd1ba070bc65f5f5c20aa76a11"> 1166</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE4_SET  0x10</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a96afcd81ff36ee1d8bd4d957abd9d0c6"> 1167</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE5      BIT(5)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae848eece8a3110f21251b0ec897d2e52"> 1168</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE5_NOE  0x0</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa97bc5c426c569e7a6ebdc10e2c0f075"> 1169</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE5_SET  0x20</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a03864dddb6b59df2f193fd9b6778e319"> 1170</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE6      BIT(6)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a330355ffb3666e85bd1dcc88d0bf70c3"> 1171</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE6_NOE  0x0</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3a42c266b540c0eba99b3a7fe3e74972"> 1172</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE6_SET  0x40</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abd87f430472fd912c0d1db0e8d9770a0"> 1173</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE7      BIT(7)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6d35b0c148d4494734d2948aff175834"> 1174</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE7_NOE  0x0</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5cee0bf00465d5d63b49af24ed1813d4"> 1175</a></span><span class="preprocessor">#define CAPCOM_WHBSSEE_SETSEE7_SET  0x80</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae4ea91ec9744a6bb74a720c2b082c405"> 1177</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE(base)        MMIO32((base) + 0x3C)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d9bcd93a6cace87c093ee2eacc82f18"> 1178</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE0      BIT(0)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adf9643a25315be7e8b33ef96e3a5544a"> 1179</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE0_NOE  0x0</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4306fb8d36e77c34c6764ea5de2beb07"> 1180</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE0_CLR  0x1</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a17d52e4324b76600055defd58cdc955d"> 1181</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE1      BIT(1)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab38fc6d6dd7ea592c6a2846ec3537b1e"> 1182</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE1_NOE  0x0</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a33bbe6442b4380e5012549456a2f4657"> 1183</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE1_CLR  0x2</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a494a79931b6c0660cf1eb188201a0a78"> 1184</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE2      BIT(2)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a06da5e47cf1508db1799656b92248e79"> 1185</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE2_NOE  0x0</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2c63d05c4386afe04aa3125778e941da"> 1186</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE2_CLR  0x4</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a963b42842437f228736d8cd1ef8949d9"> 1187</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE3      BIT(3)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa365ec50e83a38740c25ecaf965cbf61"> 1188</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE3_NOE  0x0</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b4a2e06d7cba159032ccd95b266ac45"> 1189</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE3_CLR  0x8</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a092b1aaeb1e5c46be84e327f42d49a47"> 1190</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE4      BIT(4)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a80f64c250577c15044a5c02320b80faa"> 1191</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE4_NOE  0x0</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a85563973fb9fd5fa4d6d3f9a4bf9e373"> 1192</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE4_CLR  0x10</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a63bfec00e4bc57621ae50fbbdcb58e58"> 1193</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE5      BIT(5)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4db3778f86e89ecb18107dabca2eab9d"> 1194</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE5_NOE  0x0</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad5b443d68d58fde5df848da673480b09"> 1195</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE5_CLR  0x20</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5a634698e772f1cad6eca318fc042f60"> 1196</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE6      BIT(6)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa7f87b66c36f471622d4dbafe4770b68"> 1197</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE6_NOE  0x0</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a57d353926fdad67db33664708e883aee"> 1198</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE6_CLR  0x40</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab45e702df330f1c5b17013f0a3426297"> 1199</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE7      BIT(7)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa754308f807008bca94a725e7732db7f"> 1200</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE7_NOE  0x0</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8b9391ae9c580fa25befce392972b4ce"> 1201</a></span><span class="preprocessor">#define CAPCOM_WHBCSEE_CLRSEE7_CLR  0x80</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3866078887a3fa0f6c468bd9b0f14797"> 1203</a></span><span class="preprocessor">#define CAPCOM_T0(base)             MMIO32((base) + 0x40)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a98c1c0a7afa39f1d0ce0e6b6bdb5ec88"> 1204</a></span><span class="preprocessor">#define CAPCOM_T0_T0                GENMASK(30, 0)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#addc4680952f585a08d950004453a7741"> 1205</a></span><span class="preprocessor">#define CAPCOM_T0_T0_SHIFT          0</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d6fec759ce1d2ffd739a31551b1bfa2"> 1206</a></span><span class="preprocessor">#define CAPCOM_T0_OVF0              BIT(31)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a73bb767052c920093a2bf658adc69e06"> 1207</a></span><span class="preprocessor">#define CAPCOM_T0_OVF0_CLEARED      0x0</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a67e9a59b358453ea9739bebeaa493d0a"> 1208</a></span><span class="preprocessor">#define CAPCOM_T0_OVF0_SET          0x80000000</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab69cec1924753973335b9f5ad2863782"> 1210</a></span><span class="preprocessor">#define CAPCOM_T0REL(base)          MMIO32((base) + 0x44)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af596f1d14bc64a42077dca18be8710db"> 1211</a></span><span class="preprocessor">#define CAPCOM_T0REL_T0REL          GENMASK(30, 0)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aab67f1c349853e70ee7113f2428f61c7"> 1212</a></span><span class="preprocessor">#define CAPCOM_T0REL_T0REL_SHIFT    0</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5b75a1677b13577f49c52543f0337c5c"> 1214</a></span><span class="preprocessor">#define CAPCOM_T1(base)             MMIO32((base) + 0x48)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1e38b8d06de0793bc0112d5ac8d6c1e2"> 1215</a></span><span class="preprocessor">#define CAPCOM_T1_T1                GENMASK(30, 0)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae04116409f4c9659b438e69459c27fe0"> 1216</a></span><span class="preprocessor">#define CAPCOM_T1_T1_SHIFT          0</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0b0006e2d5eb031823c5d2ac93140f72"> 1217</a></span><span class="preprocessor">#define CAPCOM_T1_OVF1              BIT(31)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9aa156a65e86809b9e7b1322d28307d0"> 1218</a></span><span class="preprocessor">#define CAPCOM_T1_OVF1_CLEARED      0x0</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf71fc0f6ba5f0e53b60deff075b4d64"> 1219</a></span><span class="preprocessor">#define CAPCOM_T1_OVF1_SET          0x80000000</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span> </div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a42af2d5d796e1ffad1f8ec2349d6e6bb"> 1221</a></span><span class="preprocessor">#define CAPCOM_T1REL(base)          MMIO32((base) + 0x4C)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a49ddccf4b46419d23ad489ad100fbd8b"> 1222</a></span><span class="preprocessor">#define CAPCOM_T1REL_T1REL          GENMASK(30, 0)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab91a2f87befeb4a45a8fa15ec6aec2b4"> 1223</a></span><span class="preprocessor">#define CAPCOM_T1REL_T1REL_SHIFT    0</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c5ec026b99aff09df6360290b0667cb"> 1225</a></span><span class="preprocessor">#define CAPCOM_CC(base, n)          MMIO32(base + 0x50 + ((n) * 0x4))</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span> </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8ea81443ef0fb0f656b125eae3493d30"> 1227</a></span><span class="preprocessor">#define CAPCOM_T01OCR(base)         MMIO32((base) + 0x94)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afd895333d53461d0fbbf53321f067618"> 1228</a></span><span class="preprocessor">#define CAPCOM_T01OCR_CT0           BIT(0)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc358119238c45b9bd9d725574874dbc"> 1229</a></span><span class="preprocessor">#define CAPCOM_T01OCR_CT0_NOC       0x0</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2a3cee6b2932179f2ca9673d1e7ff60b"> 1230</a></span><span class="preprocessor">#define CAPCOM_T01OCR_CT0_CSR       0x1</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa780d2e37515a598311fdaf06aedb021"> 1231</a></span><span class="preprocessor">#define CAPCOM_T01OCR_CT1           BIT(1)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0bd3accd1975eea8102306d1e9da464a"> 1232</a></span><span class="preprocessor">#define CAPCOM_T01OCR_CT1_NOC       0x0</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeb517b062d68799681b79d4a0111f7fc"> 1233</a></span><span class="preprocessor">#define CAPCOM_T01OCR_CT1_CSR       0x2</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span> </div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa96a1c9f2abf25e4fbebf909aa1518c6"> 1235</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT(base)        MMIO32((base) + 0x98)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a59ff66e01ed4235eb0b12db93e25236e"> 1236</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT_SET0O        BIT(0)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3cf20e531619533ee62adc1e83a09bfb"> 1237</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT_SET1O        BIT(1)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89139d2b5cba67e03f79c6f4cd541309"> 1238</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT_SET2O        BIT(2)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a182cded40661f7261149a7726b41d7db"> 1239</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT_SET3O        BIT(3)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad695830efb05347fb111881c974ec219"> 1240</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT_SET4O        BIT(4)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a04e216b904bc49b255b98df39e12f632"> 1241</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT_SET5O        BIT(5)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1831926e7e9a222ebe0c29ebe01a25cf"> 1242</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT_SET6O        BIT(6)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a71cdfe774b14b13592af97ead06b3f0c"> 1243</a></span><span class="preprocessor">#define CAPCOM_WHBSOUT_SET7O        BIT(7)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5bc4ffbc3681c4e563564d63def85d47"> 1245</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT(base)        MMIO32((base) + 0x9C)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af8febfb00d56bb5fd211f613f36420af"> 1246</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT_CLR0O        BIT(0)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a58ff15e7f088717bb9c8914bdb348a76"> 1247</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT_CLR1O        BIT(1)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a842a522d78b49376267301c70bb96d1b"> 1248</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT_CLR2O        BIT(2)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5a90d6834baf2d8ef386666da8797d99"> 1249</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT_CLR3O        BIT(3)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0c921cb6dff87de2df0ad09252173df3"> 1250</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT_CLR4O        BIT(4)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9930915b85b99b4d0c150cd12d8731f3"> 1251</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT_CLR5O        BIT(5)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a53779f74333d65d07aaf45f0dd7991c4"> 1252</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT_CLR6O        BIT(6)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a91814275b2d2cf0b2e9005a1f2639020"> 1253</a></span><span class="preprocessor">#define CAPCOM_WHBCOUT_CLR7O        BIT(7)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a43da1f3464b439e3ba315ae27460a640"> 1256</a></span><span class="preprocessor">#define CAPCOM_CC7_SRC(base)        MMIO32((base) + 0xD8)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span> </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a211503bc5e5bdcd8e4fdeb45c40ee0da"> 1259</a></span><span class="preprocessor">#define CAPCOM_CC6_SRC(base)        MMIO32((base) + 0xDC)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a756667689b623420a616f03a3194e9b5"> 1262</a></span><span class="preprocessor">#define CAPCOM_CC5_SRC(base)        MMIO32((base) + 0xE0)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abd2867b1aef56ba839303f6b64fbc421"> 1265</a></span><span class="preprocessor">#define CAPCOM_CC4_SRC(base)        MMIO32((base) + 0xE4)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9bda71e007cc2ebb2ccb8eae409fcd46"> 1268</a></span><span class="preprocessor">#define CAPCOM_CC3_SRC(base)        MMIO32((base) + 0xE8)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab2c5d0bece50047a5bb1b2b421188995"> 1271</a></span><span class="preprocessor">#define CAPCOM_CC2_SRC(base)        MMIO32((base) + 0xEC)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span> </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a80667a9e1b0014fbb68d344505cde555"> 1274</a></span><span class="preprocessor">#define CAPCOM_CC1_SRC(base)        MMIO32((base) + 0xF0)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac5c83af01e13f00fbe55e5b6d92c4e23"> 1277</a></span><span class="preprocessor">#define CAPCOM_CC0_SRC(base)        MMIO32((base) + 0xF4)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span> </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a939dba9062922cea0f71d32648bfb135"> 1280</a></span><span class="preprocessor">#define CAPCOM_T1_SRC(base)         MMIO32((base) + 0xF8)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa5706c4dc3ab08f7742afd4e3a89bf73"> 1283</a></span><span class="preprocessor">#define CAPCOM_T0_SRC(base)         MMIO32((base) + 0xFC)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span> </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">// GPIO [MOD_NUM=F023, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">// GPIO module, registers found on some &quot;siemens club&quot; forum, dont known source.</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acce3b8a909ed8b957b4e411dfb7cbd91"> 1288</a></span><span class="preprocessor">#define GPIO_BASE           0xF4300000</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a94883e3c8c1bfc5d231f729c57b3aee9"> 1290</a></span><span class="preprocessor">#define GPIO_CLC            MMIO32(GPIO_BASE + 0x00)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a029a3b43430d9dbe00700dabae329fb8"> 1293</a></span><span class="preprocessor">#define GPIO_ID             MMIO32(GPIO_BASE + 0x08)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af6a5d9c75d7ead28adbf4cbdc9d52d62"> 1295</a></span><span class="preprocessor">#define GPIO_MON_CR1        MMIO32(GPIO_BASE + 0x10)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a319d5d7ec87111efddcaddc630e8324d"> 1297</a></span><span class="preprocessor">#define GPIO_MON_CR2        MMIO32(GPIO_BASE + 0x14)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7aaf3770fdcae94dd9d92ab4ab29a545"> 1299</a></span><span class="preprocessor">#define GPIO_MON_CR3        MMIO32(GPIO_BASE + 0x18)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a97dab813bd1a876ccdec0b9344c9e373"> 1301</a></span><span class="preprocessor">#define GPIO_MON_CR4        MMIO32(GPIO_BASE + 0x1C)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span> </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a50e2e0aca2b651e066ebc5aeb5fdad25"> 1303</a></span><span class="preprocessor">#define GPIO_PIN(n)         MMIO32(GPIO_BASE + 0x20 + ((n) * 0x4))</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5fb83110a9bec04966e869960050b2fe"> 1304</a></span><span class="preprocessor">#define GPIO_IS             GENMASK(2, 0)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a64c6f9441df8b3a3a9c547e475754f15"> 1305</a></span><span class="preprocessor">#define GPIO_IS_SHIFT       0</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a41edea4fb1de659ffa110f1f81ee1669"> 1306</a></span><span class="preprocessor">#define GPIO_IS_NONE        0x0</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab6cf3c8f8e94d36170100d16b1cb7b71"> 1307</a></span><span class="preprocessor">#define GPIO_IS_ALT0        0x1</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c3de7485162b6ce1d0ea3c91e367033"> 1308</a></span><span class="preprocessor">#define GPIO_IS_ALT1        0x2</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab516324eb03c60f8e3d3cc60bb63e499"> 1309</a></span><span class="preprocessor">#define GPIO_IS_ALT2        0x3</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeb29c0a08c16817aa5cf49830fc20715"> 1310</a></span><span class="preprocessor">#define GPIO_IS_ALT3        0x4</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a60fb7b808fe659cb15ce2ac9228d4039"> 1311</a></span><span class="preprocessor">#define GPIO_IS_ALT4        0x5</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a922518c7672b5ec46a3e7d31d64a8c7c"> 1312</a></span><span class="preprocessor">#define GPIO_IS_ALT5        0x6</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a12a4f9f1d38a185e62d32fa5c808e63a"> 1313</a></span><span class="preprocessor">#define GPIO_IS_ALT6        0x7</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab872e42965b784f6479247ed74294345"> 1314</a></span><span class="preprocessor">#define GPIO_OS             GENMASK(6, 4)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab83687a63e3ade3328a524b5529e31a4"> 1315</a></span><span class="preprocessor">#define GPIO_OS_SHIFT       4</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0dd49be4e3c498017bfbf5ff4b45c9d4"> 1316</a></span><span class="preprocessor">#define GPIO_OS_NONE        0x0</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ace42ff96bc8dbf7c543506a1216da5a2"> 1317</a></span><span class="preprocessor">#define GPIO_OS_ALT0        0x10</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9271677ce763bd492f72c7f698b9c15c"> 1318</a></span><span class="preprocessor">#define GPIO_OS_ALT1        0x20</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acf74a44e06260397a98f8f574319914d"> 1319</a></span><span class="preprocessor">#define GPIO_OS_ALT2        0x30</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af22c52b50b40676af6e9ad947cf9039b"> 1320</a></span><span class="preprocessor">#define GPIO_OS_ALT3        0x40</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac1595cc60fc709504357ed057100de19"> 1321</a></span><span class="preprocessor">#define GPIO_OS_ALT4        0x50</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a340e99f6343317d8a25dc072ae6fd54a"> 1322</a></span><span class="preprocessor">#define GPIO_OS_ALT5        0x60</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0de56a4602099b5c87d45e402e9e97c9"> 1323</a></span><span class="preprocessor">#define GPIO_OS_ALT6        0x70</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b646d91fcdff6b7a27fb90ee93ea2ee"> 1324</a></span><span class="preprocessor">#define GPIO_PS             BIT(8)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a18060d3f062cced32c2b9f6dceb19b99"> 1325</a></span><span class="preprocessor">#define GPIO_PS_ALT         0x0</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae1741bb9f95500613c2e23f2058e2e64"> 1326</a></span><span class="preprocessor">#define GPIO_PS_MANUAL      0x100</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a07e2917a417b0798050e59bc556c0bc4"> 1327</a></span><span class="preprocessor">#define GPIO_DATA           BIT(9)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a58fa2c570610276c30c3e75756bd57d0"> 1328</a></span><span class="preprocessor">#define GPIO_DATA_LOW       0x0</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a453457a37f2d6a57de67d6b5388b5e54"> 1329</a></span><span class="preprocessor">#define GPIO_DATA_HIGH      0x200</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a637a20b456c93e8248c861fa48510841"> 1330</a></span><span class="preprocessor">#define GPIO_DIR            BIT(10)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adbc9e9d13a7d97e5f6c418a263f48944"> 1331</a></span><span class="preprocessor">#define GPIO_DIR_IN         0x0</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4d2d9df24370e2c713c4362bb05e739e"> 1332</a></span><span class="preprocessor">#define GPIO_DIR_OUT        0x400</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1e9e899f78b80f369d9db3755a5d37d2"> 1333</a></span><span class="preprocessor">#define GPIO_PPEN           BIT(12)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2e830ab08549518befe0fe141823a5dd"> 1334</a></span><span class="preprocessor">#define GPIO_PPEN_PUSHPULL  0x0</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af1a149f43bda864fab9390405b3385e2"> 1335</a></span><span class="preprocessor">#define GPIO_PPEN_OPENDRAIN 0x1000</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9a68e22f2eba98547804552f08928f06"> 1336</a></span><span class="preprocessor">#define GPIO_PDPU           GENMASK(14, 13)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac550373d327d9062a09adf0c118f22b1"> 1337</a></span><span class="preprocessor">#define GPIO_PDPU_SHIFT     13</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af1bb145ce9a92a4c881be124c81db7f8"> 1338</a></span><span class="preprocessor">#define GPIO_PDPU_NONE      0x0</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a519b27bff6fc29a4ea5b678153cb8fcf"> 1339</a></span><span class="preprocessor">#define GPIO_PDPU_PULLUP    0x2000</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a58650690a24efe0aae534e92f8ea4ce4"> 1340</a></span><span class="preprocessor">#define GPIO_PDPU_PULLDOWN  0x4000</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a00a60425c75999d87736aa053bc5020e"> 1341</a></span><span class="preprocessor">#define GPIO_ENAQ           BIT(15)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a39eecd76d05129bed77d0bc78afc9730"> 1342</a></span><span class="preprocessor">#define GPIO_ENAQ_OFF       0x0</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5ae2c2dbd0f76b93b6500968cc059a56"> 1343</a></span><span class="preprocessor">#define GPIO_ENAQ_ON        0x8000</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment">// SCU [MOD_NUM=F040, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">// Looks like SCU module, registers collected using TC1766 official public datasheet and tests on real hardware (using &quot;black box&quot; method).</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a762d01e9b8f6002dbbe9682abacff1be"> 1348</a></span><span class="preprocessor">#define SCU_BASE                    0xF4400000</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa6e2e9df8a47a2f6b5f3cff45085fd4a"> 1350</a></span><span class="preprocessor">#define SCU_CLC                     MMIO32(SCU_BASE + 0x00)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a589a133a3e4c1baa5bfcdd58bc80b6a1"> 1353</a></span><span class="preprocessor">#define SCU_ID                      MMIO32(SCU_BASE + 0x08)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">/* Reset Status Register */</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a23bea58925e7e309d934a9d67f0b9c3b"> 1356</a></span><span class="preprocessor">#define SCU_RST_SR                  MMIO32(SCU_BASE + 0x10)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afdf89706589fc6ca24126b04699f8a38"> 1357</a></span><span class="preprocessor">#define SCU_RST_SR_RSSTM            BIT(0)                                   </span><span class="comment">// System Timer Reset Status</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af60c71fea825b575360cf7f6df7dfde4"> 1358</a></span><span class="preprocessor">#define SCU_RST_SR_RSEXT            BIT(1)                                   </span><span class="comment">// HDRST Line State during Last Reset</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8129f12dd24e3046c111b7e7687b882d"> 1359</a></span><span class="preprocessor">#define SCU_RST_SR_HWCFG            GENMASK(18, 16)                          </span><span class="comment">// Boot Configuration Selection Status</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7946152c389555c350eb268aedbb7978"> 1360</a></span><span class="preprocessor">#define SCU_RST_SR_HWCFG_SHIFT      16</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac5e959de288c2715549584a41ac3debb"> 1361</a></span><span class="preprocessor">#define SCU_RST_SR_HWBRKIN          BIT(21)                                  </span><span class="comment">// Latched State of BRKIN Input</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4d666f6f409cc380cce0c3517ceee8a3"> 1362</a></span><span class="preprocessor">#define SCU_RST_SR_TMPLS            BIT(22)                                  </span><span class="comment">// Latched State of TESTMODE Input</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb3b4e9b4ec0397936030336976a2849"> 1363</a></span><span class="preprocessor">#define SCU_RST_SR_PWORST           BIT(27)                                  </span><span class="comment">// The last reset was a power-on reset</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a18cebbae313edec02662f67a24b285c5"> 1364</a></span><span class="preprocessor">#define SCU_RST_SR_HDRST            BIT(28)                                  </span><span class="comment">// The last reset was a hardware reset.</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a315a6b64797daa221b0a22d9f15d5382"> 1365</a></span><span class="preprocessor">#define SCU_RST_SR_SFTRST           BIT(29)                                  </span><span class="comment">// The last reset was a software reset.</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a79c32af6a0869176f388743980e057a0"> 1366</a></span><span class="preprocessor">#define SCU_RST_SR_WDTRST           BIT(30)                                  </span><span class="comment">// The last reset was a watchdog reset.</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a266ff4abc0b96aade7773277c11c0b33"> 1367</a></span><span class="preprocessor">#define SCU_RST_SR_PWDRST           BIT(31)                                  </span><span class="comment">// The last reset was a wake-up from power-down</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">/* Reset Request Register */</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a12a0c5f0657568612751c0e179411447"> 1370</a></span><span class="preprocessor">#define SCU_RST_REQ                 MMIO32(SCU_BASE + 0x18)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0389a326843bdc57729162157a2020ac"> 1371</a></span><span class="preprocessor">#define SCU_RST_REQ_RRSTM           BIT(0)                                   </span><span class="comment">// Reset Request for the System Timer</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab8fed7b0f527786d54bb0ce632ece668"> 1372</a></span><span class="preprocessor">#define SCU_RST_REQ_RREXT           BIT(2)                                   </span><span class="comment">// Reset Request for External Devices</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7c601f02fa89ac82c3314dbeb267069"> 1373</a></span><span class="preprocessor">#define SCU_RST_REQ_SWCFG           GENMASK(18, 16)                          </span><span class="comment">// Software Boot Configuration</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab368d0336ea2019b315fcc1498588801"> 1374</a></span><span class="preprocessor">#define SCU_RST_REQ_SWCFG_SHIFT     16</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5018a05a81af362f0d6497456876e13c"> 1375</a></span><span class="preprocessor">#define SCU_RST_REQ_SWBRKIN         BIT(21)                                  </span><span class="comment">// Software Break Signal Boot Value</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad787207ca143de78d1241686328eb002"> 1376</a></span><span class="preprocessor">#define SCU_RST_REQ_SWBOOT          BIT(24)                                  </span><span class="comment">// Software Boot Configuration Selection</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span> </div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa2fa7e6efaab30fee758365b0ea2e542"> 1378</a></span><span class="preprocessor">#define SCU_WDTCON0                 MMIO32(SCU_BASE + 0x24)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5c3cb556e8f696d21d26b30b4ea93672"> 1379</a></span><span class="preprocessor">#define SCU_WDTCON0_ENDINIT         BIT(0)                                   </span><span class="comment">// End-of-Initialization Control Bit.</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a22a1346c094f1f907e8303a7054dac49"> 1380</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTLCK          BIT(1)                                   </span><span class="comment">// Lock bit to Control Access to WDT_CON0.</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a65ef6aee0d6fd8dffc14b41cfedf68e6"> 1381</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTHPW0         GENMASK(3, 2)                            </span><span class="comment">// Hardware Password 0.</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff2e3034d45291ee922e2ad44f591b10"> 1382</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTHPW0_SHIFT   2</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a92a738bc47f49d5d2fc7c6d4dc7f6641"> 1383</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTHPW1         GENMASK(7, 4)                            </span><span class="comment">// Hardware Password 1.</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4f26bc57461b71c2ba6f090c7c540f23"> 1384</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTHPW1_SHIFT   4</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a105f1a3b5676f83d187555f0a93fb223"> 1385</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTPW           GENMASK(15, 8)                           </span><span class="comment">// User-Definable Password Field for Access to WDT_CON0.</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a50472872007998a2f071b527a637e8ad"> 1386</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTPW_SHIFT     8</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2c4fb2da25bae5c660f89277bb490e6a"> 1387</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTREL          GENMASK(31, 16)                          </span><span class="comment">// Reload Value for the Watchdog Timer.</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae80a0b6bd6b9c8d0289a97576e0e3e21"> 1388</a></span><span class="preprocessor">#define SCU_WDTCON0_WDTREL_SHIFT    16</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa044c63933019e7d4f6596a71acfc441"> 1390</a></span><span class="preprocessor">#define SCU_WDTCON1                 MMIO32(SCU_BASE + 0x28)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae52db8cf9cdc626c4fa3b2ce85704e9e"> 1391</a></span><span class="preprocessor">#define SCU_WDTCON1_WDTIR           BIT(2)                                   </span><span class="comment">// Watchdog Timer Input Frequency Request Control Bit.</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5bff983712c1443b74ddfc3450cd4279"> 1392</a></span><span class="preprocessor">#define SCU_WDTCON1_WDTDR           BIT(3)                                   </span><span class="comment">// Watchdog Timer Disable Request Control Bit.</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a17ab59d4b694fc83ec313659f3363c77"> 1394</a></span><span class="preprocessor">#define SCU_WDT_SR                  MMIO32(SCU_BASE + 0x2C)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb95403c6988205fed6064e54495592a"> 1395</a></span><span class="preprocessor">#define SCU_WDT_SR_WDTAE            BIT(0)                                   </span><span class="comment">// Watchdog Access Error Status Flag</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d4d84ddfa38bfad36a6d4f29d6f366f"> 1396</a></span><span class="preprocessor">#define SCU_WDT_SR_WDTOE            BIT(1)                                   </span><span class="comment">// Watchdog Overflow Error Status Flag</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a86aebe41296aa17a61a90a2cb662cd06"> 1397</a></span><span class="preprocessor">#define SCU_WDT_SR_WDTIS            BIT(2)                                   </span><span class="comment">// Watchdog Input Clock Status Flag</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a76d25f02af4800513bc19207325d2de2"> 1398</a></span><span class="preprocessor">#define SCU_WDT_SR_WDTDS            BIT(3)                                   </span><span class="comment">// Watchdog Enable/Disable Status Flag</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a12e81e4ae80e2b90ee7e85426c73f25a"> 1399</a></span><span class="preprocessor">#define SCU_WDT_SR_WDTTO            BIT(4)                                   </span><span class="comment">// Watchdog Time-out Mode Flag</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a62e951b54ac61be248c3f35885513133"> 1400</a></span><span class="preprocessor">#define SCU_WDT_SR_WDTPR            BIT(5)                                   </span><span class="comment">// Watchdog Prewarning Mode Flag</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a07684023a2e9e997a4092b9fa12cc259"> 1401</a></span><span class="preprocessor">#define SCU_WDT_SR_WDTTIM           GENMASK(31, 16)                          </span><span class="comment">// Watchdog Timer Value</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f2092d16cf09bbd9c9ac6a03c7505ca"> 1402</a></span><span class="preprocessor">#define SCU_WDT_SR_WDTTIM_SHIFT     16</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2d953ebf3c4cfeb952a3c13c0f6a3edb"> 1404</a></span><span class="preprocessor">#define SCU_DSP_UNK0                MMIO32(SCU_BASE + 0x30)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span> </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6b9188e874a2aa6a789985b53e6febc5"> 1406</a></span><span class="preprocessor">#define SCU_EXTI                    MMIO32(SCU_BASE + 0x3C)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4ee4e07d73fa693645237f36c5de7c03"> 1407</a></span><span class="preprocessor">#define SCU_EXTI_EXT0_FALLING       BIT(0)</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2de9f847b380c9bc6c10c59f100a74a5"> 1408</a></span><span class="preprocessor">#define SCU_EXTI_EXT0_RISING        BIT(1)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a345cf6562012380726c08f39ff871006"> 1409</a></span><span class="preprocessor">#define SCU_EXTI_EXT1_FALLING       BIT(2)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa1b790e15c10ffcbb0d2fc96bf6f7349"> 1410</a></span><span class="preprocessor">#define SCU_EXTI_EXT1_RISING        BIT(3)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a39c14ea467a2a5ebe83e9c5a4a183ed1"> 1411</a></span><span class="preprocessor">#define SCU_EXTI_EXT2_FALLING       BIT(4)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d49950aa90f1e5c40e8710ec9c465a4"> 1412</a></span><span class="preprocessor">#define SCU_EXTI_EXT2_RISING        BIT(5)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0e9cc4bac8563851c8500403106f3bd6"> 1413</a></span><span class="preprocessor">#define SCU_EXTI_EXT3_FALLING       BIT(6)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad88463b726c54c83f96a6c015fce1067"> 1414</a></span><span class="preprocessor">#define SCU_EXTI_EXT3_RISING        BIT(7)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9dee5f8804cfbdbd33fe68c8cf94a6e2"> 1415</a></span><span class="preprocessor">#define SCU_EXTI_EXT4_FALLING       BIT(8)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad09656630a8cc2d49d387f75c588c5f2"> 1416</a></span><span class="preprocessor">#define SCU_EXTI_EXT4_RISING        BIT(9)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7ff0999a37f49e0bf7f25e86ab72115f"> 1417</a></span><span class="preprocessor">#define SCU_EXTI_EXT5_FALLING       BIT(10)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1168772c92653bdcd96095099e9603d1"> 1418</a></span><span class="preprocessor">#define SCU_EXTI_EXT5_RISING        BIT(11)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9064d39210f9c878f043a25c668d5ac5"> 1419</a></span><span class="preprocessor">#define SCU_EXTI_EXT6_FALLING       BIT(12)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a98e7cce7474d461768197d43cf997140"> 1420</a></span><span class="preprocessor">#define SCU_EXTI_EXT6_RISING        BIT(13)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2338d3042564544da69df47c44ca87a9"> 1421</a></span><span class="preprocessor">#define SCU_EXTI_EXT7_FALLING       BIT(14)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a160e1889a3b72491db4e495b2f114ac4"> 1422</a></span><span class="preprocessor">#define SCU_EXTI_EXT7_RISING        BIT(15)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a009f28d4d9a425c33859d3d4cfc0dfec"> 1424</a></span><span class="preprocessor">#define SCU_EBUCLC1                 MMIO32(SCU_BASE + 0x40)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af74348251ebf8623bedefbfb92dafc93"> 1425</a></span><span class="preprocessor">#define SCU_EBUCLC1_FLAG1           GENMASK(3, 0)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa9d1a52a9faa80c7301bc6771abb7bd0"> 1426</a></span><span class="preprocessor">#define SCU_EBUCLC1_FLAG1_SHIFT     0</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a264b422033519121bc41b3dcc4655e0d"> 1427</a></span><span class="preprocessor">#define SCU_EBUCLC1_READY           GENMASK(7, 4)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aebf4855c3bc8a7944c5eef0eb43fc3a7"> 1428</a></span><span class="preprocessor">#define SCU_EBUCLC1_READY_SHIFT     4</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af93675c06382c03e12bdcf3c04d2fec9"> 1430</a></span><span class="preprocessor">#define SCU_EBUCLC2                 MMIO32(SCU_BASE + 0x44)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad857dff0780caabf10e31c02d233b603"> 1431</a></span><span class="preprocessor">#define SCU_EBUCLC2_FLAG1           GENMASK(3, 0)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a852d646af667c4cf13a6a0bb4c8e5ed1"> 1432</a></span><span class="preprocessor">#define SCU_EBUCLC2_FLAG1_SHIFT     0</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaaa4039e6ba326ed0d390d271b162dc9"> 1433</a></span><span class="preprocessor">#define SCU_EBUCLC2_READY           GENMASK(7, 4)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0a0b12dedf4484b3c2f1af73b9518fdf"> 1434</a></span><span class="preprocessor">#define SCU_EBUCLC2_READY_SHIFT     4</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span> </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa2e3acf8c2da89650dcbe169f1e6f524"> 1436</a></span><span class="preprocessor">#define SCU_EBUCLC                  MMIO32(SCU_BASE + 0x48)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad7a3c5c71284955b08256e599e55d020"> 1437</a></span><span class="preprocessor">#define SCU_EBUCLC_LOCK             BIT(0)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aea3f900cdbfa6f97253b1f7ff2951df1"> 1438</a></span><span class="preprocessor">#define SCU_EBUCLC_VCOBYP           BIT(8)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span> </div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1f470a101abbd11219c2bf5f5430c66b"> 1440</a></span><span class="preprocessor">#define SCU_MANID                   MMIO32(SCU_BASE + 0x5C)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a853937f43bc3dfbfff3d9cdc4f8720c0"> 1441</a></span><span class="preprocessor">#define SCU_MANID_DEPT              GENMASK(3, 0)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af1fdb51d6c2b83b0a8ecc0b6eaa2c0a6"> 1442</a></span><span class="preprocessor">#define SCU_MANID_DEPT_SHIFT        0</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a54d32c64b7fbecee0a76cfcc0798b730"> 1443</a></span><span class="preprocessor">#define SCU_MANID_MANUF             GENMASK(14, 4)</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4a4f00c85416345a08800dc418747a59"> 1444</a></span><span class="preprocessor">#define SCU_MANID_MANUF_SHIFT       4</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d43551088b82cf7c341e97bbc19c89d"> 1446</a></span><span class="preprocessor">#define SCU_CHIPID                  MMIO32(SCU_BASE + 0x60)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac63f712361cea8f9855fd16afaa824d0"> 1447</a></span><span class="preprocessor">#define SCU_CHIPID_CHREV            GENMASK(7, 0)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad0d162524fbf2008301c2e905f04dc4d"> 1448</a></span><span class="preprocessor">#define SCU_CHIPID_CHREV_SHIFT      0</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa53d2f9e6672fc0678f9eba17081293d"> 1449</a></span><span class="preprocessor">#define SCU_CHIPID_MANUF            GENMASK(15, 8)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af8078df7c4e6446ad11acbdce064fa40"> 1450</a></span><span class="preprocessor">#define SCU_CHIPID_MANUF_SHIFT      8</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span> </div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a75bf9648130595f28ee34cfe59e03010"> 1452</a></span><span class="preprocessor">#define SCU_RTCIF                   MMIO32(SCU_BASE + 0x64)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a20c6e9421c8ac7f0afebd6549ffb2013"> 1454</a></span><span class="preprocessor">#define SCU_BOOT_CFG                MMIO32(SCU_BASE + 0x74)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a162df1e5a0667264202ea7f30e2786f9"> 1455</a></span><span class="preprocessor">#define SCU_BOOT_CFG_USART1         BIT(28)                                  </span><span class="comment">// Allow boot from USART1</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7d832315586cd1a2e6861f72b33b8713"> 1456</a></span><span class="preprocessor">#define SCU_BOOT_CFG_BYPASS_FW      BIT(29)                                  </span><span class="comment">// Force boot from 0x82000, bypass firmware</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af244011cc14dca22b7494e0307c25c66"> 1457</a></span><span class="preprocessor">#define SCU_BOOT_CFG_USB            BIT(30)                                  </span><span class="comment">// Allow boot from USB</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a21ce0ae8e2573ac5891453d7bc81cf0f"> 1459</a></span><span class="preprocessor">#define SCU_BOOT_FLAG               MMIO32(SCU_BASE + 0x78)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9a764b9b13ee4ecc15387c441ee85999"> 1460</a></span><span class="preprocessor">#define SCU_BOOT_FLAG_BOOT_OK       BIT(0)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span> </div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afcca8e162873e3b6d35e056f65e4a47e"> 1462</a></span><span class="preprocessor">#define SCU_ROMAMCR                 MMIO32(SCU_BASE + 0x7C)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a0535b5f219ac8698c08f1989ed3f20"> 1463</a></span><span class="preprocessor">#define SCU_ROMAMCR_MOUNT_BROM      BIT(0)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0419797d5c43ee8d91383a0d30a6928"> 1465</a></span><span class="preprocessor">#define SCU_RTID                    MMIO32(SCU_BASE + 0x80)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">/* DMA Request Select Register */</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a20608c44cadc9e7c969fae7bc416061c"> 1468</a></span><span class="preprocessor">#define SCU_DMARS                   MMIO32(SCU_BASE + 0x84)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afac3722a4a1e9242b9ca6ffb1d6403d7"> 1469</a></span><span class="preprocessor">#define SCU_DMARS_SEL0              BIT(0)                                   </span><span class="comment">// Request Select Bit 0</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8b23d6069c8897d472e64fc1fef54028"> 1470</a></span><span class="preprocessor">#define SCU_DMARS_SEL1              BIT(1)                                   </span><span class="comment">// Request Select Bit 1</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae42d4d74bb8f5e12d55563ad2dd25a53"> 1471</a></span><span class="preprocessor">#define SCU_DMARS_SEL2              BIT(2)                                   </span><span class="comment">// Request Select Bit 2</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a03a586bc89ba16c2aa5009a8a66b7bff"> 1472</a></span><span class="preprocessor">#define SCU_DMARS_SEL3              BIT(3)                                   </span><span class="comment">// Request Select Bit 3</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a50e4131ae8941f9b8de17f03be45f0d5"> 1473</a></span><span class="preprocessor">#define SCU_DMARS_SEL4              BIT(4)                                   </span><span class="comment">// Request Select Bit 4</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0ab28d0f54536bbc7a1659a732f4635f"> 1474</a></span><span class="preprocessor">#define SCU_DMARS_SEL5              BIT(5)                                   </span><span class="comment">// Request Select Bit 5</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0f2ee616b9b386c01ac7384c1ffd2484"> 1475</a></span><span class="preprocessor">#define SCU_DMARS_SEL6              BIT(6)                                   </span><span class="comment">// Request Select Bit 6</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6ae5612b0344064a8d88189ff96384d4"> 1476</a></span><span class="preprocessor">#define SCU_DMARS_SEL7              BIT(7)                                   </span><span class="comment">// Request Select Bit 7</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a333c41f461c07aff5f003be41ee4b275"> 1477</a></span><span class="preprocessor">#define SCU_DMARS_SEL8              BIT(8)                                   </span><span class="comment">// Request Select Bit 8</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acd6032c4a828fcb532af3025cc94b549"> 1478</a></span><span class="preprocessor">#define SCU_DMARS_SEL9              BIT(9)                                   </span><span class="comment">// Request Select Bit 9</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89c24f8e02881655c2a085e5ecf50c31"> 1481</a></span><span class="preprocessor">#define SCU_EXTI0_SRC               MMIO32(SCU_BASE + 0xB8)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span> </div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ade6730b2dfed67412e2444050c8351d4"> 1484</a></span><span class="preprocessor">#define SCU_EXTI1_SRC               MMIO32(SCU_BASE + 0xBC)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab383894421125112d3548cf812edf669"> 1487</a></span><span class="preprocessor">#define SCU_EXTI2_SRC               MMIO32(SCU_BASE + 0xC0)</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span> </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afb12ac4f90443f14cd8a83487f60174f"> 1490</a></span><span class="preprocessor">#define SCU_EXTI3_SRC               MMIO32(SCU_BASE + 0xC4)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adf0d5a84c1f420424060b6103f9f26ac"> 1493</a></span><span class="preprocessor">#define SCU_EXTI4_SRC               MMIO32(SCU_BASE + 0xC8)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span> </div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab2d17d3a0b0a61ef133cf6b6b1214980"> 1496</a></span><span class="preprocessor">#define SCU_DSP_SRC(n)              MMIO32(SCU_BASE + 0xCC + ((n) * 0x4))</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span> </div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac5f73a4ea6fa68fe904162c66d2dbd70"> 1499</a></span><span class="preprocessor">#define SCU_UNK0_SRC                MMIO32(SCU_BASE + 0xE8)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a60fec84de372e3a38ffcb241210227de"> 1502</a></span><span class="preprocessor">#define SCU_UNK1_SRC                MMIO32(SCU_BASE + 0xEC)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span> </div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a09926a13bda4849ae365583f1282830f"> 1505</a></span><span class="preprocessor">#define SCU_UNK2_SRC                MMIO32(SCU_BASE + 0xF0)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span> </div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ade03963046bf1d0ea51c790fde4f8d90"> 1508</a></span><span class="preprocessor">#define SCU_EXTI5_SRC               MMIO32(SCU_BASE + 0xF4)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span> </div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0f9b45854bd8cb87be94fb6c23304fab"> 1511</a></span><span class="preprocessor">#define SCU_EXTI6_SRC               MMIO32(SCU_BASE + 0xF8)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae989f379ba1acc3fda03301d5c4eba70"> 1514</a></span><span class="preprocessor">#define SCU_EXTI7_SRC               MMIO32(SCU_BASE + 0xFC)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span> </div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span> </div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment">// PLL</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment">// Looks like a CGU module, registers collected using tests on real hardware (using &quot;black box&quot; method).</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab06227a67423006504f29a728367dcc9"> 1519</a></span><span class="preprocessor">#define PLL_BASE                        0xF4500000</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af909e5bccd077d602f2ffa27136d06fd"> 1520</a></span><span class="preprocessor">#define PLL_OSC                         MMIO32(PLL_BASE + 0xA0)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a424e9226c4872cee8264c4b81116fc8c"> 1521</a></span><span class="preprocessor">#define PLL_OSC_LOCK                    BIT(0)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad8bce18dc42751c7fe62c060d73966d3"> 1522</a></span><span class="preprocessor">#define PLL_OSC_NDIV                    GENMASK(18, 16)          </span><span class="comment">// Feedback divider (multiply by N+1)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a21f1380cd86b407141e2bff7bf243dc0"> 1523</a></span><span class="preprocessor">#define PLL_OSC_NDIV_SHIFT              16</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad24881bad7b85a8123e09fbc8936658c"> 1525</a></span><span class="preprocessor">#define PLL_CON0                        MMIO32(PLL_BASE + 0xA4)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5765ff837a0e07009ccfca6cc8990d7a"> 1526</a></span><span class="preprocessor">#define PLL_CON0_PLL1_K2                GENMASK(2, 0)            </span><span class="comment">// div by (K1 * 6 + (K2 - 1))</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab146f7565380e9cf25b470c6fcf94089"> 1527</a></span><span class="preprocessor">#define PLL_CON0_PLL1_K2_SHIFT          0</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acfb57df265842c0dec1e0db2323598af"> 1528</a></span><span class="preprocessor">#define PLL_CON0_PLL1_K1                GENMASK(6, 3)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acba8bd91f501938cb2d1601aa0242112"> 1529</a></span><span class="preprocessor">#define PLL_CON0_PLL1_K1_SHIFT          3</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc04c79cbc6611a8e1ede2e35db24e3b"> 1530</a></span><span class="preprocessor">#define PLL_CON0_PLL2_K2                GENMASK(10, 8)           </span><span class="comment">// div by (K1 * 6 + (K2 - 1))</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad4ab8fca8bfa879a42719da6916da85c"> 1531</a></span><span class="preprocessor">#define PLL_CON0_PLL2_K2_SHIFT          8</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af9ced677972b8b735d920daee89c5520"> 1532</a></span><span class="preprocessor">#define PLL_CON0_PLL2_K1                GENMASK(14, 11)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6b4353d6a75d67f65dbafe58d3ba7121"> 1533</a></span><span class="preprocessor">#define PLL_CON0_PLL2_K1_SHIFT          11</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa90630e433a6ce559f69fa50842ed68c"> 1534</a></span><span class="preprocessor">#define PLL_CON0_PLL3_K2                GENMASK(18, 16)          </span><span class="comment">// div by (K1 * 6 + (K2 - 1))</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa4e8245463404970009c6e9ed98c5590"> 1535</a></span><span class="preprocessor">#define PLL_CON0_PLL3_K2_SHIFT          16</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6a11b545db5dcb99284046fc42ad3666"> 1536</a></span><span class="preprocessor">#define PLL_CON0_PLL3_K1                GENMASK(22, 19)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca87f62fbd168cadc89a6604db3f5af3"> 1537</a></span><span class="preprocessor">#define PLL_CON0_PLL3_K1_SHIFT          19</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a67c4502dbe61147f6a8a7ad628b65508"> 1538</a></span><span class="preprocessor">#define PLL_CON0_PLL4_K2                GENMASK(26, 24)          </span><span class="comment">// div by (K1 * 6 + (K2 - 1))</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0d230ce00493307bae3706fb9350a795"> 1539</a></span><span class="preprocessor">#define PLL_CON0_PLL4_K2_SHIFT          24</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac97daf837ebce79fd21515bb9a3a38c8"> 1540</a></span><span class="preprocessor">#define PLL_CON0_PLL4_K1                GENMASK(30, 27)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac203f853def80919a8a7dd1e8ef40382"> 1541</a></span><span class="preprocessor">#define PLL_CON0_PLL4_K1_SHIFT          27</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb09e446ae7f18d1e7d95317e2fd9c01"> 1543</a></span><span class="preprocessor">#define PLL_CON1                        MMIO32(PLL_BASE + 0xA8)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a06a0713b242ae9521e916409a39b1cab"> 1544</a></span><span class="preprocessor">#define PLL_CON1_FSYS_CLKSEL            GENMASK(17, 16)          </span><span class="comment">// Source clock for fSYS (BYPASS: fSYS=fOSC, PLL: fSYS=fPLL / 2)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6811ebded4ecc1e4a7bdffdd65571bf6"> 1545</a></span><span class="preprocessor">#define PLL_CON1_FSYS_CLKSEL_SHIFT      16</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a840ea26b54bcc3096466ba7d5d36df81"> 1546</a></span><span class="preprocessor">#define PLL_CON1_FSYS_CLKSEL_BYPASS     0x0</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a752a791dea1c279b60d80ed182e66c96"> 1547</a></span><span class="preprocessor">#define PLL_CON1_FSYS_CLKSEL_PLL        0x20000</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac4bfd8ba28abc8cbf3af0b0ac7053bf5"> 1548</a></span><span class="preprocessor">#define PLL_CON1_FSYS_CLKSEL_DISABLE    0x30000</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac31ca89b3831efc05e6c9a29eb5d855e"> 1549</a></span><span class="preprocessor">#define PLL_CON1_AHB_CLKSEL             GENMASK(22, 20)          </span><span class="comment">// Source clock for fPLL</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a29eba2a5c42bba56797edb73af457ab7"> 1550</a></span><span class="preprocessor">#define PLL_CON1_AHB_CLKSEL_SHIFT       20</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abf7a92d773dd14fd456c687328bf10a5"> 1551</a></span><span class="preprocessor">#define PLL_CON1_AHB_CLKSEL_BYPASS      0x0</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe57c407e2d2a27cb4a461a0f35566c9"> 1552</a></span><span class="preprocessor">#define PLL_CON1_AHB_CLKSEL_PLL0        0x200000</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a228184b5fb825e0580f0c8946b77947a"> 1553</a></span><span class="preprocessor">#define PLL_CON1_AHB_CLKSEL_PLL1        0x300000</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af8b19a3cf0cd227f53acfea83e19761d"> 1554</a></span><span class="preprocessor">#define PLL_CON1_AHB_CLKSEL_PLL2        0x400000</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a574a3641b7a892fa34754814d403f9e9"> 1555</a></span><span class="preprocessor">#define PLL_CON1_AHB_CLKSEL_PLL3        0x500000</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7acd23a6cb1d4ce0ce45d707f6d66f0e"> 1556</a></span><span class="preprocessor">#define PLL_CON1_AHB_CLKSEL_PLL4        0x600000</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab4a4379d1abe2f0672ca51991cdb226a"> 1557</a></span><span class="preprocessor">#define PLL_CON1_FSTM_DIV_EN            BIT(25)                  </span><span class="comment">// Enable fSTM divider</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8a81eee818963bc984ee90e899e26fad"> 1558</a></span><span class="preprocessor">#define PLL_CON1_FSTM_DIV               GENMASK(29, 28)          </span><span class="comment">// fSTM divider value (n^2)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3c774ec568808878823c56f887ec7586"> 1559</a></span><span class="preprocessor">#define PLL_CON1_FSTM_DIV_SHIFT         28</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48ef73eb57fd700c459606a73854cae9"> 1560</a></span><span class="preprocessor">#define PLL_CON1_FSTM_DIV_1             0x0</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a655a58b15c83dd80e2fdd4bfdeba8061"> 1561</a></span><span class="preprocessor">#define PLL_CON1_FSTM_DIV_2             0x10000000</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa57ee250b076369fe2aa89b9e3ce159a"> 1562</a></span><span class="preprocessor">#define PLL_CON1_FSTM_DIV_4             0x20000000</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad21822bc08b4a0e44ace7880583314ab"> 1563</a></span><span class="preprocessor">#define PLL_CON1_FSTM_DIV_8             0x30000000</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span> </div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afdc14473a453a1453c749ce412246471"> 1565</a></span><span class="preprocessor">#define PLL_CON2                        MMIO32(PLL_BASE + 0xAC)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5edf27f90b25fec774bf0002aa31fe5e"> 1566</a></span><span class="preprocessor">#define PLL_CON2_CPU_DIV                GENMASK(9, 8)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a733ca358db95e5e2e2f7d87112d5698b"> 1567</a></span><span class="preprocessor">#define PLL_CON2_CPU_DIV_SHIFT          8</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0bd7896db221e045c58089e42b0b1f1"> 1568</a></span><span class="preprocessor">#define PLL_CON2_CPU_DIV_EN             BIT(12)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1036f3ed38e6e491cf97c9fab8fc2e48"> 1570</a></span><span class="preprocessor">#define PLL_STAT                        MMIO32(PLL_BASE + 0xB0)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adad8d9de52a0f9fa92f7ff1766b7312b"> 1571</a></span><span class="preprocessor">#define PLL_STAT_LOCK                   BIT(13)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span> </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a019b7e104d96f30690939de2b0a65679"> 1573</a></span><span class="preprocessor">#define PLL_CON3                        MMIO32(PLL_BASE + 0xB4)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span> </div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d5cc62d19f9c17a92de3d95823a1963"> 1576</a></span><span class="preprocessor">#define PLL_SRC                         MMIO32(PLL_BASE + 0xCC)</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span> </div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span> </div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">// SCCU</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">// Controlling MCU sleep. Very similar to &quot;SCCU&quot; description in the Teltonika TM1Q user manual.</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1706ab4221923dce760cdcf7c21c388f"> 1581</a></span><span class="preprocessor">#define SCCU_BASE                   0xF4600000</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a026e26e77e58ec03e2af85876b9b4467"> 1582</a></span><span class="preprocessor">#define SCCU_CON0                   MMIO32(SCCU_BASE + 0x10)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span> </div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">/* Sleep timer reload */</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3124019e41248bcf9b6dd5f80c11c24f"> 1585</a></span><span class="preprocessor">#define SCCU_TIMER_REL              MMIO32(SCCU_BASE + 0x14)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a21e33dba54e8817168389f6738ab048f"> 1586</a></span><span class="preprocessor">#define SCCU_TIMER_REL_VALUE        GENMASK(12, 0)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8030c5f0f6bec2997d931c3194679d8f"> 1587</a></span><span class="preprocessor">#define SCCU_TIMER_REL_VALUE_SHIFT  0</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span> </div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment">/* Sleep timer counter */</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1d132726796bb272bcbd8ae1faf067e6"> 1590</a></span><span class="preprocessor">#define SCCU_TIMER_CNT              MMIO32(SCCU_BASE + 0x18)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af324a15b67da1f8a52c1e0926f14a6a2"> 1591</a></span><span class="preprocessor">#define SCCU_TIMER_CNT_VALUE        GENMASK(12, 0)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae2938077d6223799f566d5a4ba2e5e17"> 1592</a></span><span class="preprocessor">#define SCCU_TIMER_CNT_VALUE_SHIFT  0</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span> </div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7275ba73bea60cff5162f65a12d7ade7"> 1594</a></span><span class="preprocessor">#define SCCU_CON1                   MMIO32(SCCU_BASE + 0x1C)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9539f1e918f48624f8fcfd90cb63c6e3"> 1595</a></span><span class="preprocessor">#define SCCU_CON1_CAL               BIT(0)                       </span><span class="comment">// Calibration?</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5269f1212d11c1e5693ea94a2ae5392c"> 1596</a></span><span class="preprocessor">#define SCCU_CON1_TIMER_START       BIT(1)                       </span><span class="comment">// Start sleep timer</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a85d3aaa508f4ef782636af469aed0564"> 1597</a></span><span class="preprocessor">#define SCCU_CON1_TIMER_RESET       BIT(2)                       </span><span class="comment">// Reset sleep timer</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span> </div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa48d1d5fa855fdc5e4ca85987c07087e"> 1599</a></span><span class="preprocessor">#define SCCU_CAL                    MMIO32(SCCU_BASE + 0x24)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc06e8c3cff9f2f6b5f4da357a681c56"> 1600</a></span><span class="preprocessor">#define SCCU_CAL_VALUE0             GENMASK(12, 0)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af9bf61f59f1c5d35c725141e5b56426d"> 1601</a></span><span class="preprocessor">#define SCCU_CAL_VALUE0_SHIFT       0</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae3ff4c010f3eaa965f951d084d273db2"> 1602</a></span><span class="preprocessor">#define SCCU_CAL_VALUE1             GENMASK(25, 13)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a788fca98573fe3bf692ef91eb464fccb"> 1603</a></span><span class="preprocessor">#define SCCU_CAL_VALUE1_SHIFT       13</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span> </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2b6a14547952a68aefdc8e98b3f8fbae"> 1605</a></span><span class="preprocessor">#define SCCU_TIMER_DIV              MMIO32(SCCU_BASE + 0x28)</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a12881ea0ee50e2b6114e4fd42a248f6c"> 1606</a></span><span class="preprocessor">#define SCCU_TIMER_DIV_VALUE        GENMASK(7, 0)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adb3f140ed6e33e1e950483041416bf64"> 1607</a></span><span class="preprocessor">#define SCCU_TIMER_DIV_VALUE_SHIFT  0</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span> </div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab46506f1e25e33f82a8658d0ef8ad702"> 1609</a></span><span class="preprocessor">#define SCCU_SLEEP_CTRL             MMIO32(SCCU_BASE + 0x2C)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac57a3e52803c38233fadcf0ffb661de0"> 1610</a></span><span class="preprocessor">#define SCCU_SLEEP_CTRL_SLEEP       BIT(0)                       </span><span class="comment">// Enter sleep</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af49c22cb18e84306947cdaa5f1e7141c"> 1611</a></span><span class="preprocessor">#define SCCU_SLEEP_CTRL_WAKEUP      BIT(1)                       </span><span class="comment">// Force exit sleep</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae946203168d5cd854de09668c9ae863b"> 1613</a></span><span class="preprocessor">#define SCCU_CON2                   MMIO32(SCCU_BASE + 0x30)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5697e2db94694aa6ff6786c56aa7c761"> 1614</a></span><span class="preprocessor">#define SCCU_CON2_UNK               GENMASK(7, 0)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a04b7e0c55a3a5179e338d47b9b2df327"> 1615</a></span><span class="preprocessor">#define SCCU_CON2_UNK_SHIFT         0</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adc6fa3614e6d4509b2d91bdeb3d9f3c5"> 1616</a></span><span class="preprocessor">#define SCCU_CON2_REL_SUB           GENMASK(17, 16)              </span><span class="comment">// Substract this value from TIMER_REL (???)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a747a317f51290af68de46835d7413a35"> 1617</a></span><span class="preprocessor">#define SCCU_CON2_REL_SUB_SHIFT     16</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span> </div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac6c926df5ecff57a025c74165d03ce64"> 1619</a></span><span class="preprocessor">#define SCCU_CON3                   MMIO32(SCCU_BASE + 0x34)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span> </div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a018638669975abf417910ffdda008bfd"> 1621</a></span><span class="preprocessor">#define SCCU_STAT                   MMIO32(SCCU_BASE + 0x40)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a07634282202545d51948aaa36f4af8fe"> 1622</a></span><span class="preprocessor">#define SCCU_STAT_CPU               BIT(0)                       </span><span class="comment">// CPU sleep status</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5233efdffef958ecbf5b50bb64d3028d"> 1623</a></span><span class="preprocessor">#define SCCU_STAT_CPU_SLEEP         0x0</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0b31355f46dbc66cc4a30bb6dee2139e"> 1624</a></span><span class="preprocessor">#define SCCU_STAT_CPU_NORMAL        0x1</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2df23a0c97e9da1cbb274fe07ae1aa22"> 1625</a></span><span class="preprocessor">#define SCCU_STAT_TPU               BIT(1)                       </span><span class="comment">// TPU sleep status</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5f1d4d6554bc213e945f47a8eb3dab2c"> 1626</a></span><span class="preprocessor">#define SCCU_STAT_TPU_SLEEP         0x0</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abe0a442fb8d65edd2a4167e8c193e9bb"> 1627</a></span><span class="preprocessor">#define SCCU_STAT_TPU_NORMAL        0x2</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae0f9c589c87baf9a210739592447d83d"> 1630</a></span><span class="preprocessor">#define SCCU_WAKE_SRC               MMIO32(SCCU_BASE + 0xA0)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeef7b29e7c363e73d6416cc86870d77a"> 1633</a></span><span class="preprocessor">#define SCCU_UNK_SRC                MMIO32(SCCU_BASE + 0xA8)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span> </div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span> </div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment">// RTC [MOD_NUM=F049, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment">// RTC from XC27x5X official public datasheet</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4265e665d56225412e57a61d87417022"> 1638</a></span><span class="preprocessor">#define RTC_BASE                0xF4700000</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aec7656c4b8f6a133d569a318cbea56cb"> 1640</a></span><span class="preprocessor">#define RTC_CLC                 MMIO32(RTC_BASE + 0x00)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span> </div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a00340b79a18f7317429d893eafbc67a6"> 1643</a></span><span class="preprocessor">#define RTC_ID                  MMIO32(RTC_BASE + 0x08)</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span> </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment">/* RTC Shell Control Register */</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a26dbaa134802d8afcf9ce0e0cb08d094"> 1646</a></span><span class="preprocessor">#define RTC_CTRL                MMIO32(RTC_BASE + 0x10)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a56e86dbe9387a010d1c76a397ed9f347"> 1647</a></span><span class="preprocessor">#define RTC_CTRL_RTCOUTEN       BIT(0)                   </span><span class="comment">// RTC External Interrupt Output Enable</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a97137e8c5fa770fd1ca54bb2f3b55e75"> 1648</a></span><span class="preprocessor">#define RTC_CTRL_RTCINT         BIT(1)                   </span><span class="comment">// RTC Interrupt Status</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac0fa8f9fe2e957be5217a2505b8f7023"> 1649</a></span><span class="preprocessor">#define RTC_CTRL_CLK32KEN       BIT(2)                   </span><span class="comment">// 32k Clock Enable</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a703105d1436b60e13ececf8c3d1d515e"> 1650</a></span><span class="preprocessor">#define RTC_CTRL_PU32K          BIT(3)                   </span><span class="comment">// 32 kHz Oscillator Power Up</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a419eba45365664298239f7e85c41fa1a"> 1651</a></span><span class="preprocessor">#define RTC_CTRL_CLK_SEL        BIT(4)                   </span><span class="comment">// RTC Logic Clock Select</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac39d6546f6dbacfd5fc4242ec8fdefa0"> 1652</a></span><span class="preprocessor">#define RTC_CTRL_CLR_RTCINT     BIT(8)                   </span><span class="comment">// Clears RTCINT</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a390c7ef216de5e63f58cce0534e75858"> 1653</a></span><span class="preprocessor">#define RTC_CTRL_RTCBAD         BIT(9)                   </span><span class="comment">// RTC Content Inconsistent Due to Power Supply Drop Down</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7236d82f8931d4f5ffdcdad82f59b2c8"> 1654</a></span><span class="preprocessor">#define RTC_CTRL_CLR_RTCBAD     BIT(10)                  </span><span class="comment">// Clears RTCBAD</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span> </div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">/* RTC Control Register */</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2b8ad713c1f1fd41657fed4c14426b1b"> 1657</a></span><span class="preprocessor">#define RTC_CON                 MMIO32(RTC_BASE + 0x14)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae86b9a0d8a731a6e31a82950724a881c"> 1658</a></span><span class="preprocessor">#define RTC_CON_RUN             BIT(0)                   </span><span class="comment">// RTC Run Bit</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac174096757b34b10c3454778e02a3b19"> 1659</a></span><span class="preprocessor">#define RTC_CON_PRE             BIT(1)                   </span><span class="comment">// RTC Input Source Prescaler (8:1) Enable</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2a36816f1b7e076937b01881223de37a"> 1660</a></span><span class="preprocessor">#define RTC_CON_T14DEC          BIT(2)                   </span><span class="comment">// Decrement Timer T14 Value</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aadf2a5d71f990e28a1a201c6ed29a847"> 1661</a></span><span class="preprocessor">#define RTC_CON_T14INC          BIT(3)                   </span><span class="comment">// Increment Timer T14 Value</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2bc7b8de4f8bc62351986a2308c7976d"> 1662</a></span><span class="preprocessor">#define RTC_CON_REFCLK          BIT(4)                   </span><span class="comment">// RTC Input Source Prescaler (32:1) Disable</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a81236ba3f137a3c1ae288361c65ab954"> 1663</a></span><span class="preprocessor">#define RTC_CON_ACCPOS          BIT(15)                  </span><span class="comment">// RTC Register Access Possible</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span> </div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment">/* Timer T14 Count/Reload Register */</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab396b44a32b659ba2fe560a7a9014579"> 1666</a></span><span class="preprocessor">#define RTC_T14                 MMIO32(RTC_BASE + 0x18)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d3acbdf2496a7c16f51b230a1c4815e"> 1667</a></span><span class="preprocessor">#define RTC_T14_REL             GENMASK(15, 0)           </span><span class="comment">// Timer T14 Reload Value</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0b624a3cf754f8e56aa793a050c25e9"> 1668</a></span><span class="preprocessor">#define RTC_T14_REL_SHIFT       0</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a457b480d08d83eaf85150526a69c5350"> 1669</a></span><span class="preprocessor">#define RTC_T14_CNT             GENMASK(31, 16)          </span><span class="comment">// Timer T14 Count Value</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeed8f92e57b7d4cd5d7db64ea8b68c42"> 1670</a></span><span class="preprocessor">#define RTC_T14_CNT_SHIFT       16</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">/* RTC Count Register */</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff2ca0f2dce48864e3874b3ea2fc8125"> 1673</a></span><span class="preprocessor">#define RTC_CNT                 MMIO32(RTC_BASE + 0x1C)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac00ed5015bb52b6bd9dec21ccf9ee70a"> 1674</a></span><span class="preprocessor">#define RTC_CNT_CNT             GENMASK(31, 0)           </span><span class="comment">// RTC Timer Count Value</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a04b3e748a0341fafed5b16e1ff971d15"> 1675</a></span><span class="preprocessor">#define RTC_CNT_CNT_SHIFT       0</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">/* RTC Reload Register */</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7e185335cd7534ab06d70eebdd8fc6b3"> 1678</a></span><span class="preprocessor">#define RTC_REL                 MMIO32(RTC_BASE + 0x20)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6c52819d861ae3c9320e42a9b572dec6"> 1679</a></span><span class="preprocessor">#define RTC_REL_REL             GENMASK(31, 0)           </span><span class="comment">// RTC Timer Reload Value</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4f90ab9cb3c445413f9ce78bfa72c418"> 1680</a></span><span class="preprocessor">#define RTC_REL_REL_SHIFT       0</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">/* Interrupt Sub-Node Control Register */</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a21d43ed854ffe3f1ccf0d19aaae50b44"> 1683</a></span><span class="preprocessor">#define RTC_ISNC                MMIO32(RTC_BASE + 0x24)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d9a1a3b1c630a857074fbf5ec26d647"> 1684</a></span><span class="preprocessor">#define RTC_ISNC_T14IE          BIT(0)                   </span><span class="comment">// T14 Overflow Interrupt Enable Control Bit</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ada4d7b4229ba327d15a49a2393a89e45"> 1685</a></span><span class="preprocessor">#define RTC_ISNC_T14IR          BIT(1)                   </span><span class="comment">// T14 Overflow Interrupt Request Flag</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8be65c055bbf1087cc69bb6f05b6e63c"> 1686</a></span><span class="preprocessor">#define RTC_ISNC_RTC0IE         BIT(2)                   </span><span class="comment">// Section CNTx Interrupt Enable Control Bit</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a618ac252c618a7c6633a013409f5fcf3"> 1687</a></span><span class="preprocessor">#define RTC_ISNC_RTC0IR         BIT(3)                   </span><span class="comment">// Section CNTx Interrupt Request Flag</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a483cda4be5d9b1244af90b01e9ca58d0"> 1688</a></span><span class="preprocessor">#define RTC_ISNC_RTC1IE         BIT(4)                   </span><span class="comment">// Section CNTx Interrupt Enable Control Bit</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a405b361de8514d709e5d9bd586501208"> 1689</a></span><span class="preprocessor">#define RTC_ISNC_RTC1IR         BIT(5)                   </span><span class="comment">// Section CNTx Interrupt Request Flag</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a36a4559c706d41c9cb29a67a79480630"> 1690</a></span><span class="preprocessor">#define RTC_ISNC_RTC2IE         BIT(6)                   </span><span class="comment">// Section CNTx Interrupt Enable Control Bit</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a01e9114e443384c60cb1f650d8781b82"> 1691</a></span><span class="preprocessor">#define RTC_ISNC_RTC2IR         BIT(7)                   </span><span class="comment">// Section CNTx Interrupt Request Flag</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af08e435a71c590b21d4cda731ba4896b"> 1692</a></span><span class="preprocessor">#define RTC_ISNC_RTC3IE         BIT(8)                   </span><span class="comment">// Section CNTx Interrupt Enable Control Bit</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5cfc1d85c87177b39c7d7497dae9017"> 1693</a></span><span class="preprocessor">#define RTC_ISNC_RTC3IR         BIT(9)                   </span><span class="comment">// Section CNTx Interrupt Request Flag</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5fb2d9b90f94fbe91ed65654909070ea"> 1694</a></span><span class="preprocessor">#define RTC_ISNC_ALARMIE        BIT(10)                  </span><span class="comment">// Alarm Interrupt Enable Control Bit</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a70aa739c89d8c35f3060e53ce332c3df"> 1695</a></span><span class="preprocessor">#define RTC_ISNC_ALARMIR        BIT(11)                  </span><span class="comment">// Alarm Interrupt Request Flag</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span> </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4cba2091b2751bb97ec20625439cda80"> 1697</a></span><span class="preprocessor">#define RTC_UNK0                MMIO32(RTC_BASE + 0x28)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span> </div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">/* RTC Alarm Register */</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab08851b45e2466f940fc5486e75ca3a0"> 1700</a></span><span class="preprocessor">#define RTC_ALARM               MMIO32(RTC_BASE + 0x2C)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4aba854dc03a9a73c947cb29d1c719f6"> 1701</a></span><span class="preprocessor">#define RTC_ALARM_VALUE         GENMASK(31, 0)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0aff296e3f70c428b68a34da002494a1"> 1702</a></span><span class="preprocessor">#define RTC_ALARM_VALUE_SHIFT   0</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af6fba6ff932091f9c2899258883c9520"> 1705</a></span><span class="preprocessor">#define RTC_SRC                 MMIO32(RTC_BASE + 0xF0)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span> </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">// GPTU0 [MOD_NUM=0001, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">// GPTU from Tricore TC1765 official public datasheet</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1cd7538b91c213876de0c7391670d8a1"> 1710</a></span><span class="preprocessor">#define GPTU0_BASE                          0xF4900000</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa274d53774f657ffa686b71552c11f57"> 1711</a></span><span class="preprocessor">#define GPTU0                               0xF4900000</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span> </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a190869c4068e31dc7b3fe68acae7ea9e"> 1713</a></span><span class="preprocessor">#define GPTU1_BASE                          0xF4A00000</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a769075e4e6d874e07291f2d9477fe606"> 1714</a></span><span class="preprocessor">#define GPTU1                               0xF4A00000</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span> </div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5210c3d39bbfbe491869653daf818df6"> 1717</a></span><span class="preprocessor">#define GPTU_CLC(base)                      MMIO32((base) + 0x00)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span> </div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a86a2965c840b26467d95376dbf4466e0"> 1720</a></span><span class="preprocessor">#define GPTU_ID(base)                       MMIO32((base) + 0x08)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span> </div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a79b8bb9c74d84d3f9687554bea8246d1"> 1722</a></span><span class="preprocessor">#define GPTU_T01IRS(base)                   MMIO32((base) + 0x10)</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae8f349723f48dfa07aba6bf07e03add6"> 1723</a></span><span class="preprocessor">#define GPTU_T01IRS_T0AINS                  GENMASK(1, 0)                        </span><span class="comment">// T0A Input Selection</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aead7fe192b19b15e8d1f823118b01315"> 1724</a></span><span class="preprocessor">#define GPTU_T01IRS_T0AINS_SHIFT            0</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae5251ba02366158dc570fe6eeda41f86"> 1725</a></span><span class="preprocessor">#define GPTU_T01IRS_T0AINS_BYPASS           0x0</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1c63e874103ca08cef372ed630ea1d72"> 1726</a></span><span class="preprocessor">#define GPTU_T01IRS_T0AINS_CNT0             0x1</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a44e22c62a03203a5efcf3dc8cd36b466"> 1727</a></span><span class="preprocessor">#define GPTU_T01IRS_T0AINS_CNT1             0x2</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a471982bf221d70520d48d82e5c9192cd"> 1728</a></span><span class="preprocessor">#define GPTU_T01IRS_T0AINS_CONCAT           0x3</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acfe0fc60e95b1847e690f043e5b5d5b6"> 1729</a></span><span class="preprocessor">#define GPTU_T01IRS_T0BINS                  GENMASK(3, 2)                        </span><span class="comment">// T0B Input Selection</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa35e8e7df6c4320de844789f58a7d3e5"> 1730</a></span><span class="preprocessor">#define GPTU_T01IRS_T0BINS_SHIFT            2</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a779296af8cb1368b73835a5a9bbc01d1"> 1731</a></span><span class="preprocessor">#define GPTU_T01IRS_T0BINS_BYPASS           0x0</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a271f6b99b927b4d76934543dff9d3386"> 1732</a></span><span class="preprocessor">#define GPTU_T01IRS_T0BINS_CNT0             0x4</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab2693c1ff5dea7d572b30bf78ab8baec"> 1733</a></span><span class="preprocessor">#define GPTU_T01IRS_T0BINS_CNT1             0x8</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7f9a2889ce0433d2fab9f968ce5b485"> 1734</a></span><span class="preprocessor">#define GPTU_T01IRS_T0BINS_CONCAT           0xC</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6be41a70281fe354c650e08b759f020d"> 1735</a></span><span class="preprocessor">#define GPTU_T01IRS_T0CINS                  GENMASK(5, 4)                        </span><span class="comment">// T0C Input Selection</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a141c1d9a167f9cd91d9617f5c76fcbdf"> 1736</a></span><span class="preprocessor">#define GPTU_T01IRS_T0CINS_SHIFT            4</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae13dd49f14bfc8e4ca2210a97ca54963"> 1737</a></span><span class="preprocessor">#define GPTU_T01IRS_T0CINS_BYPASS           0x0</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a92d76bd968c6b2551925d7b1c8f3657a"> 1738</a></span><span class="preprocessor">#define GPTU_T01IRS_T0CINS_CNT0             0x10</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a22cadef4a78acc2f705d03c96ebf2172"> 1739</a></span><span class="preprocessor">#define GPTU_T01IRS_T0CINS_CNT1             0x20</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6d3b25b768ec94ea0aa23edc072dd01f"> 1740</a></span><span class="preprocessor">#define GPTU_T01IRS_T0CINS_CONCAT           0x30</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a824201888460a15a38b84a75334ce5bf"> 1741</a></span><span class="preprocessor">#define GPTU_T01IRS_T0DINS                  GENMASK(7, 6)                        </span><span class="comment">// T0D Input Selection</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5ba321193da9e01129ea6feafac4e698"> 1742</a></span><span class="preprocessor">#define GPTU_T01IRS_T0DINS_SHIFT            6</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8636f8b56127b9964ed0e4bb5b260594"> 1743</a></span><span class="preprocessor">#define GPTU_T01IRS_T0DINS_BYPASS           0x0</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adbe7ab70ac125e3582799e2bac4b0195"> 1744</a></span><span class="preprocessor">#define GPTU_T01IRS_T0DINS_CNT0             0x40</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad21fc33a6a914fbe6d10a4ccf1f0a597"> 1745</a></span><span class="preprocessor">#define GPTU_T01IRS_T0DINS_CNT1             0x80</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a05ca062d9494f001c206884fc0770e14"> 1746</a></span><span class="preprocessor">#define GPTU_T01IRS_T0DINS_CONCAT           0xC0</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad4fbba3bdde1b88622583505b5041470"> 1747</a></span><span class="preprocessor">#define GPTU_T01IRS_T1AINS                  GENMASK(9, 8)                        </span><span class="comment">// T1A Input Selection</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a124f298af35432392ad168b682d42b97"> 1748</a></span><span class="preprocessor">#define GPTU_T01IRS_T1AINS_SHIFT            8</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4cfda81e3683b4418805b8bf7ede9232"> 1749</a></span><span class="preprocessor">#define GPTU_T01IRS_T1AINS_BYPASS           0x0</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a68355f8e62d38e97c8a43919efe9caac"> 1750</a></span><span class="preprocessor">#define GPTU_T01IRS_T1AINS_CNT0             0x100</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a293ed55083b0fe3101d953dfe50ee0e2"> 1751</a></span><span class="preprocessor">#define GPTU_T01IRS_T1AINS_CNT1             0x200</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aefeb77f3a357cee7fb9fba16e01f47e6"> 1752</a></span><span class="preprocessor">#define GPTU_T01IRS_T1AINS_CONCAT           0x300</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a37a4421417742596dfa2b3e929fd1188"> 1753</a></span><span class="preprocessor">#define GPTU_T01IRS_T1BINS                  GENMASK(11, 10)                      </span><span class="comment">// T1B Input Selection</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3e170e3f2f90f6a46d7b6b536ca36600"> 1754</a></span><span class="preprocessor">#define GPTU_T01IRS_T1BINS_SHIFT            10</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa309342f3c12c2dc8a4d58f4e5d6bad6"> 1755</a></span><span class="preprocessor">#define GPTU_T01IRS_T1BINS_BYPASS           0x0</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab971334e4737420e2987227baaf844cc"> 1756</a></span><span class="preprocessor">#define GPTU_T01IRS_T1BINS_CNT0             0x400</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca388a95a0fcec64d9d5420d4750ba82"> 1757</a></span><span class="preprocessor">#define GPTU_T01IRS_T1BINS_CNT1             0x800</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ada466fed36ea5db93f5b63442b8272a1"> 1758</a></span><span class="preprocessor">#define GPTU_T01IRS_T1BINS_CONCAT           0xC00</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab7ab8ba56883ec816ce7d3b2e70aaea1"> 1759</a></span><span class="preprocessor">#define GPTU_T01IRS_T1CINS                  GENMASK(13, 12)                      </span><span class="comment">// T1C Input Selection</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4585e0e4efcb52d55092aaccd97e6bce"> 1760</a></span><span class="preprocessor">#define GPTU_T01IRS_T1CINS_SHIFT            12</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac2fbd6a3c35a2c8d03d37d6405fc902a"> 1761</a></span><span class="preprocessor">#define GPTU_T01IRS_T1CINS_BYPASS           0x0</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7652a6ac4859d0929b6b5e9bb68ff3c8"> 1762</a></span><span class="preprocessor">#define GPTU_T01IRS_T1CINS_CNT0             0x1000</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a73a14a93c76f2c67516c1447f2973a90"> 1763</a></span><span class="preprocessor">#define GPTU_T01IRS_T1CINS_CNT1             0x2000</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7ec6abd867bba455ebf72b7c216e6b5e"> 1764</a></span><span class="preprocessor">#define GPTU_T01IRS_T1CINS_CONCAT           0x3000</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab96de8d30eca3c32c7d434e6521b4ed5"> 1765</a></span><span class="preprocessor">#define GPTU_T01IRS_T1DINS                  GENMASK(15, 14)                      </span><span class="comment">// T1D Input Selection</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a298bf62fe1e4c1eddb2aad7c47c185a8"> 1766</a></span><span class="preprocessor">#define GPTU_T01IRS_T1DINS_SHIFT            14</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac516c499b620ff2f0ed6fadd3f20e162"> 1767</a></span><span class="preprocessor">#define GPTU_T01IRS_T1DINS_BYPASS           0x0</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab1b23d7fcdeddd03e4119b6f5c476ba4"> 1768</a></span><span class="preprocessor">#define GPTU_T01IRS_T1DINS_CNT0             0x4000</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0e2d7e4eb13697c08b45bc627e0c0991"> 1769</a></span><span class="preprocessor">#define GPTU_T01IRS_T1DINS_CNT1             0x8000</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af16bfcf856f96dac62038881c0c1f69e"> 1770</a></span><span class="preprocessor">#define GPTU_T01IRS_T1DINS_CONCAT           0xC000</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9221023444690e96fcf23ce879459dde"> 1771</a></span><span class="preprocessor">#define GPTU_T01IRS_T0AREL                  BIT(16)                              </span><span class="comment">// T0A Reload Source Selection</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4356e17864fd6d033b352a2ccd6e2a3c"> 1772</a></span><span class="preprocessor">#define GPTU_T01IRS_T0BREL                  BIT(17)                              </span><span class="comment">// T0B Reload Source Selection</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afa7f0975af3be8fed8e5d7d0dc7c242f"> 1773</a></span><span class="preprocessor">#define GPTU_T01IRS_T0CREL                  BIT(18)                              </span><span class="comment">// T0C Reload Source Selection</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9c4db918e39ef092925a16911f78349a"> 1774</a></span><span class="preprocessor">#define GPTU_T01IRS_T0DREL                  BIT(19)                              </span><span class="comment">// T0D Reload Source Selection</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af929f96480af6e7413c67b9a8e0c2ac2"> 1775</a></span><span class="preprocessor">#define GPTU_T01IRS_T1AREL                  BIT(20)                              </span><span class="comment">// T1A Reload Source Selection</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a191a42d96bf36c085bc4ead9c5ae3a7b"> 1776</a></span><span class="preprocessor">#define GPTU_T01IRS_T1BREL                  BIT(21)                              </span><span class="comment">// T1B Reload Source Selection</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8ddee391af641e124075da1eeba1294f"> 1777</a></span><span class="preprocessor">#define GPTU_T01IRS_T1CREL                  BIT(22)                              </span><span class="comment">// T1C Reload Source Selection</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a27fc84961f612886843a0057215f2955"> 1778</a></span><span class="preprocessor">#define GPTU_T01IRS_T1DREL                  BIT(23)                              </span><span class="comment">// T1D Reload Source Selection</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9bc63dca84ddaeafb40f3fd5d0df8c7e"> 1779</a></span><span class="preprocessor">#define GPTU_T01IRS_T0INC                   BIT(24)                              </span><span class="comment">// T0 Carry Input Selection</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac8996ea7720e75be0893c3423245cf25"> 1780</a></span><span class="preprocessor">#define GPTU_T01IRS_T1INC                   BIT(25)                              </span><span class="comment">// T1 Carry Input Selection</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a045d752074044d8a0362461507306725"> 1781</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN0                  GENMASK(29, 28)                      </span><span class="comment">// T0 and T1 Global Input CNT0 Selection</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad3f975adb9eb185ceccc41a3af095792"> 1782</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN0_SHIFT            28</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae8baf240fbeaccac4a8f22908aaea41b"> 1783</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN0_OUV_T2A          0x0</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a02aa5ad9b8f95523dcaf0381ec09e4d6"> 1784</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN0_POS_IN0          0x10000000</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1dfe83e17d88f5f3cc169ab9f08a18ad"> 1785</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN0_NEG_IN0          0x20000000</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a99d579785395d12ed834e93b379bf9f7"> 1786</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN0_BOTH_IN0         0x30000000</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3ac78b7f8db3f945ee229879be486c88"> 1787</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN1                  GENMASK(31, 30)                      </span><span class="comment">// T0 and T1 Global Input CNT1 Selection</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae12269937ea4ace9ebbb9d50e9dcf5b2"> 1788</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN1_SHIFT            30</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac15b11377e30533510093a6f45811961"> 1789</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN1_OUV_T2B          0x0</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aedf97ad57e10e9bafc12efb0ac9a254b"> 1790</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN1_POS_IN1          0x40000000</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad061e66ceb6c2842f6a9e3cbae4c84ed"> 1791</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN1_NEG_IN1          0x80000000</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a94321670a021cc39f2b17d75e798aaeb"> 1792</a></span><span class="preprocessor">#define GPTU_T01IRS_T01IN1_BOTH_IN1         0xC0000000</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span> </div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6aba85127e5bfe5f031eb6b583536ca7"> 1794</a></span><span class="preprocessor">#define GPTU_T01OTS(base)                   MMIO32((base) + 0x14)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac02ea6ee014556e28824c81c09f790b5"> 1795</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT00                  GENMASK(1, 0)                        </span><span class="comment">// T0 Output 0 Source Selection</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8749cc68cfb74152a7ddfa38d2ec2c49"> 1796</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT00_SHIFT            0</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9ffda422481d8234140fbbdbbc1e3083"> 1797</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT00_A                0x0</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a17aa471a1723848e06aaff931f46c685"> 1798</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT00_B                0x1</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a906c6f5bfc963397a94cc6f4d466e10a"> 1799</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT00_C                0x2</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a82389a05997912d83b21e0b5c64086b9"> 1800</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT00_D                0x3</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a012668dcbf9c2be1d7ece0c7dd14d060"> 1801</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT01                  GENMASK(3, 2)                        </span><span class="comment">// T0 Output 1 Source Selection</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab2d8919ff49cfe901e642415e840d0ef"> 1802</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT01_SHIFT            2</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab07356ea79a0570db2531286a545caf8"> 1803</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT01_A                0x0</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a064fe144a16a774247cb854cf67d503d"> 1804</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT01_B                0x4</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ade7d167350e01c586fe5d9aaeff72e78"> 1805</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT01_C                0x8</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa0e233ec213495a07c58110b9019d845"> 1806</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT01_D                0xC</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a61888ce6dfc2a7c655f8812cd8a2965c"> 1807</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG00                  GENMASK(5, 4)                        </span><span class="comment">// T0 Trigger Output 0 Source Selection</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a66c63b3697002bc56b9b79a6a451567b"> 1808</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG00_SHIFT            4</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa55554b4252c0fad757289aba3df7c4f"> 1809</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG00_A                0x0</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4bd496c9ed3b61d8ea55a138890bef02"> 1810</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG00_B                0x10</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af4de63fbfc5610cf614f7ec3ed3f7482"> 1811</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG00_C                0x20</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a84b2642ba9912b2381895a57575b68b5"> 1812</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG00_D                0x30</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9f60a8fa278568ab8c0aeaeec3717f27"> 1813</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG01                  GENMASK(7, 6)                        </span><span class="comment">// T0 Trigger Output 1 Source Selection</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a028c7424e74eed9979ee19401814a7d8"> 1814</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG01_SHIFT            6</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48ca16e2c2618a6098a20c4cf42c2ab7"> 1815</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG01_A                0x0</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a42bc176f9d9c6ef204e2a64b2d41450f"> 1816</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG01_B                0x40</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa8857da8b6fcc73fad1bb263f80419b4"> 1817</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG01_C                0x80</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f0b71d346bf89345c8ae4f2c4891fc1"> 1818</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG01_D                0xC0</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acd63c2291cc83151ecea041c3bb364de"> 1819</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR00                   GENMASK(9, 8)                        </span><span class="comment">// T0 Service Request 0 Source Selection</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1c53d38e0268919dbb4440b4d91cfc69"> 1820</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR00_SHIFT             8</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a183333fa12057053f0127a9983ef612b"> 1821</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR00_A                 0x0</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af8c0975ac42caa89756a796bf06e6e0f"> 1822</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR00_B                 0x100</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a51490564bbcdff0ad50f1a4198b366b2"> 1823</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR00_C                 0x200</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a320ed0865179a1405725d6e4e8f44396"> 1824</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR00_D                 0x300</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a687529e7105949fa5df9ed47e180997c"> 1825</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR01                   GENMASK(11, 10)                      </span><span class="comment">// T0 Service Request 1 Source Selection</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f1e3c2494b9cc3c2a8a7d485f065488"> 1826</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR01_SHIFT             10</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa34d5901a9cbed2050e9f3233b9d5878"> 1827</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR01_A                 0x0</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab5c17c50f4b733cf06e2bf228251911b"> 1828</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR01_B                 0x400</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6bb667bff967d29a4028304e4443545e"> 1829</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR01_C                 0x800</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ada0c60c4fd3bf16d8830ea271487472c"> 1830</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR01_D                 0xC00</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a45df27b1b27b774d8c91a17ed45b6160"> 1831</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT10                  GENMASK(17, 16)                      </span><span class="comment">// T1 Output 0 Source Selection</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae066f4d6239417fef54951fe622f860d"> 1832</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT10_SHIFT            16</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a91d881d5adb07aec1f6e1de2abd86b1d"> 1833</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT10_A                0x0</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d16f94124aa0dc7e992c37b345b3fb1"> 1834</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT10_B                0x10000</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc08b833ffb78836a77c9ad13453ef09"> 1835</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT10_C                0x20000</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afef319f4070d67afc05bc96fb7b59eea"> 1836</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT10_D                0x30000</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a900d7c6c2fb030b56377834490169a90"> 1837</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT11                  GENMASK(19, 18)                      </span><span class="comment">// T1 Output 1 Source Selection</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa339fcb2a5475310631ebb6b73163cd3"> 1838</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT11_SHIFT            18</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc554c37b0cd637868264c8036db258e"> 1839</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT11_A                0x0</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acbf6f2107c65987530ee682dd062c727"> 1840</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT11_B                0x40000</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae9e5da329b90504c7030157c1ca0b0c7"> 1841</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT11_C                0x80000</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2356b2186dc132894f4ce9af1bfaf9d0"> 1842</a></span><span class="preprocessor">#define GPTU_T01OTS_SOUT11_D                0xC0000</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a90cb84236085a990b5d371c30fcebd92"> 1843</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG10                  GENMASK(21, 20)                      </span><span class="comment">// T1 Trigger Output 0 Source Selection</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a58365ba4e9d2c3cbc92054a3c1e35f71"> 1844</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG10_SHIFT            20</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a98634b00954cb1a9b087596710e3455b"> 1845</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG10_A                0x0</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad3d0f9a5139fb91e1fa04cc7e66ad1fb"> 1846</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG10_B                0x100000</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0e88c7285969bd2d1460d55906e27dc1"> 1847</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG10_C                0x200000</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac05c6763b77a59715d9db25f3a55bcdb"> 1848</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG10_D                0x300000</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a245a1cd4aea953975ee69be688dfa805"> 1849</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG11                  GENMASK(23, 22)                      </span><span class="comment">// T1 Trigger Output 1 Source Selection</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8ea5de9da8c9afe438366348001633b7"> 1850</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG11_SHIFT            22</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1a6f7dae2e3a76441366d6a49925ea83"> 1851</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG11_A                0x0</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3e9f04ac502e6c6c220e8a8671d070b8"> 1852</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG11_B                0x400000</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3924fb925dfa3de01a8923f311576a53"> 1853</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG11_C                0x800000</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8323c6bf5aa3b688a48221704498e829"> 1854</a></span><span class="preprocessor">#define GPTU_T01OTS_STRG11_D                0xC00000</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a056ea3ac3c0b37621e2f5e5684e3441a"> 1855</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR10                   GENMASK(25, 24)                      </span><span class="comment">// T1 Service Request 0 Source Selection</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa4f944a9d6f1b7080973fc00407d17bd"> 1856</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR10_SHIFT             24</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d88cd11e02215408aaa635d064ad15d"> 1857</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR10_A                 0x0</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac27f1492ff83276ed8dc9401acbde7fc"> 1858</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR10_B                 0x1000000</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9e87c169cfe4ffe98fd598c7b2d45e61"> 1859</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR10_C                 0x2000000</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9e5c0acf88d5deb2fd43960ffec099a2"> 1860</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR10_D                 0x3000000</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6402af748522e18381d77e6008b3a645"> 1861</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR11                   GENMASK(27, 26)                      </span><span class="comment">// T1 Service Request 1 Source Selection.</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af095201d7fc90475c28fe9a701741602"> 1862</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR11_SHIFT             26</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab3cb8fd8c5621240cff11ce3d1f99b94"> 1863</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR11_A                 0x0</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a706c0abbca578c4abb15a171e5c5edb9"> 1864</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR11_B                 0x4000000</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a27f4e3967afdcda2aaefa9c942ac70f6"> 1865</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR11_C                 0x8000000</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a08c76867ff7f8a2db65363726f190b24"> 1866</a></span><span class="preprocessor">#define GPTU_T01OTS_SSR11_D                 0xC000000</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span> </div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adfdf01e8b0368f7ba0c435068ef1438b"> 1868</a></span><span class="preprocessor">#define GPTU_T2CON(base)                    MMIO32((base) + 0x18)</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa999d921448d86115dac1b24f450d36a"> 1869</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACSRC                  GENMASK(1, 0)                        </span><span class="comment">// Timer T2A Count Input Source Control</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac3bdbf9626414618eee5888033a7a4ec"> 1870</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACSRC_SHIFT            0</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a33c184716d771fef6c14e5773b514df0"> 1871</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACSRC_BYPASS           0x0</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a08fa52954cbd9fc1e64a2ec7fdcb9309"> 1872</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACSRC_EXT_COUNT        0x1</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab8d5164a90f4eb133a3ea7d4a3fbcf07"> 1873</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACSRC_QUADRATURE       0x2</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a08f9266d49119739238d599dbec3a768"> 1874</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACDIR                  GENMASK(3, 2)                        </span><span class="comment">// Timer T2A Direction Control</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a551cfb01c8331a82321b41e81f752a42"> 1875</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACDIR_SHIFT            2</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaaa719b9a84cf00f2838e3da76913843"> 1876</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACDIR_COUNT_UP         0x0</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa3a2542052a2dbdfb78311f62ba77ed1"> 1877</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACDIR_COUNT_DOWN       0x4</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe9d1e65c60eacd85592a82b271c8afc"> 1878</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACDIR_EXT_CONT_UP      0x8</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a893e1fa5b6ffd1d2f34f9cf24f86d1dd"> 1879</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACDIR_EXT_COUNT_DOWN   0xC</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1bfece6aff5588a36dcac1deb2d94ddd"> 1880</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACCLR                  GENMASK(5, 4)                        </span><span class="comment">// Timer T2A Clear Control</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad84ecc9109316058f42da98890a6d13c"> 1881</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACCLR_SHIFT            4</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a310a375665a44d4922ae749e05cfa0cc"> 1882</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACCLR_EXT              0x0</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae308a70f575e8ff07480e6cae9375561"> 1883</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACCLR_CP0_T2           0x10</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab58e3817bbb6518d0efb257cc4d21c07"> 1884</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACCLR_CP1_T2           0x20</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab55dca1f5bb1ce303960e9a1c3ad6750"> 1885</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACOV                   GENMASK(7, 6)                        </span><span class="comment">// Timer T2A Overflow/Underflow Generation Control</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8a9f6a432c80c8e40b92a4eaef379605"> 1886</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACOV_SHIFT             6</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac1a8362d4d7bd8388bdb939d88ccaf68"> 1887</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACOV_MODE0             0x0</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a534bc77a08f826e2c5ec21b951a1cfa7"> 1888</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACOV_MODE1             0x40</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a56af17ea7d6baadf8c79223caf5f1b8c"> 1889</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACOV_MODE2             0x80</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a62c8adaa13631a0c2014813e540d9a69"> 1890</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACOV_MODE3             0xC0</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a60cc17d3867226f2b3a2d0f9c87dc1be"> 1891</a></span><span class="preprocessor">#define GPTU_T2CON_T2ACOS                   BIT(8)                               </span><span class="comment">// Timer T2A One-Shot Control.</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a411cb591836443b2f792cf952778234f"> 1892</a></span><span class="preprocessor">#define GPTU_T2CON_T2ADIR                   BIT(12)                              </span><span class="comment">// Timer T2A Direction Status Bit.</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa245142e1a11d426edc5fa2a60cae47e"> 1893</a></span><span class="preprocessor">#define GPTU_T2CON_T2ADIR_COUNT_UP          0x0</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a958891e68a5dc6b12a371a7a1f5f4207"> 1894</a></span><span class="preprocessor">#define GPTU_T2CON_T2ADIR_COUNT_DOWN        0x1000</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adcee1356b2548460aa43b4d7a4677531"> 1895</a></span><span class="preprocessor">#define GPTU_T2CON_T2SPLIT                  BIT(15)                              </span><span class="comment">// Timer T2 Split Control.</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a51b0485636744e963a7750bb1ecc1da3"> 1896</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCSRC                  GENMASK(17, 16)                      </span><span class="comment">// Timer T2B Count Input Source Control.</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a57c1126d031a7c28fc79f8f99da8a311"> 1897</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCSRC_SHIFT            16</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f26652fba139b395dec249a949f5516"> 1898</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCSRC_BYPASS           0x0</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4e09a9256e9687490111dcd6b45c0647"> 1899</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCSRC_EXT_COUNT        0x10000</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0220d390c8d2e7b35272cb2789a2d0f5"> 1900</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCSRC_QUADRATURE       0x20000</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8334a3db22b41d25054e08578bc5a781"> 1901</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCDIR                  GENMASK(19, 18)                      </span><span class="comment">// Timer T2B Direction Control.</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaa9c47428616309b26628f0686a8c449"> 1902</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCDIR_SHIFT            18</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeb124240480fe0d24fbaf3a5316356cb"> 1903</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCDIR_COUNT_UP         0x0</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a018ddab83dcd59e036561eb26213285b"> 1904</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCDIR_COUNT_DOWN       0x40000</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a513fb3f1a72d527d859e31f17fc66408"> 1905</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCDIR_EXT_CONT_UP      0x80000</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a01a788eb37c1e6027e9eb97bd17ea4f7"> 1906</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCDIR_EXT_COUNT_DOWN   0xC0000</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a71aa373bf6667b19c05335eb500433f1"> 1907</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCCLR                  GENMASK(21, 20)                      </span><span class="comment">// Timer T2B Clear Control.</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a817a0a19348b72c3d4eb74bb985095f3"> 1908</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCCLR_SHIFT            20</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6bc773f1ff04803b2dfb913b82f5c92d"> 1909</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCCLR_EXT              0x0</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a03c9ea146aa257913b79b197be2c322b"> 1910</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCCLR_CP0_T2           0x100000</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a39c72f86bb4b2fda36a83533982ff1b1"> 1911</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCCLR_CP1_T2           0x200000</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a11849ad3ed7745957d48b95717c768a3"> 1912</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCOV                   GENMASK(23, 22)                      </span><span class="comment">// Timer T2B Overflow/Underflow Generation Control.</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a18be4392a69b7fffc8008aa03658f8c5"> 1913</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCOV_SHIFT             22</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a00354bc7735c2947bfa6706b4d49474c"> 1914</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCOV_MODE0             0x0</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8190db078bed39764759b77a4a9354bb"> 1915</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCOV_MODE1             0x400000</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abff013f57605a258b4879703d6154514"> 1916</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCOV_MODE2             0x800000</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a148342118abcfadef6633ab4a198ed8f"> 1917</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCOV_MODE3             0xC00000</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1a774feae96e5d59989b865c2b31a779"> 1918</a></span><span class="preprocessor">#define GPTU_T2CON_T2BCOS                   BIT(24)                              </span><span class="comment">// Timer T2B One-Shot Control.</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abd37430bb8014f11b2b40d1642fadff8"> 1919</a></span><span class="preprocessor">#define GPTU_T2CON_T2BDIR                   BIT(28)                              </span><span class="comment">// Timer T2B Direction Status Bit.</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a408d5192f532c6bbcc5e3dc1455fe4c6"> 1920</a></span><span class="preprocessor">#define GPTU_T2CON_T2BDIR_COUNT_UP          0x0</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0d4a8d5742e5ce960a42eaf39b892457"> 1921</a></span><span class="preprocessor">#define GPTU_T2CON_T2BDIR_COUNT_DOWN        0x10000000</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span> </div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abdeb4d17ea48c7da3c0982c82bf77699"> 1923</a></span><span class="preprocessor">#define GPTU_T2RCCON(base)                  MMIO32((base) + 0x1C)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa3af9cfa573c4c9eabec39d3ef263b59"> 1924</a></span><span class="preprocessor">#define GPTU_T2RCCON_T2AMRC0                GENMASK(2, 0)                        </span><span class="comment">// Timer T2A Reload/Capture 0 Mode Control</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0359a961160b002355dad3ccbda672a2"> 1925</a></span><span class="preprocessor">#define GPTU_T2RCCON_T2AMRC0_SHIFT          0</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8fa2b243a323b88bd047731f744e5dee"> 1926</a></span><span class="preprocessor">#define GPTU_T2RCCON_T2AMRC1                GENMASK(6, 4)                        </span><span class="comment">// Timer T2A Reload/Capture 1 Mode Control</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af4c2996c1e052105f1d499d463310168"> 1927</a></span><span class="preprocessor">#define GPTU_T2RCCON_T2AMRC1_SHIFT          4</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a675281218860fa878489f6a4acfe423e"> 1928</a></span><span class="preprocessor">#define GPTU_T2RCCON_T2BMRC0                GENMASK(18, 16)                      </span><span class="comment">// Timer T2B Reload/Capture 0 Mode Control</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abc58fdab243e5c58387040f6ff0ff2c3"> 1929</a></span><span class="preprocessor">#define GPTU_T2RCCON_T2BMRC0_SHIFT          16</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a53918a013a7925393aff0f84efda5af4"> 1930</a></span><span class="preprocessor">#define GPTU_T2RCCON_T2BMRC1                GENMASK(22, 20)                      </span><span class="comment">// Timer T2B Reload/Capture 1 Mode Control</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab62b4668ffe331c02d20ea9925137f38"> 1931</a></span><span class="preprocessor">#define GPTU_T2RCCON_T2BMRC1_SHIFT          20</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span> </div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2e9a2e829dbddb901c49642cb531dfb3"> 1933</a></span><span class="preprocessor">#define GPTU_T2AIS(base)                    MMIO32((base) + 0x20)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a39f237b0aa90b7685abce67a786a0f7a"> 1934</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AICNT                  GENMASK(2, 0)                        </span><span class="comment">// Timer T2A External Count Input Selection</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0811ada5f06e24318d7b286a789d9d87"> 1935</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AICNT_SHIFT            0</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6c9fd4b1e3f1b0818ec27d7c9ec527f3"> 1936</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AISTR                  GENMASK(6, 4)                        </span><span class="comment">// Timer T2A External Start Input Selection</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1458de9b92e49f88216ea2e562c793d3"> 1937</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AISTR_SHIFT            4</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7e70f5650f46cc5f146d1488d8283a16"> 1938</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AISTP                  GENMASK(10, 8)                       </span><span class="comment">// Timer T2A External Stop Input Selection</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0e37ab1dc70a4a5dff6eb3d448f47b6b"> 1939</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AISTP_SHIFT            8</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a510babc4e3ba8e92f7c108fd50dc4963"> 1940</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AIUD                   GENMASK(14, 12)                      </span><span class="comment">// Timer T2A External Up/Down Input Selection</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9badbc964a96a5c4cd62ecd26beda6ac"> 1941</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AIUD_SHIFT             12</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a17761acdd29c2d984fe9bcf0d61a822b"> 1942</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AICLR                  GENMASK(18, 16)                      </span><span class="comment">// Timer T2A External Clear Input Selection</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0f02a8919c4942a3ef89159e7995f1dd"> 1943</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AICLR_SHIFT            16</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acca4f13c80e9e79ef239fb61b94abbca"> 1944</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AIRC0                  GENMASK(22, 20)                      </span><span class="comment">// Timer T2A External Reload/Capture 0 Input Selection</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca2c51f8c3df20e60a6d8723a05a85e8"> 1945</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AIRC0_SHIFT            20</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5a34a88004345d4adef65e1fd2a64f74"> 1946</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AIRC1                  GENMASK(26, 24)                      </span><span class="comment">// Timer T2A External Reload/Capture 1 Input Selection</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae21c744e69ff67434ae21a30b6c2579e"> 1947</a></span><span class="preprocessor">#define GPTU_T2AIS_T2AIRC1_SHIFT            24</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span> </div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae34f3b06da150163d1b7f9a923cacceb"> 1949</a></span><span class="preprocessor">#define GPTU_T2BIS(base)                    MMIO32((base) + 0x24)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae115b2678bca63329908c6dc948c3c9b"> 1950</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BICNT                  GENMASK(2, 0)                        </span><span class="comment">// Timer T2B External Count Input Selection</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab2b10d60cf616656af706f4bdc2da95d"> 1951</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BICNT_SHIFT            0</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c53a21e910419b77f2756d557a94079"> 1952</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BISTR                  GENMASK(6, 4)                        </span><span class="comment">// Timer T2B External Start Input Selection</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5a2cd1f55457ebf2a90a7df78b80a9dc"> 1953</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BISTR_SHIFT            4</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aced544a0f9d1e99023106bcdc07a8333"> 1954</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BISTP                  GENMASK(10, 8)                       </span><span class="comment">// Timer T2B External Stop Input Selection</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac53340b4a976d85165f488f798762510"> 1955</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BISTP_SHIFT            8</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae9edcfda702a8455b01e5df308d46b9a"> 1956</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BIUD                   GENMASK(14, 12)                      </span><span class="comment">// Timer T2B External Up/Down Input Selection</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a504c522ca6a21f498989145b6d46bf06"> 1957</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BIUD_SHIFT             12</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a63f7bad329f678c5a2e9d64d30babb8c"> 1958</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BICLR                  GENMASK(18, 16)                      </span><span class="comment">// Timer T2B External Clear Input Selection</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa5a5298b8870715429f107f45bb4d1f5"> 1959</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BICLR_SHIFT            16</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adeb3c86ea64a860e517038bd1041c524"> 1960</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BIRC0                  GENMASK(22, 20)                      </span><span class="comment">// Timer T2B External Reload/Capture 0 Input Selection</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48a3c101f5e9f27de50ae807ab9b192d"> 1961</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BIRC0_SHIFT            20</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aed67c135c804c36eb1b302181e50b416"> 1962</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BIRC1                  GENMASK(26, 24)                      </span><span class="comment">// Timer T2B External Reload/Capture 1 Input Selection</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0d02fe049a9510ec49d5695dcc9e8914"> 1963</a></span><span class="preprocessor">#define GPTU_T2BIS_T2BIRC1_SHIFT            24</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span> </div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d30b7e1af608c11b4aec33c67233e1a"> 1965</a></span><span class="preprocessor">#define GPTU_T2ES(base)                     MMIO32((base) + 0x28)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a55f937d32945c6d6b4832f8459019628"> 1966</a></span><span class="preprocessor">#define GPTU_T2ES_T2AECNT                   GENMASK(1, 0)                        </span><span class="comment">// Timer T2A External Count Input Active Edge Selection</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7d78b9879956507274d17665fd357646"> 1967</a></span><span class="preprocessor">#define GPTU_T2ES_T2AECNT_SHIFT             0</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a57a7cdcdf22b9e1b580285bb09817399"> 1968</a></span><span class="preprocessor">#define GPTU_T2ES_T2AESTR                   GENMASK(3, 2)                        </span><span class="comment">// Timer T2A External Start Input Active Edge Selection</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7096175e3851c10569c739128f6ad649"> 1969</a></span><span class="preprocessor">#define GPTU_T2ES_T2AESTR_SHIFT             2</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5fcb5ff2eb212a4f10b8f790752e11d5"> 1970</a></span><span class="preprocessor">#define GPTU_T2ES_T2AESTP                   GENMASK(5, 4)                        </span><span class="comment">// Timer T2A External Stop Input Active Edge Selection</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6cf9de5b5d5ced7694c6870f8392bab5"> 1971</a></span><span class="preprocessor">#define GPTU_T2ES_T2AESTP_SHIFT             4</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ace332434d255ea2e99783bb738ffac28"> 1972</a></span><span class="preprocessor">#define GPTU_T2ES_T2AEUD                    GENMASK(7, 6)                        </span><span class="comment">// Timer T2A External Up/Down Input Active Edge Selection</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a938fa7daab763d6141da167322237505"> 1973</a></span><span class="preprocessor">#define GPTU_T2ES_T2AEUD_SHIFT              6</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe379dc717592ad0b9ad2396ed90249f"> 1974</a></span><span class="preprocessor">#define GPTU_T2ES_T2AECLR                   GENMASK(9, 8)                        </span><span class="comment">// Timer T2A External Clear Input Active Edge Selection</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a17dbf9d2d5a5a565383b4c459ccf57e5"> 1975</a></span><span class="preprocessor">#define GPTU_T2ES_T2AECLR_SHIFT             8</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaeb2f66bc1e78b003c16e663c7053c2a"> 1976</a></span><span class="preprocessor">#define GPTU_T2ES_T2AERC0                   GENMASK(11, 10)                      </span><span class="comment">// Timer T2A External Reload/Capture 0 Input Active Edge Selection</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a189e0de675c4a08f17e7ac90408569e4"> 1977</a></span><span class="preprocessor">#define GPTU_T2ES_T2AERC0_SHIFT             10</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a415dc003d988a592cf0156c112145b49"> 1978</a></span><span class="preprocessor">#define GPTU_T2ES_T2AERC1                   GENMASK(13, 12)                      </span><span class="comment">// Timer T2A External Reload/Capture 1 Input Active Edge Selection</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a978a91f3616a64dec8efe29ac41546a2"> 1979</a></span><span class="preprocessor">#define GPTU_T2ES_T2AERC1_SHIFT             12</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#addd9478ffeaf6cbc49ab6402c2b87784"> 1980</a></span><span class="preprocessor">#define GPTU_T2ES_T2BECNT                   GENMASK(17, 16)                      </span><span class="comment">// Timer T2B External Count Input Active Edge Selection</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a44f50cf55fb151c8ce00dc74cbc319a8"> 1981</a></span><span class="preprocessor">#define GPTU_T2ES_T2BECNT_SHIFT             16</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4f75b09d44c49c60c4746de924d95367"> 1982</a></span><span class="preprocessor">#define GPTU_T2ES_T2BESTR                   GENMASK(19, 18)                      </span><span class="comment">// Timer T2B External Start Input Active Edge Selection</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a02b44de662f1f8208a5181266e78dd42"> 1983</a></span><span class="preprocessor">#define GPTU_T2ES_T2BESTR_SHIFT             18</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0d4012d7ab538078775e8f71016d86c6"> 1984</a></span><span class="preprocessor">#define GPTU_T2ES_T2BESTP                   GENMASK(21, 20)                      </span><span class="comment">// Timer T2B External Stop Input Active Edge Selection</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a147263bd078345106cbda4d75ab27d86"> 1985</a></span><span class="preprocessor">#define GPTU_T2ES_T2BESTP_SHIFT             20</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adf1695dc6cdf3525100eee091118118b"> 1986</a></span><span class="preprocessor">#define GPTU_T2ES_T2BEUD                    GENMASK(23, 22)                      </span><span class="comment">// Timer T2B External Up/Down Input Active Edge Selection</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7da6acdfaf25e47eb2695a18dbcb5f1f"> 1987</a></span><span class="preprocessor">#define GPTU_T2ES_T2BEUD_SHIFT              22</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7278dce7d460383a27493b6c9e66e0ba"> 1988</a></span><span class="preprocessor">#define GPTU_T2ES_T2BECLR                   GENMASK(25, 24)                      </span><span class="comment">// Timer T2B External Clear Input Active Edge Selection</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a77d67120bcb8939b49d3676e6080b662"> 1989</a></span><span class="preprocessor">#define GPTU_T2ES_T2BECLR_SHIFT             24</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a76870dcdddd340a270879366270e8101"> 1990</a></span><span class="preprocessor">#define GPTU_T2ES_T2BERC0                   GENMASK(27, 26)                      </span><span class="comment">// Timer T2B External Reload/Capture 0 Input Active Edge Selection</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a97a5caaf938a8f5b930314a82cd67d7d"> 1991</a></span><span class="preprocessor">#define GPTU_T2ES_T2BERC0_SHIFT             26</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a239204e52bc93386f83209ef71a92823"> 1992</a></span><span class="preprocessor">#define GPTU_T2ES_T2BERC1                   GENMASK(29, 28)                      </span><span class="comment">// Timer T2B External Reload/Capture 1 Input Active Edge Selection</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a68ab1ea161e19f3fa2a618759dc4b234"> 1993</a></span><span class="preprocessor">#define GPTU_T2ES_T2BERC1_SHIFT             28</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span> </div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f142b21ad8e596ddb3aa4168029c887"> 1995</a></span><span class="preprocessor">#define GPTU_OSEL(base)                     MMIO32((base) + 0x2C)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe387f76970be400b67a990f76c97c79"> 1996</a></span><span class="preprocessor">#define GPTU_OSEL_SO0                       GENMASK(2, 0)                        </span><span class="comment">// GPTU Output 0 Source Selection</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a700adaa72cacf25743b518f8c7331169"> 1997</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_SHIFT                 0</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1c5bf86250accc9299f1d80eb208d427"> 1998</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_OUT00                 0x0</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a874089ab6dc670ae09b33fae3fceb67b"> 1999</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_OUT01                 0x1</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad08c96fee7c43796a334482a544e285e"> 2000</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_OUT10                 0x2</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae20d3416f18fc2e56f929d7458b9a2d8"> 2001</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_OUT11                 0x3</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1bdf8dab9deaf83a40597f7f4ea7434c"> 2002</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_OUV_T2A               0x4</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a093e61887e35157bdd52aaf99b7df03a"> 2003</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_OUV_T2B               0x5</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acbb94665d7d0423304352cc1b3e3707f"> 2004</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_UNK0                  0x6</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0a5b9d00e287d503e48b83a195a494c1"> 2005</a></span><span class="preprocessor">#define GPTU_OSEL_SO0_UNK1                  0x7</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9e44ee138e523a0e7aa3e4e6a3fa0410"> 2006</a></span><span class="preprocessor">#define GPTU_OSEL_SO1                       GENMASK(6, 4)                        </span><span class="comment">// GPTU Output 1 Source Selection</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afca4017bd9ec4ff8ff1d72313a72d32f"> 2007</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_SHIFT                 4</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a36a8cbf512da1cda0e282a8cb684d5a3"> 2008</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_OUT00                 0x0</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a31adcfd4958c70246f3fb686de6d5b87"> 2009</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_OUT01                 0x10</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#add6ea46199e6b57b9ecb0049891ff284"> 2010</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_OUT10                 0x20</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a313625bdc2bb121f660796141fb33f71"> 2011</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_OUT11                 0x30</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1bcaa6344e9a5067bcadb6ca0bcf3918"> 2012</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_OUV_T2A               0x40</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae2bf20cb426d1b64c888461cb10a07d6"> 2013</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_OUV_T2B               0x50</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a645f738610b73479890da92979f3481d"> 2014</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_UNK0                  0x60</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8452157a284ec8779fbb55b272f70203"> 2015</a></span><span class="preprocessor">#define GPTU_OSEL_SO1_UNK1                  0x70</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abe02b5cf0fd113b0ad02dca5eafe77fb"> 2016</a></span><span class="preprocessor">#define GPTU_OSEL_SO2                       GENMASK(10, 8)                       </span><span class="comment">// GPTU Output 2 Source Selection</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad34feeb89e87c4fcfcb56e0b822441f1"> 2017</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_SHIFT                 8</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c07c7f0ee58983bd51ddb0110823100"> 2018</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_OUT00                 0x0</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4906618c1c4bbfa27a65200c43c6eb75"> 2019</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_OUT01                 0x100</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa908386192f58b33996cef533ecec363"> 2020</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_OUT10                 0x200</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a59a9954103d3ece164475d4e5127c815"> 2021</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_OUT11                 0x300</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af6a9b9805aa96846ea107a1a7c983ed3"> 2022</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_OUV_T2A               0x400</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae09870db7d032a7570bd3992df44acbd"> 2023</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_OUV_T2B               0x500</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a59abc9c27362061057b510afba860d6c"> 2024</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_UNK0                  0x600</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0673e0369585f559adb581248922c595"> 2025</a></span><span class="preprocessor">#define GPTU_OSEL_SO2_UNK1                  0x700</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adbf478a071f7cdb69b3825fce8fca41a"> 2026</a></span><span class="preprocessor">#define GPTU_OSEL_SO3                       GENMASK(14, 12)                      </span><span class="comment">// GPTU Output 3 Source Selection</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa230e70e4c458f03d741360a37a74cbb"> 2027</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_SHIFT                 12</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d25c2aa6c21fc639ecd0bd17913cfb1"> 2028</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_OUT00                 0x0</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af4dfa541bb7d20eea5b2fefa2b5ed608"> 2029</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_OUT01                 0x1000</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4293c1d9c23077ef5993db7f0cac8981"> 2030</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_OUT10                 0x2000</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad550d9d98fe7b216206ce0ae2b7f1cb7"> 2031</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_OUT11                 0x3000</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5ced3880f0f93ff333a9816d1fa24a8f"> 2032</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_OUV_T2A               0x4000</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad7e72f1dc9ee92ab47b84911ead84310"> 2033</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_OUV_T2B               0x5000</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a77ae2af3cb9d59b15f4bb1ce27c0e95c"> 2034</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_UNK0                  0x6000</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7eddf637409fb4c9c9b35ec6fbbd218"> 2035</a></span><span class="preprocessor">#define GPTU_OSEL_SO3_UNK1                  0x7000</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7419b459c6bdcf635d02ce39790cdec4"> 2036</a></span><span class="preprocessor">#define GPTU_OSEL_SO4                       GENMASK(18, 16)                      </span><span class="comment">// GPTU Output 4 Source Selection</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3412a67ea66b24585beb8c813faeea2b"> 2037</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_SHIFT                 16</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf4bc58cbae75f29e99fc7bc2d44f5ef"> 2038</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_OUT00                 0x0</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1af26f261f1e98513185f1e793c00d15"> 2039</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_OUT01                 0x10000</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a443357a20a6cf04384bdddc8ca6d4f05"> 2040</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_OUT10                 0x20000</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a775b130c31e3d74c5542b559dc3dffa9"> 2041</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_OUT11                 0x30000</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a53b219b8381220c22407c835d730bc10"> 2042</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_OUV_T2A               0x40000</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a77f1c9b45a8eb9fba813cc7f287e484a"> 2043</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_OUV_T2B               0x50000</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9e8d3807a792e08f82b3e7a0cbc5128f"> 2044</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_UNK0                  0x60000</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afac82bb37219b63da92149186b4c73e3"> 2045</a></span><span class="preprocessor">#define GPTU_OSEL_SO4_UNK1                  0x70000</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa5000d1d7f10278a69c85a11b9d74010"> 2046</a></span><span class="preprocessor">#define GPTU_OSEL_SO5                       GENMASK(22, 20)                      </span><span class="comment">// GPTU Output 5 Source Selection</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaeea3645a3d229cf0fad28f94cc0504e"> 2047</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_SHIFT                 20</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aceb184adeec9c483c8df686cf9956f92"> 2048</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_OUT00                 0x0</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac295e6af1bd33ad6f1077d553521c06f"> 2049</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_OUT01                 0x100000</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab81267a18c7ebf82a40670a6f38cd5d6"> 2050</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_OUT10                 0x200000</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a16d9a283e8d355b2a3418efc3deeec3a"> 2051</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_OUT11                 0x300000</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aab9c881ea5678caab4e82b6c273c8ca7"> 2052</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_OUV_T2A               0x400000</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a852a75f76696d0844777b84a82f7a6e9"> 2053</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_OUV_T2B               0x500000</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a493e8a2dae956d5002915d06b85d6054"> 2054</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_UNK0                  0x600000</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4072aff4e5a8ba52672f25dd378bbbb8"> 2055</a></span><span class="preprocessor">#define GPTU_OSEL_SO5_UNK1                  0x700000</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4bff482d42ff435863ec480719b3de67"> 2056</a></span><span class="preprocessor">#define GPTU_OSEL_SO6                       GENMASK(26, 24)                      </span><span class="comment">// GPTU Output 6 Source Selection</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a336db834cece9bedb776815c296eecfe"> 2057</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_SHIFT                 24</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad85e04711d2ae6354d6f573c8e500035"> 2058</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_OUT00                 0x0</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a67f8d916145ec11a0042f6efe7366d2f"> 2059</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_OUT01                 0x1000000</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abcea41ebca8a3e0da24fc9a5ddfc2f40"> 2060</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_OUT10                 0x2000000</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaed7ecc184fe0c125f9b5214630b4ead"> 2061</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_OUT11                 0x3000000</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a63bb1b87cdf736192a6d0c9216f3c50e"> 2062</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_OUV_T2A               0x4000000</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca932c38f236aae901d43893cd27e7b8"> 2063</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_OUV_T2B               0x5000000</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c4367bb765371d2a17a1bc4aad78ad9"> 2064</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_UNK0                  0x6000000</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae78427ad1687e2d13a202d7919eafee7"> 2065</a></span><span class="preprocessor">#define GPTU_OSEL_SO6_UNK1                  0x7000000</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a945ae0dc50f1f7d80adc8de62f030198"> 2066</a></span><span class="preprocessor">#define GPTU_OSEL_SO7                       GENMASK(30, 28)                      </span><span class="comment">// GPTU Output 7 Source Selection</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7480283a64120e1429dc9e7afb1caedc"> 2067</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_SHIFT                 28</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa3e18ab5faa1cca6f95d0d9364ba91e1"> 2068</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_OUT00                 0x0</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a248395cee131b11f7c864727f9f4f2bf"> 2069</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_OUT01                 0x10000000</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8a67d3ac3b5d53b5f7e054f97bed6ca5"> 2070</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_OUT10                 0x20000000</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ace0c259dacb4807fe493146400955cbc"> 2071</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_OUT11                 0x30000000</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#add4cffead9aac9f3ea7432922a207a69"> 2072</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_OUV_T2A               0x40000000</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab970b023a9691866d333c3f83c0c887b"> 2073</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_OUV_T2B               0x50000000</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a29f0febaccb127e63dbfb577dedde099"> 2074</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_UNK0                  0x60000000</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2068e1e9eefb883dbd957ec6fe38ead1"> 2075</a></span><span class="preprocessor">#define GPTU_OSEL_SO7_UNK1                  0x70000000</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span> </div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa63015274d605455631d89c0b89dd9b0"> 2077</a></span><span class="preprocessor">#define GPTU_OUT(base)                      MMIO32((base) + 0x30)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6cb441d3d5752486a4e8a2b902cc81c4"> 2078</a></span><span class="preprocessor">#define GPTU_OUT_OUT0                       BIT(0)                               </span><span class="comment">// GPTU Output State Bit 0</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7518f7068fb14f54a33ccc9bbcd099c5"> 2079</a></span><span class="preprocessor">#define GPTU_OUT_OUT1                       BIT(1)                               </span><span class="comment">// GPTU Output State Bit 1</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afd480d1c54ec79aaba54a50780543b7e"> 2080</a></span><span class="preprocessor">#define GPTU_OUT_OUT2                       BIT(2)                               </span><span class="comment">// GPTU Output State Bit 2</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae7a7fa51de50e6099d12dac317da7bfb"> 2081</a></span><span class="preprocessor">#define GPTU_OUT_OUT3                       BIT(3)                               </span><span class="comment">// GPTU Output State Bit 3</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a866e4107d7326a3c4afd83e7d673398d"> 2082</a></span><span class="preprocessor">#define GPTU_OUT_OUT4                       BIT(4)                               </span><span class="comment">// GPTU Output State Bit 4</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8b55809a6fdbebddb2292c46d968c0ec"> 2083</a></span><span class="preprocessor">#define GPTU_OUT_OUT5                       BIT(5)                               </span><span class="comment">// GPTU Output State Bit 5</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acd0f701515d419cd988ed4d3fb43b334"> 2084</a></span><span class="preprocessor">#define GPTU_OUT_OUT6                       BIT(6)                               </span><span class="comment">// GPTU Output State Bit 6</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a27a3e03ef16f061cc849f9ee3b1bbbf3"> 2085</a></span><span class="preprocessor">#define GPTU_OUT_OUT7                       BIT(7)                               </span><span class="comment">// GPTU Output State Bit 7</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a17a9f8e024bef0f97ef61b31380b43b0"> 2086</a></span><span class="preprocessor">#define GPTU_OUT_CLRO0                      BIT(8)                               </span><span class="comment">// GPTU Output 0 Clear Bit</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a11728d1f6a4fbed144ada119787051c9"> 2087</a></span><span class="preprocessor">#define GPTU_OUT_CLRO1                      BIT(9)                               </span><span class="comment">// GPTU Output 1 Clear Bit</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acec376be0aad802de745ce1bfc0efbe8"> 2088</a></span><span class="preprocessor">#define GPTU_OUT_CLRO2                      BIT(10)                              </span><span class="comment">// GPTU Output 2 Clear Bit</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d11507db02562f158387cc49cb8ef2c"> 2089</a></span><span class="preprocessor">#define GPTU_OUT_CLRO3                      BIT(11)                              </span><span class="comment">// GPTU Output 3 Clear Bit</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f3f9df3ed0bbebc143638d04d89aa8b"> 2090</a></span><span class="preprocessor">#define GPTU_OUT_CLRO4                      BIT(12)                              </span><span class="comment">// GPTU Output 4 Clear Bit</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8def6155cf7a384348a215f60b9f6351"> 2091</a></span><span class="preprocessor">#define GPTU_OUT_CLRO5                      BIT(13)                              </span><span class="comment">// GPTU Output 5 Clear Bit</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa4434dab3cd5602fd55c8930ebd85885"> 2092</a></span><span class="preprocessor">#define GPTU_OUT_CLRO6                      BIT(14)                              </span><span class="comment">// GPTU Output 6 Clear Bit</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a9c2593890256cca24df15f1ea289b0"> 2093</a></span><span class="preprocessor">#define GPTU_OUT_CLRO7                      BIT(15)                              </span><span class="comment">// GPTU Output 7 Clear Bit</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a42648f429cf6088172d275af3d199275"> 2094</a></span><span class="preprocessor">#define GPTU_OUT_SETO0                      BIT(16)                              </span><span class="comment">// GPTU Output 0 Set Bit</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af036c9ebb0c3474fe73dffd64ef70bee"> 2095</a></span><span class="preprocessor">#define GPTU_OUT_SETO1                      BIT(17)                              </span><span class="comment">// GPTU Output 1 Set Bit</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab40e305ec173c6d030ac7d53d5a1e21b"> 2096</a></span><span class="preprocessor">#define GPTU_OUT_SETO2                      BIT(18)                              </span><span class="comment">// GPTU Output 2 Set Bit</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8aa469a7d7008cc54632a6328f671082"> 2097</a></span><span class="preprocessor">#define GPTU_OUT_SETO3                      BIT(19)                              </span><span class="comment">// GPTU Output 3 Set Bit</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aada7f661796571870dbb1369b1fea79a"> 2098</a></span><span class="preprocessor">#define GPTU_OUT_SETO4                      BIT(20)                              </span><span class="comment">// GPTU Output 4 Set Bit</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa1ab6a4367a0dacab77be9280be3efbe"> 2099</a></span><span class="preprocessor">#define GPTU_OUT_SETO5                      BIT(21)                              </span><span class="comment">// GPTU Output 5 Set Bit</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad2ac5fa5cdca66ec68f5114b07fb6913"> 2100</a></span><span class="preprocessor">#define GPTU_OUT_SETO6                      BIT(22)                              </span><span class="comment">// GPTU Output 6 Set Bit</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a37de9fe6c69f9104f93be8c002bd689f"> 2101</a></span><span class="preprocessor">#define GPTU_OUT_SETO7                      BIT(23)                              </span><span class="comment">// GPTU Output 7 Set Bit</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span> </div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment">/* T0 Count register (32 bit) */</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf451cbeae9bd39105e63dec79680bf8"> 2104</a></span><span class="preprocessor">#define GPTU_T0DCBA(base)                   MMIO32((base) + 0x34)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa343507f7ce4af931b32aab42dd8803c"> 2105</a></span><span class="preprocessor">#define GPTU_T0DCBA_T0A                     GENMASK(7, 0)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adf2234c35f0102ad437eb8f3c8400f33"> 2106</a></span><span class="preprocessor">#define GPTU_T0DCBA_T0A_SHIFT               0</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48a730dc4d8bce7915d91f4c02d68a6f"> 2107</a></span><span class="preprocessor">#define GPTU_T0DCBA_T0B                     GENMASK(15, 8)</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1027808b2ee52e0935d67092077c3f37"> 2108</a></span><span class="preprocessor">#define GPTU_T0DCBA_T0B_SHIFT               8</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#affdd9a518967d0506b7b7f7ec66cbe83"> 2109</a></span><span class="preprocessor">#define GPTU_T0DCBA_T0C                     GENMASK(23, 16)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac61cd1f744f53d8a1b300609904c7088"> 2110</a></span><span class="preprocessor">#define GPTU_T0DCBA_T0C_SHIFT               16</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3ff2b5e1e1457f1057e6061f54ccbce2"> 2111</a></span><span class="preprocessor">#define GPTU_T0DCBA_T0D                     GENMASK(31, 24)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a844d6288b08be0c82d770125ccbc4a7f"> 2112</a></span><span class="preprocessor">#define GPTU_T0DCBA_T0D_SHIFT               24</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span> </div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="comment">/* T0 Count register (24 bit) */</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abbe5fc71572e42ea36e89722c2206d06"> 2115</a></span><span class="preprocessor">#define GPTU_T0CBA(base)                    MMIO32((base) + 0x38)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acff4361937824da459702f8bf749f9fa"> 2116</a></span><span class="preprocessor">#define GPTU_T0CBA_T0A                      GENMASK(7, 0)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a145e93a005ac40b8f6485305b9b889dc"> 2117</a></span><span class="preprocessor">#define GPTU_T0CBA_T0A_SHIFT                0</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2fbf3adf9db5caa2e4f31368a6e35316"> 2118</a></span><span class="preprocessor">#define GPTU_T0CBA_T0B                      GENMASK(15, 8)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7cf1b573f423a858b90cba9d2df80ca0"> 2119</a></span><span class="preprocessor">#define GPTU_T0CBA_T0B_SHIFT                8</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9c10abcabaf8ca9ba782937f4bb11737"> 2120</a></span><span class="preprocessor">#define GPTU_T0CBA_T0C                      GENMASK(23, 16)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0e0975552fcdc943b00ee5e42c9dc4ad"> 2121</a></span><span class="preprocessor">#define GPTU_T0CBA_T0C_SHIFT                16</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment">/* T0 Reload register (32 bit) */</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7d83efbd1fc2c2e83559d566c4a69fac"> 2124</a></span><span class="preprocessor">#define GPTU_T0RDCBA(base)                  MMIO32((base) + 0x3C)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a90912ae1a242f11363d0d9ab7ca4f224"> 2125</a></span><span class="preprocessor">#define GPTU_T0RDCBA_T0RA                   GENMASK(7, 0)</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a74d4d1830cf61a62a9a954aa9012e6ff"> 2126</a></span><span class="preprocessor">#define GPTU_T0RDCBA_T0RA_SHIFT             0</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6e89a4937bb00863335a364cfc896950"> 2127</a></span><span class="preprocessor">#define GPTU_T0RDCBA_T0RB                   GENMASK(15, 8)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4b02285f769f7f1ebd70c31b85892576"> 2128</a></span><span class="preprocessor">#define GPTU_T0RDCBA_T0RB_SHIFT             8</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a495f25322ec610d2c87fce5fe8776c89"> 2129</a></span><span class="preprocessor">#define GPTU_T0RDCBA_T0RC                   GENMASK(23, 16)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a457e7deca6021cc0d80a32354a6d1e19"> 2130</a></span><span class="preprocessor">#define GPTU_T0RDCBA_T0RC_SHIFT             16</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a80f9a16ffb0dd34e7bdca6824d55447c"> 2131</a></span><span class="preprocessor">#define GPTU_T0RDCBA_T0RD                   GENMASK(31, 24)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a561d48968f14616a1c4ad04d2a0764ab"> 2132</a></span><span class="preprocessor">#define GPTU_T0RDCBA_T0RD_SHIFT             24</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">/* T0 Reload register (24 bit) */</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aceccbe74c1149429ef5dcdd291caca29"> 2135</a></span><span class="preprocessor">#define GPTU_T0RCBA(base)                   MMIO32((base) + 0x40)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac58494146aa4bb454991f994c9258334"> 2136</a></span><span class="preprocessor">#define GPTU_T0RCBA_T0RA                    GENMASK(7, 0)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7aa46cbf720adac9d6b20bd66d20c7c"> 2137</a></span><span class="preprocessor">#define GPTU_T0RCBA_T0RA_SHIFT              0</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89683da67d9ec40eaed096a6d2456ec7"> 2138</a></span><span class="preprocessor">#define GPTU_T0RCBA_T0RB                    GENMASK(15, 8)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3b62b5257d6138280081b2f65df7f09b"> 2139</a></span><span class="preprocessor">#define GPTU_T0RCBA_T0RB_SHIFT              8</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeed6fad02fc45073ee3d3d34529eeaa0"> 2140</a></span><span class="preprocessor">#define GPTU_T0RCBA_T0RC                    GENMASK(23, 16)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad590fab64b99f3918b3c951f39ab89cd"> 2141</a></span><span class="preprocessor">#define GPTU_T0RCBA_T0RC_SHIFT              16</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span> </div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment">/* T1 Count register (32 bit) */</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac156d3d54c667eabb9e191891e0a268d"> 2144</a></span><span class="preprocessor">#define GPTU_T1DCBA(base)                   MMIO32((base) + 0x44)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aafce665a7bec97771ea9076532ad8176"> 2145</a></span><span class="preprocessor">#define GPTU_T1DCBA_T1A                     GENMASK(7, 0)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a03b0421c0351de81635ea38ce2849338"> 2146</a></span><span class="preprocessor">#define GPTU_T1DCBA_T1A_SHIFT               0</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af7dcc276017f5e7964c4b74d91af518f"> 2147</a></span><span class="preprocessor">#define GPTU_T1DCBA_T1B                     GENMASK(15, 8)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a370d7748a9d26bda12dcc616feb0c61f"> 2148</a></span><span class="preprocessor">#define GPTU_T1DCBA_T1B_SHIFT               8</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa34020e1a0654b3287205c114e49a994"> 2149</a></span><span class="preprocessor">#define GPTU_T1DCBA_T1C                     GENMASK(23, 16)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa042486001268ba535c5593779ddc05c"> 2150</a></span><span class="preprocessor">#define GPTU_T1DCBA_T1C_SHIFT               16</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a82e4e4b2564a1f1c75cf9b573278d6e9"> 2151</a></span><span class="preprocessor">#define GPTU_T1DCBA_T1D                     GENMASK(31, 24)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aae828c0944a2f7566d80d3cc779b7292"> 2152</a></span><span class="preprocessor">#define GPTU_T1DCBA_T1D_SHIFT               24</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span> </div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment">/* T1 Count register (24 bit) */</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a28b811b2581dafbc5ed258655ef145a5"> 2155</a></span><span class="preprocessor">#define GPTU_T1CBA(base)                    MMIO32((base) + 0x48)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5b11e2830033f25cfea20504eacdf1cd"> 2156</a></span><span class="preprocessor">#define GPTU_T1CBA_T1A                      GENMASK(7, 0)</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abc2c8196ea1e6000d5c28125be41d90b"> 2157</a></span><span class="preprocessor">#define GPTU_T1CBA_T1A_SHIFT                0</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a480434b97dfdd1729b26dc4c6bdbbd54"> 2158</a></span><span class="preprocessor">#define GPTU_T1CBA_T1B                      GENMASK(15, 8)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaabae4c97a71daf4072881c51d7726ef"> 2159</a></span><span class="preprocessor">#define GPTU_T1CBA_T1B_SHIFT                8</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5c4be10f0e49444a74f875a11a48f442"> 2160</a></span><span class="preprocessor">#define GPTU_T1CBA_T1C                      GENMASK(23, 16)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8513ab6a6e23aeddee43ce1cfcee4417"> 2161</a></span><span class="preprocessor">#define GPTU_T1CBA_T1C_SHIFT                16</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span> </div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment">/* T1 Reload register (32 bit) */</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac12e26a20b4a7fb69a87280125350d45"> 2164</a></span><span class="preprocessor">#define GPTU_T1RDCBA(base)                  MMIO32((base) + 0x4C)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3211634080583f0c22f10e2e04856f55"> 2165</a></span><span class="preprocessor">#define GPTU_T1RDCBA_T1RA                   GENMASK(7, 0)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#affbdd709ea88e681f87f9dc50e94ddc6"> 2166</a></span><span class="preprocessor">#define GPTU_T1RDCBA_T1RA_SHIFT             0</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a86ae0a1351ba3bf276aed58515c969af"> 2167</a></span><span class="preprocessor">#define GPTU_T1RDCBA_T1RB                   GENMASK(15, 8)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48c19d0690e3bdf5d1409a95434d9296"> 2168</a></span><span class="preprocessor">#define GPTU_T1RDCBA_T1RB_SHIFT             8</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5e27e5ff848c348c2718681043e4885a"> 2169</a></span><span class="preprocessor">#define GPTU_T1RDCBA_T1RC                   GENMASK(23, 16)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a207f9627f42429d266c8aa1cd37b4263"> 2170</a></span><span class="preprocessor">#define GPTU_T1RDCBA_T1RC_SHIFT             16</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a59edcf6ff2e02936bb6d372820083e80"> 2171</a></span><span class="preprocessor">#define GPTU_T1RDCBA_T1RD                   GENMASK(31, 24)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad93aecd8b32190d3c8b8be854a287aeb"> 2172</a></span><span class="preprocessor">#define GPTU_T1RDCBA_T1RD_SHIFT             24</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment">/* T1 Reload register (24 bit) */</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6638af08493219cc9e1aa0dd25b107e8"> 2175</a></span><span class="preprocessor">#define GPTU_T1RCBA(base)                   MMIO32((base) + 0x50)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae7b6a5ea4ef4f5161e7e20b357a6b062"> 2176</a></span><span class="preprocessor">#define GPTU_T1RCBA_T1RA                    GENMASK(7, 0)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a30f5a46ff016a33c4bd61f88a3090974"> 2177</a></span><span class="preprocessor">#define GPTU_T1RCBA_T1RA_SHIFT              0</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3a5b8f49e2f8123080b1b338228486e1"> 2178</a></span><span class="preprocessor">#define GPTU_T1RCBA_T1RB                    GENMASK(15, 8)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a027f9bab48aa366371aabbcafbd634b5"> 2179</a></span><span class="preprocessor">#define GPTU_T1RCBA_T1RB_SHIFT              8</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af26a1d1659f635de9b7213004fc162ae"> 2180</a></span><span class="preprocessor">#define GPTU_T1RCBA_T1RC                    GENMASK(23, 16)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af32c8275048f5bd6799ed995dc27a70b"> 2181</a></span><span class="preprocessor">#define GPTU_T1RCBA_T1RC_SHIFT              16</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span> </div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa4323f570f80b04e64a28eb66dd0d534"> 2183</a></span><span class="preprocessor">#define GPTU_T2(base)                       MMIO32((base) + 0x54)</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a76ae1350c61bdb5b2b6cd4390676eb9c"> 2184</a></span><span class="preprocessor">#define GPTU_T2_T2A                         GENMASK(15, 0)                       </span><span class="comment">// T2A Contents</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a583fd2a05cc2b7ff51594cbff427ee68"> 2185</a></span><span class="preprocessor">#define GPTU_T2_T2A_SHIFT                   0</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9a65914590f42a05b5e0ee10930a9c2d"> 2186</a></span><span class="preprocessor">#define GPTU_T2_T2B                         GENMASK(31, 16)                      </span><span class="comment">// T2B Contents</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af6be48f4d84b15f857ae9efdf6e44679"> 2187</a></span><span class="preprocessor">#define GPTU_T2_T2B_SHIFT                   16</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af73a0e81ccc94353269974542165820e"> 2189</a></span><span class="preprocessor">#define GPTU_T2RC0(base)                    MMIO32((base) + 0x58)</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a443c05444306b1e5f310e508e91b7da0"> 2190</a></span><span class="preprocessor">#define GPTU_T2RC0_T2ARC0                   GENMASK(15, 0)                       </span><span class="comment">// T2A Reload/Capture Value</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8450bf865506189b14354156ebb0dd75"> 2191</a></span><span class="preprocessor">#define GPTU_T2RC0_T2ARC0_SHIFT             0</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a235657211db6215857e11f29923c5497"> 2192</a></span><span class="preprocessor">#define GPTU_T2RC0_T2BRC0                   GENMASK(31, 16)                      </span><span class="comment">// T2B Reload/Capture Value</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6b30c23dedcdb9d0ed47c9a6c31fb32"> 2193</a></span><span class="preprocessor">#define GPTU_T2RC0_T2BRC0_SHIFT             16</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span> </div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad32cb298806def67b032cb628111238f"> 2195</a></span><span class="preprocessor">#define GPTU_T2RC1(base)                    MMIO32((base) + 0x5C)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad786877f41be40cbf4031090a8dbbdfa"> 2196</a></span><span class="preprocessor">#define GPTU_T2RC1_T2ARC1                   GENMASK(15, 0)                       </span><span class="comment">// T2A Reload/Capture Value</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a38f2329d79a162e51bff2a5497c69b61"> 2197</a></span><span class="preprocessor">#define GPTU_T2RC1_T2ARC1_SHIFT             0</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae8416165e1d6ecdcba92c407e2e31be2"> 2198</a></span><span class="preprocessor">#define GPTU_T2RC1_T2BRC1                   GENMASK(31, 16)                      </span><span class="comment">// T2B Reload/Capture Value</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6e6e0afc36bdabcf8dcfae447e26c65f"> 2199</a></span><span class="preprocessor">#define GPTU_T2RC1_T2BRC1_SHIFT             16</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span> </div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0221004590c3543bd69d1955c8f9a253"> 2201</a></span><span class="preprocessor">#define GPTU_T012RUN(base)                  MMIO32((base) + 0x60)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab702edb137ecaefdcb2138f9141a9e72"> 2202</a></span><span class="preprocessor">#define GPTU_T012RUN_T0ARUN                 BIT(0)                               </span><span class="comment">// Timer T0A Run Control.</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3737a0ac9e9cffb4fa38095f36f8c3e8"> 2203</a></span><span class="preprocessor">#define GPTU_T012RUN_T0BRUN                 BIT(1)                               </span><span class="comment">// Timer T0B Run Control.</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2afab076200c5fac417c7c7ffae5a5e7"> 2204</a></span><span class="preprocessor">#define GPTU_T012RUN_T0CRUN                 BIT(2)                               </span><span class="comment">// Timer T0C Run Control.</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae6c24973d27b4be0427ea1bf5fde79b5"> 2205</a></span><span class="preprocessor">#define GPTU_T012RUN_T0DRUN                 BIT(3)                               </span><span class="comment">// Timer T0D Run Control.</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad713b4ee966df1aa1db6a33df777ca20"> 2206</a></span><span class="preprocessor">#define GPTU_T012RUN_T1ARUN                 BIT(4)                               </span><span class="comment">// Timer T1A Run Control.</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afdb98a0dd3da564d6721e0cbc50d951f"> 2207</a></span><span class="preprocessor">#define GPTU_T012RUN_T1BRUN                 BIT(5)                               </span><span class="comment">// Timer T1B Run Control.</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8cb44007f7df167dce432b95e407a25e"> 2208</a></span><span class="preprocessor">#define GPTU_T012RUN_T1CRUN                 BIT(6)                               </span><span class="comment">// Timer T1C Run Control.</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3a0dbf7174efbb7ad64402d8ad6559db"> 2209</a></span><span class="preprocessor">#define GPTU_T012RUN_T1DRUN                 BIT(7)                               </span><span class="comment">// Timer T1D Run Control.</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a255339a1a62fd4a9f58ff1bca1095820"> 2210</a></span><span class="preprocessor">#define GPTU_T012RUN_T2ARUN                 BIT(8)                               </span><span class="comment">// Timer T2A Run Status Bit.</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad50b31f1a6917340016c978dc498963a"> 2211</a></span><span class="preprocessor">#define GPTU_T012RUN_T2ASETR                BIT(9)                               </span><span class="comment">// Timer T2A Run Set Bit.</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acdd4fdd6da0ed4b70dfff48d84831302"> 2212</a></span><span class="preprocessor">#define GPTU_T012RUN_T2ACLRR                BIT(10)                              </span><span class="comment">// Timer T2A Run Clear Bit.</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a025dc1a656a7acc3e4d34070918dbfb9"> 2213</a></span><span class="preprocessor">#define GPTU_T012RUN_T2BRUN                 BIT(12)                              </span><span class="comment">// Timer T2B Run Status Bit.</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a946fc4ab1b6859808826ea4f82d93c31"> 2214</a></span><span class="preprocessor">#define GPTU_T012RUN_T2BSETR                BIT(13)                              </span><span class="comment">// Timer T2B Run Set Bit.</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a90f840872a0faf085880aeee9839cd29"> 2215</a></span><span class="preprocessor">#define GPTU_T012RUN_T2BCLRR                BIT(14)                              </span><span class="comment">// Timer T2B Run Clear Bit.</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span> </div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">/* Service Request Source Selection Register */</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acee55398b96b9821d4abbbfb040e2e1d"> 2218</a></span><span class="preprocessor">#define GPTU_SRSEL(base)                    MMIO32((base) + 0xDC)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acb7ff3651e5dd24ed5367348537204b0"> 2219</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7                     GENMASK(3, 0)                        </span><span class="comment">// GPTU IRQ 7 Source Selection</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5a041fcc809033c697d092a9e34607fe"> 2220</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_SHIFT               0</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b83ceb214f18672678259db2d8e75cc"> 2221</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_START_A             0x0</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a231138f244d625fd5861ff0024685ab9"> 2222</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_STOP_A              0x1</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6c365fb2ab7eff5c36e1a70f164787d"> 2223</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_UPDOWN_A            0x2</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a01c55a0747af4e752fcd83ec22138d3d"> 2224</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_CLEAR_A             0x3</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1c666de493734250f415e10785f4b34b"> 2225</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_RLCP0_A             0x4</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a75a3c300ef2de7bb0e4683fa304b54a3"> 2226</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_RLCP1_A             0x5</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a31762a5af0c0279147c81b764ea3cbc1"> 2227</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_OUV_T2A             0x6</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aacb1cd7b7e8a14c173ebb0b8eee68416"> 2228</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_OUV_T2B             0x7</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae07d423c0442a053a71196d2c8e634dc"> 2229</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_START_B             0x8</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c0f4862c02ce64f3556d853dab42710"> 2230</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_STOP_B              0x9</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a46fa22bbd2592bb57fd56f10c6517dfb"> 2231</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_RLCP0_B             0xA</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af206dc40c3b2d29a3e0cf35649d48379"> 2232</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_RLCP1_B             0xB</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a593af3c02723a621b7c4623486b54184"> 2233</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_SR00                0xC</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a821a8f173aa956fe0c0037d663d802ae"> 2234</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_SR01                0xD</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac2c717e86a10a24e703dbdb7245c9603"> 2235</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_SR10                0xE</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a69a61c04c644b1fa7fd2b007b17d0bcc"> 2236</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR7_SR11                0xF</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aea24b17c21cb2e847417a6c03a172975"> 2237</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6                     GENMASK(7, 4)                        </span><span class="comment">// GPTU IRQ 6 Source Selection</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0839f59173409ed07662daf792695b25"> 2238</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_SHIFT               4</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a18d64a228063a15facc0d9dcbaf215d4"> 2239</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_START_A             0x0</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ade500d40e0ae83ff1fc75c2359e89da4"> 2240</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_STOP_A              0x10</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a834c87f6917d9268447c90d90466df8f"> 2241</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_UPDOWN_A            0x20</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a948dac389e526e7cbb3acd97d1a8ef1f"> 2242</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_CLEAR_A             0x30</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4095a6c8e91f9b2a55263ae739660d38"> 2243</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_RLCP0_A             0x40</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a32d953814f69273cd6b353dfdf232013"> 2244</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_RLCP1_A             0x50</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a708005e9b6e3aeb33ef790f146496beb"> 2245</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_OUV_T2A             0x60</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a708c2e1664555d9109e758d97a377e00"> 2246</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_OUV_T2B             0x70</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adf13bc11418422ff1c58a810972f7f23"> 2247</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_START_B             0x80</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8abe34817d5e2b21e8d7591a3cedae06"> 2248</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_STOP_B              0x90</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0fad3db8f953cf5cbdfbc13ab9f5cc83"> 2249</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_RLCP0_B             0xA0</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acca9171e590afae5196e49a85a36296e"> 2250</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_RLCP1_B             0xB0</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a10da831ab0f25c0518f9ed411f1b553e"> 2251</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_SR00                0xC0</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adaa55ba7bf9c863d10d7069d29ba63c1"> 2252</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_SR01                0xD0</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab410aab7b59a74b2699c1a75e71dc93e"> 2253</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_SR10                0xE0</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a23006c8d4cb08ec6f30cc41f793dccde"> 2254</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR6_SR11                0xF0</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae5e939c3cded128eaab53ee9ee977152"> 2255</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5                     GENMASK(11, 8)                       </span><span class="comment">// GPTU IRQ 5 Source Selection</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7244e45b16063455bbc242a620eb6d43"> 2256</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_SHIFT               8</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a54b56bdf3ef0f39fe609445658242a3e"> 2257</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_START_A             0x0</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a525df6333f13cd8bcd8311946b3ebfa5"> 2258</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_STOP_A              0x100</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a101637312a4366215e8f0a72843a8f31"> 2259</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_UPDOWN_A            0x200</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48c3f36dc38b40d5acf9caef55deecd1"> 2260</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_CLEAR_A             0x300</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5639d471cb3ac1c13dbea97b43336575"> 2261</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_RLCP0_A             0x400</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c79ebfe4eb1c4f1aa48ac702df0e668"> 2262</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_RLCP1_A             0x500</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3fc9c7f79717337054533d722634cc14"> 2263</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_OUV_T2A             0x600</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaf97e6ad2b8d5e51757da3465e3b22b1"> 2264</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_OUV_T2B             0x700</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa1bc1e81d7c5559eb006aa673fee16d6"> 2265</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_START_B             0x800</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0730de83a50127ae27d8dffa99c5266f"> 2266</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_STOP_B              0x900</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca40451378129cbf22060918570525bf"> 2267</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_RLCP0_B             0xA00</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aab37882d8cf84502dfab8b01dfd737b9"> 2268</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_RLCP1_B             0xB00</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3aeb9e1baf96750de0366f97f0ad7403"> 2269</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_SR00                0xC00</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa41fa39fb05cecb9f590b51bb9ec5f41"> 2270</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_SR01                0xD00</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa7bd5ee84aa42a206f6e1a081841f265"> 2271</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_SR10                0xE00</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa1497fdaf295c7410f95c676a5f2e794"> 2272</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR5_SR11                0xF00</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a700afa3c11a40e6d74eb3fb265d9ff12"> 2273</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4                     GENMASK(15, 12)                      </span><span class="comment">// GPTU IRQ 4 Source Selection</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afcdecaa8cca9ac26ac77fd0d33fe3887"> 2274</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_SHIFT               12</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab0e5a00fc53b831d9939e8c0b42e57a8"> 2275</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_START_A             0x0</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a871a867ca9f21a0e0d616a830486a5ed"> 2276</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_STOP_A              0x1000</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3fb0b1f5c923d0d615e3804d283bc87b"> 2277</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_UPDOWN_A            0x2000</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac4f3412d5318c3a7d078c9ceb6962f51"> 2278</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_CLEAR_A             0x3000</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a973087aef95bc7fb2c942045497ebd73"> 2279</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_RLCP0_A             0x4000</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a625e57b7f1b7040cda5699bfe82c47b3"> 2280</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_RLCP1_A             0x5000</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4545e9e56a8db49556fe7b488a326d46"> 2281</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_OUV_T2A             0x6000</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe0528e78b220cca12d0aca299c912b8"> 2282</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_OUV_T2B             0x7000</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab02638360baca19611d6d3e681aad7f8"> 2283</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_START_B             0x8000</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7081ae16aec441078b41b9b15033f5a8"> 2284</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_STOP_B              0x9000</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a55fe836a9dbbaa392a24ecf3a4e87e62"> 2285</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_RLCP0_B             0xA000</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a47eb77587f887c7f21c53962d9864829"> 2286</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_RLCP1_B             0xB000</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a54e36ca4debaae0502f8420ee9e4b184"> 2287</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_SR00                0xC000</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab103b4f48046e52528251e4a3441bd73"> 2288</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_SR01                0xD000</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3d8613823d9df6e342b1b2f0b37f0072"> 2289</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_SR10                0xE000</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a037e8f5cb5840ad0b8718dfd6dd3f34c"> 2290</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR4_SR11                0xF000</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0fff8f832f11c030af21d3f3f0fce65"> 2291</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3                     GENMASK(19, 16)                      </span><span class="comment">// GPTU IRQ 3 Source Selection</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a04ac22a1879e000101d51f8110099a99"> 2292</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_SHIFT               16</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a20cd6f217f4faafbf47a0543665f37a7"> 2293</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_START_A             0x0</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac499d23efa29aa09105967ba81c0f5cf"> 2294</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_STOP_A              0x10000</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a335f2511ef5804dcfa81125820cea80f"> 2295</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_UPDOWN_A            0x20000</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae6a60641ba69c372f203edd2ac320249"> 2296</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_CLEAR_A             0x30000</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9503eaf4fe2d2a58fcf9464715c5359d"> 2297</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_RLCP0_A             0x40000</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aacb9cc9d35138466222f685fab69b037"> 2298</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_RLCP1_A             0x50000</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac8d95fd84506be9c45fa6943d202a480"> 2299</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_OUV_T2A             0x60000</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa003115deb659cc811bf676262f1fe63"> 2300</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_OUV_T2B             0x70000</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1562a6cb4f1bee1d9d8714730194a97b"> 2301</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_START_B             0x80000</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaa882933fee2ad72bd16ae4f0f0a98f9"> 2302</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_STOP_B              0x90000</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae0d3f9aff4c10889a57bbac8cd4f30a9"> 2303</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_RLCP0_B             0xA0000</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a13ea0e46e0f05f3ccba7e8f74be07b03"> 2304</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_RLCP1_B             0xB0000</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aacd57a783a48e0e0c38d8caa231f6453"> 2305</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_SR00                0xC0000</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad098d72eec4625c0d082772820346a8f"> 2306</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_SR01                0xD0000</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a610d8551b5a22fe6b4abbc8af103428b"> 2307</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_SR10                0xE0000</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae8bb7497f609bd91d9d21ab2051f3341"> 2308</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR3_SR11                0xF0000</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a625a8eadeda68791b1d9ce403867c172"> 2309</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2                     GENMASK(23, 20)                      </span><span class="comment">// GPTU IRQ 2 Source Selection</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a46ac750040ae053c4ba6657c9ffbb378"> 2310</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_SHIFT               20</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad9334f7fcab87704557dd332155b033c"> 2311</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_START_A             0x0</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7ac06aed344a80b422248ac94435bb4e"> 2312</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_STOP_A              0x100000</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a25d2a614123799321f2df66ee8f41830"> 2313</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_UPDOWN_A            0x200000</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae12360b0e87c0a46de88e18d5dbe104a"> 2314</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_CLEAR_A             0x300000</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4e112d5f9bf654e35f7ee244fa84047b"> 2315</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_RLCP0_A             0x400000</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a632c9ad2b0429d99b58c3aebff069422"> 2316</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_RLCP1_A             0x500000</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad99371f3ba26366577eb9512d8944d46"> 2317</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_OUV_T2A             0x600000</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a46ae9d3a59a1bf62feba8fae814d79b6"> 2318</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_OUV_T2B             0x700000</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aefe7362be96f21575a2882c257341c2a"> 2319</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_START_B             0x800000</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a310773450dd76333b22750294e4a3d2e"> 2320</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_STOP_B              0x900000</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a976d8322c12cc16ca460bd18c8c732da"> 2321</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_RLCP0_B             0xA00000</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9421742568ace799a4e5cb4241587783"> 2322</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_RLCP1_B             0xB00000</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab0009d8406ee7ed382471a37b091eaa4"> 2323</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_SR00                0xC00000</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6c878469e2a61c78027accecf5f535aa"> 2324</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_SR01                0xD00000</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af18266d1027c06b3368f7bdb9c36eae7"> 2325</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_SR10                0xE00000</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adedf84ed20f1060d18eceab9b25f859a"> 2326</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR2_SR11                0xF00000</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6368847a98d74c4735a08137bf6714aa"> 2327</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1                     GENMASK(27, 24)                      </span><span class="comment">// GPTU IRQ 1 Source Selection</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a76d7be7db5f0cf1151c0e90fd295ebb3"> 2328</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_SHIFT               24</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5d3192d4d1e7d02029233d78aaa8ff8"> 2329</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_START_A             0x0</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5cb32155bf51f33bcec4ec749fc4d6f5"> 2330</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_STOP_A              0x1000000</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2b939b0721245be742093a025e3234f7"> 2331</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_UPDOWN_A            0x2000000</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab2c60d76313500d5bb4e86b4c4ee8f92"> 2332</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_CLEAR_A             0x3000000</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5419db3293e98f8c1215e30f4d8856b3"> 2333</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_RLCP0_A             0x4000000</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab782d38b3e39d37d9b8fe2398bd709fa"> 2334</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_RLCP1_A             0x5000000</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6ddd4e85c1684c193d417fa2ff88d21c"> 2335</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_OUV_T2A             0x6000000</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4218a6e2f052889b4e68916f525838b4"> 2336</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_OUV_T2B             0x7000000</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adfb7301755443fc3997d5096e6e9181c"> 2337</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_START_B             0x8000000</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac828304d953d650c70e4f4992de23a2d"> 2338</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_STOP_B              0x9000000</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a044c931fda798ee2287989298b1f8f78"> 2339</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_RLCP0_B             0xA000000</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d6e2f78506ec2d764168e13951b7972"> 2340</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_RLCP1_B             0xB000000</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0c40d8d616169879771497cc6b7dac7d"> 2341</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_SR00                0xC000000</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac4dcc7b256bfcd465111f4593ef7d87d"> 2342</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_SR01                0xD000000</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6997ce21924b44e08a843cd55d7596a3"> 2343</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_SR10                0xE000000</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adc3dd522d45b69f062539022a9fe9326"> 2344</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR1_SR11                0xF000000</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a845b539a03cfe718cd113c094d933fb3"> 2345</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0                     GENMASK(31, 28)                      </span><span class="comment">// GPTU IRQ 0 Source Selection</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6ccf69f91299d12e9db7aa7a14e6e2af"> 2346</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_SHIFT               28</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0d4f1f61d53f00ea17da0799dcfd30e3"> 2347</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_START_A             0x0</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8937d9a2ffef5a26aee8d373e6983c9e"> 2348</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_STOP_A              0x10000000</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9a6e8ddebcd5ad98ad5ad6e2684c53ed"> 2349</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_UPDOWN_A            0x20000000</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab47695771704f03f55caca65cf9171a6"> 2350</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_CLEAR_A             0x30000000</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acede239e4340300c55da1b09283f0f2f"> 2351</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_RLCP0_A             0x40000000</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7afea4b68f26115477ad1433d5acc4c5"> 2352</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_RLCP1_A             0x50000000</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0c48e99c2b0f307ebba4793496bbf228"> 2353</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_OUV_T2A             0x60000000</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a595579c1c7a375ced9d9e83cbdc9447c"> 2354</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_OUV_T2B             0x70000000</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a95b0efabe28cc7083c2949d34618cef1"> 2355</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_START_B             0x80000000</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab74f3ecc91adc7c5aca0bd38b603e533"> 2356</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_STOP_B              0x90000000</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a61a4d7fb0c3bedd42840b9b85922cc23"> 2357</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_RLCP0_B             0xA0000000</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae51988461cadaa6ebd00909dd54cfa83"> 2358</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_RLCP1_B             0xB0000000</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad1d7a18fdd011a634bedf21bca888b09"> 2359</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_SR00                0xC0000000</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2c9d65a09cfad24ada1adc58bf776dad"> 2360</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_SR01                0xD0000000</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad82c3655e9a864fa916e6f46b17ae9aa"> 2361</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_SR10                0xE0000000</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9c3018566f29a25eeb56a88de32b0f53"> 2362</a></span><span class="preprocessor">#define GPTU_SRSEL_SSR0_SR11                0xF0000000</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span> </div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad2d2903207235d6681c8563d7df06fdc"> 2365</a></span><span class="preprocessor">#define GPTU_SRC(base, n)                   MMIO32(base + 0xE0 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span> </div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">// STM [MOD_NUM=0000, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">// STM from Tricore TC1766 official public datasheet</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a981aa100778cf99526296a51370d2265"> 2370</a></span><span class="preprocessor">#define STM_BASE    0xF4B00000</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8650831439849d604db97ae5ea649afe"> 2372</a></span><span class="preprocessor">#define STM_CLC     MMIO32(STM_BASE + 0x00)</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span> </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aecf6c8a12cdedd0d20e12e2f5d95e14f"> 2375</a></span><span class="preprocessor">#define STM_ID      MMIO32(STM_BASE + 0x08)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span> </div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4a69c8774fb9aec3fc8c080e38cb9bdd"> 2377</a></span><span class="preprocessor">#define STM_TIM0    MMIO32(STM_BASE + 0x10)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span> </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad90825253708664f2151a4435b738028"> 2379</a></span><span class="preprocessor">#define STM_TIM1    MMIO32(STM_BASE + 0x14)</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span> </div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abf44ac03f9d48b85a599d5b336761fa1"> 2381</a></span><span class="preprocessor">#define STM_TIM2    MMIO32(STM_BASE + 0x18)</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span> </div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0fa2696d0543c25f9d51b660e776dd71"> 2383</a></span><span class="preprocessor">#define STM_TIM3    MMIO32(STM_BASE + 0x1C)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span> </div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa708d86e5293ac2113a1b88af4b99dbb"> 2385</a></span><span class="preprocessor">#define STM_TIM4    MMIO32(STM_BASE + 0x20)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span> </div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a02fe14d844c7139726a534aabd70e7ed"> 2387</a></span><span class="preprocessor">#define STM_TIM5    MMIO32(STM_BASE + 0x24)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span> </div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2806e65ef5f41f26151f372c5f3895da"> 2389</a></span><span class="preprocessor">#define STM_TIM6    MMIO32(STM_BASE + 0x28)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span> </div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a75281cbd55285c681309f00261e765a1"> 2391</a></span><span class="preprocessor">#define STM_CAP     MMIO32(STM_BASE + 0x2C)</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span> </div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span> </div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment">// ADC [MOD_NUM=F024, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment">// ADC. Datasheet not found.</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad06cb9e5985bd216a376f26f22303cd6"> 2396</a></span><span class="preprocessor">#define ADC_BASE                0xF4C00000</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab6f84c2059d77f866a8ff4c0341f69a7"> 2398</a></span><span class="preprocessor">#define ADC_CLC                 MMIO32(ADC_BASE + 0x00)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span> </div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa5701a5f7b8a7707514ffd9bf27656af"> 2401</a></span><span class="preprocessor">#define ADC_ID                  MMIO32(ADC_BASE + 0x08)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span> </div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab71c58f301da6fdd73792c5fda33fdf1"> 2403</a></span><span class="preprocessor">#define ADC_CON0                MMIO32(ADC_BASE + 0x14)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span> </div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a44c2041cacee2662a29b8f0823449bfd"> 2405</a></span><span class="preprocessor">#define ADC_CON1                MMIO32(ADC_BASE + 0x18)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9552e28c1a1435d6ffcd092c6b5d6a9c"> 2406</a></span><span class="preprocessor">#define ADC_CON1_CH             GENMASK(5, 0)                            </span><span class="comment">// Gains: M0=0.5, M1=0.44, M2=0.5, M9=0.5, M0_M9=1</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a322feac779e8ff9ba3bd88aad9b1702a"> 2407</a></span><span class="preprocessor">#define ADC_CON1_CH_SHIFT       0</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a553497c8a1b0159fbc1efecb87c0c5ce"> 2408</a></span><span class="preprocessor">#define ADC_CON1_CH_OFF         0x0</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a14f959a55745262f468e683ac39d89be"> 2409</a></span><span class="preprocessor">#define ADC_CON1_CH_M0_P        0x1</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a120a90ada453bc6018eea95be41e5ab1"> 2410</a></span><span class="preprocessor">#define ADC_CON1_CH_M1_P        0x2</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f900777b8f0a7e7300741657d98a093"> 2411</a></span><span class="preprocessor">#define ADC_CON1_CH_M2_P        0x3</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8329fc554460e882880df28bb4383bed"> 2412</a></span><span class="preprocessor">#define ADC_CON1_CH_M7_N        0x8</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae5414357ad594b1501f0f4457fcc65ef"> 2413</a></span><span class="preprocessor">#define ADC_CON1_CH_M8_N        0x9</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad2a8a435ee5292e280025ae6e4e7f6c6"> 2414</a></span><span class="preprocessor">#define ADC_CON1_CH_M9_N        0xA</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaa75c3553d2f7919e2b526db87e34eb9"> 2415</a></span><span class="preprocessor">#define ADC_CON1_CH_M10_N       0xB</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8a7a9585771114745ca231ba6d41a394"> 2416</a></span><span class="preprocessor">#define ADC_CON1_CH_M0_M9_N     0x12</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9ef81c0aee95916c63d3bd894f96886d"> 2417</a></span><span class="preprocessor">#define ADC_CON1_PREAMP_INV     BIT(6)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3abcd8209efdb6c82ac031cf1b0974a3"> 2418</a></span><span class="preprocessor">#define ADC_CON1_PREAMP_FAST    BIT(11)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afd7bafde0fbdd3922c7cd39f57e30220"> 2419</a></span><span class="preprocessor">#define ADC_CON1_MODE           GENMASK(14, 12)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a71ce153115085a17191707a9e6775ef2"> 2420</a></span><span class="preprocessor">#define ADC_CON1_MODE_SHIFT     12</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c203fb5b496b7a9e24809d7d96a4f70"> 2421</a></span><span class="preprocessor">#define ADC_CON1_MODE_V         0x0</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a529f6b15c455f083a9734157f92e80e5"> 2422</a></span><span class="preprocessor">#define ADC_CON1_MODE_I_30      0x1000</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af4e58457f4ced3c403107aa525119216"> 2423</a></span><span class="preprocessor">#define ADC_CON1_MODE_I_60      0x2000</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7aeb90b1ead86f368043a12cd9218dd5"> 2424</a></span><span class="preprocessor">#define ADC_CON1_MODE_I_90      0x3000</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c0604b2903b928e7cb7beca0366807f"> 2425</a></span><span class="preprocessor">#define ADC_CON1_MODE_I_120     0x4000</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a554bab465d7e41853a56b41842b78bca"> 2426</a></span><span class="preprocessor">#define ADC_CON1_MODE_I_150     0x5000</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a25c2c58b78ef18057734f87d3cad33d3"> 2427</a></span><span class="preprocessor">#define ADC_CON1_MODE_I_180     0x6000</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad0d772dcef0910f5995bf431dcb25c28"> 2428</a></span><span class="preprocessor">#define ADC_CON1_MODE_I_210     0x7000</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adb2841928e6f5a83db3f816f1d0d8fe5"> 2429</a></span><span class="preprocessor">#define ADC_CON1_FREQ           GENMASK(18, 16)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a28ae0ff7a92e0efdeb42831282f3fe71"> 2430</a></span><span class="preprocessor">#define ADC_CON1_FREQ_SHIFT     16</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aae85e9d3e488c655798941bd816ff918"> 2431</a></span><span class="preprocessor">#define ADC_CON1_COUNT          GENMASK(21, 19)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af2f8d3676299d73b5fb39feda494801a"> 2432</a></span><span class="preprocessor">#define ADC_CON1_COUNT_SHIFT    19</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9ddbe535c5caadca424d0e17f449f5d0"> 2433</a></span><span class="preprocessor">#define ADC_CON1_REF_CH         GENMASK(24, 22)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9df5a0765a3939f26331dc5faca1ed78"> 2434</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_SHIFT   22</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9083aae75fe14e9139ed611ba0e7eb41"> 2435</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_OFF     0x0</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a372914fc03be656b37e6a7edcb3fa1c7"> 2436</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_M0_P    0x400000</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a890f1bdfa09e370a9a3d873c32e619a0"> 2437</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_M1_P    0x800000</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3c7a96b63f113d6ccbb2982f64d42cee"> 2438</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_M2_P    0xC00000</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac22621abf2c6bfbd3e822f235f629096"> 2439</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_M7_N    0x2000000</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a5c5a196b138cdd2ce1e002648afbea"> 2440</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_M8_N    0x2400000</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ada2b32e49c4f7dfddb461c4f7e374443"> 2441</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_M9_N    0x2800000</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a072fe84ed8d9455b1015c6ab9aef4e22"> 2442</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_M10_N   0x2C00000</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2429d7ab5ef8ada128825ff59b8ae13a"> 2443</a></span><span class="preprocessor">#define ADC_CON1_REF_CH_M0_M9_N 0x4800000</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af8d1d26abdf00419e721bcf5d3f3444b"> 2444</a></span><span class="preprocessor">#define ADC_CON1_SINGLE         BIT(27)</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad197ccd15e0ac12ff90f1402ceccd5a0"> 2445</a></span><span class="preprocessor">#define ADC_CON1_TRIG           BIT(28)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a306fd7f58265c725554079535e59f826"> 2446</a></span><span class="preprocessor">#define ADC_CON1_ON             BIT(29)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a084a5cce2908b5aef749f1dc83f5a119"> 2447</a></span><span class="preprocessor">#define ADC_CON1_START          BIT(31)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span> </div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af9dd0ce6d4c06c6a4bf7fa27eb416f1f"> 2449</a></span><span class="preprocessor">#define ADC_STAT                MMIO32(ADC_BASE + 0x1C)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aecfc8cf8125942f48e9221c836082201"> 2450</a></span><span class="preprocessor">#define ADC_STAT_INDEX          GENMASK(2, 0)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4b48716b3583a521033f96385b18a7eb"> 2451</a></span><span class="preprocessor">#define ADC_STAT_INDEX_SHIFT    0</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a18f2d9b7a467478339ad08ceef9598da"> 2452</a></span><span class="preprocessor">#define ADC_STAT_BUSY           BIT(30)</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5fcada2e75e3aac76dea3d513c6bd400"> 2453</a></span><span class="preprocessor">#define ADC_STAT_READY          BIT(31)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span> </div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8438c423f539ca591039bc94b131f841"> 2455</a></span><span class="preprocessor">#define ADC_FIFO(n)             MMIO32(ADC_BASE + 0x20 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span> </div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1f146bf1426bd7e05e59416470c63bf5"> 2457</a></span><span class="preprocessor">#define ADC_PLLCON              MMIO32(ADC_BASE + 0x40)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3b91d71a8115ee57897905be46c8f88d"> 2458</a></span><span class="preprocessor">#define ADC_PLLCON_K            GENMASK(7, 0)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0af641ae1c5c6e049b7c99502d15f299"> 2459</a></span><span class="preprocessor">#define ADC_PLLCON_K_SHIFT      0</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a77e9bf246c15699f8f68da83b6e87562"> 2460</a></span><span class="preprocessor">#define ADC_PLLCON_L            GENMASK(15, 8)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5ff81479736e0bf1ce9b45e8b4009cef"> 2461</a></span><span class="preprocessor">#define ADC_PLLCON_L_SHIFT      8</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span> </div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2f6d1580ac808397341d14e0c087cd10"> 2464</a></span><span class="preprocessor">#define ADC_SRC(n)              MMIO32(ADC_BASE + 0xF0 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span> </div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span> </div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">// KEYPAD [MOD_NUM=F046, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment">// Keypad scaner module, registers collected using tests on real hardware (using &quot;black box&quot; method).</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3ca3924e35a5fe362e1cb9a93b08c493"> 2469</a></span><span class="preprocessor">#define KEYPAD_BASE         0xF4D00000</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae94fa98bcff4e3874afd5523883e128f"> 2471</a></span><span class="preprocessor">#define KEYPAD_ID           MMIO32(KEYPAD_BASE + 0x08)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span> </div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a102736e33bd7e6dabeba54a3069576c5"> 2473</a></span><span class="preprocessor">#define KEYPAD_CON          MMIO32(KEYPAD_BASE + 0x10)</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span> </div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0473abd89833c6f098a9f25d3064318e"> 2475</a></span><span class="preprocessor">#define KEYPAD_PORT(n)      MMIO32(KEYPAD_BASE + 0x18 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span> </div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab9bf08ae8cdcff7c2f737194cb2858a8"> 2477</a></span><span class="preprocessor">#define KEYPAD_ISR          MMIO32(KEYPAD_BASE + 0x24)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a86d7fe7eb76e6f39230e82ed754d69a2"> 2478</a></span><span class="preprocessor">#define KEYPAD_ISR_PRESS    BIT(2)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4f6ab64af6cbbac04659691e82976f96"> 2479</a></span><span class="preprocessor">#define KEYPAD_ISR_RELEASE  BIT(3)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span> </div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a874cdcd4d47e282a32f222d32fb2d021"> 2482</a></span><span class="preprocessor">#define KEYPAD_PRESS_SRC    MMIO32(KEYPAD_BASE + 0xF0)</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span> </div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca413e8fb3a90d000a13cb639a8fe9e5"> 2485</a></span><span class="preprocessor">#define KEYPAD_UNK0_SRC     MMIO32(KEYPAD_BASE + 0xF4)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span> </div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af267400c5874ffe4d404c8f0e1d4b9e7"> 2488</a></span><span class="preprocessor">#define KEYPAD_UNK1_SRC     MMIO32(KEYPAD_BASE + 0xF8)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span> </div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a35b113c414f71a270ac969deea5b862c"> 2491</a></span><span class="preprocessor">#define KEYPAD_RELEASE_SRC  MMIO32(KEYPAD_BASE + 0xFC)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span> </div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span> </div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment">// DSP [MOD_NUM=F022, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span><span class="comment">// Looks like DSP module, but not sure.</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a80f0dc7769eb3aa62375e69d7bdede0c"> 2496</a></span><span class="preprocessor">#define DSP_BASE    0xF6000000</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a706de9e93434a9d868b0772c0ab54e94"> 2498</a></span><span class="preprocessor">#define DSP_CLC     MMIO32(DSP_BASE + 0x00)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span> </div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af198c294961f00e50ec5562f61750c49"> 2501</a></span><span class="preprocessor">#define DSP_ID      MMIO32(DSP_BASE + 0x08)</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span> </div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9ab4cd74c033256687bc60f6b55589c5"> 2503</a></span><span class="preprocessor">#define DSP_UNK0    MMIO32(DSP_BASE + 0x1C)</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span> </div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab60f1aef99ed610b1a705b6012929808"> 2505</a></span><span class="preprocessor">#define DSP_UNK1    MMIO32(DSP_BASE + 0x24)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span> </div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2310866b8c3af090e9d6dc7a146cf7da"> 2507</a></span><span class="preprocessor">#define DSP_RAM(n)  MMIO32(DSP_BASE + 0x1000 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span> </div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span> </div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment">// GPRSCU [MOD_NUM=F003, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">// Looks like GPRS Cypher Uinit module, but not sure.</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a41adb62bf6d9a3228f681239657cc0d5"> 2512</a></span><span class="preprocessor">#define GPRSCU_BASE     0xF6200000</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a35f631407e5d438d7fb570ec6f4c1330"> 2514</a></span><span class="preprocessor">#define GPRSCU_CLC      MMIO32(GPRSCU_BASE + 0x00)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span> </div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af262f00fce5ce9367b9b1f889770d6d3"> 2517</a></span><span class="preprocessor">#define GPRSCU_ID       MMIO32(GPRSCU_BASE + 0x08)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span> </div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4270eca2c5c0d24046b6659e197335b1"> 2520</a></span><span class="preprocessor">#define GPRSCU_SRC(n)   MMIO32(GPRSCU_BASE + 0xF8 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span> </div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span> </div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment">// AFC [MOD_NUM=F004, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment">// Looks like AFC (Automatic Frequency Correction???) module, but not sure.</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a964fa2ade56d2f3788a49b427234f185"> 2525</a></span><span class="preprocessor">#define AFC_BASE    0xF6300000</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a752650a923186c1148a96bc4f5d9a15a"> 2527</a></span><span class="preprocessor">#define AFC_CLC     MMIO32(AFC_BASE + 0x00)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span> </div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afe1d4ebd1941ad23dc9bd633a4380c78"> 2530</a></span><span class="preprocessor">#define AFC_ID      MMIO32(AFC_BASE + 0x08)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span> </div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span> </div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment">// TPU [MOD_NUM=F021, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="comment">// Looks like TPU (time processing module) module, registers collected using tests on real hardware (using &quot;black box&quot; method).</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac5acb54b1df5ed664b918aee1b58c37f"> 2535</a></span><span class="preprocessor">#define TPU_BASE                    0xF6400000</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a72e056ba3568dd2263fdcf344dd82b26"> 2537</a></span><span class="preprocessor">#define TPU_CLC                     MMIO32(TPU_BASE + 0x00)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span> </div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a02a6d0be51bd9b82ded094760988d48e"> 2540</a></span><span class="preprocessor">#define TPU_ID                      MMIO32(TPU_BASE + 0x08)</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span> </div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a14f5f232c47fce17ad14a3fb0e1c93fa"> 2542</a></span><span class="preprocessor">#define TPU_UNK0                    MMIO32(TPU_BASE + 0x10)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span> </div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7b5b21a9f995b873e28bc9ea81f03977"> 2544</a></span><span class="preprocessor">#define TPU_UNK1                    MMIO32(TPU_BASE + 0x14)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span> </div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5cb35e34f366b9bfb2f6f04c1912b17c"> 2546</a></span><span class="preprocessor">#define TPU_UNK2                    MMIO32(TPU_BASE + 0x18)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span> </div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae17131814a59834e0b3feeed24076c90"> 2548</a></span><span class="preprocessor">#define TPU_CORRECTION              MMIO32(TPU_BASE + 0x1C)</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff1b2d02c4610b9076e1be94568e464c"> 2549</a></span><span class="preprocessor">#define TPU_CORRECTION_VALUE        GENMASK(14, 0)</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeb2c4905f14c8adce4a25e5c6df1eb68"> 2550</a></span><span class="preprocessor">#define TPU_CORRECTION_VALUE_SHIFT  0</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac0113e071f93830bb284ea11d06b556e"> 2551</a></span><span class="preprocessor">#define TPU_CORRECTION_CTRL         BIT(16)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span> </div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5c0d2f6732b77f760a936cc65d139761"> 2553</a></span><span class="preprocessor">#define TPU_OVERFLOW                MMIO32(TPU_BASE + 0x20)</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a97ddc14fc166bc893b257df0a11973a1"> 2554</a></span><span class="preprocessor">#define TPU_OVERFLOW_VALUE          GENMASK(14, 0)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89dd25898022098e14cd6b3e4ccdd5ac"> 2555</a></span><span class="preprocessor">#define TPU_OVERFLOW_VALUE_SHIFT    0</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span> </div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae61ea129d7a00f558a7a59563521db1b"> 2557</a></span><span class="preprocessor">#define TPU_INT(n)                  MMIO32(TPU_BASE + 0x24 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8ea4ecc0f610e60e8b1a9b7e50e1244e"> 2558</a></span><span class="preprocessor">#define TPU_INT_VALUE               GENMASK(14, 0)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad16b4eff81c313d0d45a7bed42e667ed"> 2559</a></span><span class="preprocessor">#define TPU_INT_VALUE_SHIFT         0</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span> </div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9ed5b436b2b45309d8b5b49d0bab1312"> 2561</a></span><span class="preprocessor">#define TPU_OFFSET                  MMIO32(TPU_BASE + 0x2C)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1d8ff591a584b01810984d532b69d3ed"> 2562</a></span><span class="preprocessor">#define TPU_OFFSET_VALUE            GENMASK(14, 0)</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7f6d6d804e00a988b6ee9d392b377335"> 2563</a></span><span class="preprocessor">#define TPU_OFFSET_VALUE_SHIFT      0</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6ca7edee5e613f8914c6104ecf534bd7"> 2564</a></span><span class="preprocessor">#define TPU_OFFSET_CTRL             BIT(16)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span> </div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6f0afbe972fa2cf7dd20be241100d8a"> 2566</a></span><span class="preprocessor">#define TPU_SKIP                    MMIO32(TPU_BASE + 0x30)</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abc876b64a5b08d6a5a21c43162bca15c"> 2567</a></span><span class="preprocessor">#define TPU_SKIP_SKIPN              BIT(0)</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2380c7a23d1a503ab378487589ff8def"> 2568</a></span><span class="preprocessor">#define TPU_SKIP_SKIPC              BIT(1)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span> </div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af3400509d4d84b30782e5b8f0738caee"> 2570</a></span><span class="preprocessor">#define TPU_COUNTER                 MMIO32(TPU_BASE + 0x34)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab8c13c8ce1e56af8bcc132d257c4fd6d"> 2571</a></span><span class="preprocessor">#define TPU_COUNTER_VALUE           GENMASK(14, 0)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a22957a119af123d1fb3ac23df27a74bf"> 2572</a></span><span class="preprocessor">#define TPU_COUNTER_VALUE_SHIFT     0</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span> </div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7d21cab1ead4cf04e895faafc0267fbc"> 2574</a></span><span class="preprocessor">#define TPU_UNK3                    MMIO32(TPU_BASE + 0x38)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span> </div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a21534939c290d2744116a6f1136c7441"> 2576</a></span><span class="preprocessor">#define TPU_UNK4                    MMIO32(TPU_BASE + 0x3C)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span> </div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a24a572088d9cd6fcb5150bd9c025aed2"> 2578</a></span><span class="preprocessor">#define TPU_UNK5                    MMIO32(TPU_BASE + 0x40)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span> </div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a88c9eda40d831d059fe0cd6bdaec49aa"> 2580</a></span><span class="preprocessor">#define TPU_UNK6                    MMIO32(TPU_BASE + 0x44)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span> </div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a215097ac37123e99edd7bd96ab07fe61"> 2582</a></span><span class="preprocessor">#define TPU_PARAM                   MMIO32(TPU_BASE + 0x5C)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4e37bbfb09b52c2cba05594010abbc84"> 2583</a></span><span class="preprocessor">#define TPU_PARAM_TINI              BIT(0)</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a948ac2caff68d7a7ce7c9f9a3e7026f1"> 2584</a></span><span class="preprocessor">#define TPU_PARAM_FDIS              BIT(1)</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span> </div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a456b4b72caf132908a33cc2f26d0f7e0"> 2586</a></span><span class="preprocessor">#define TPU_UNK7                    MMIO32(TPU_BASE + 0x60)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span> </div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af8019f30a0ca7cbcc99434fb07c88fd4"> 2588</a></span><span class="preprocessor">#define TPU_PLLCON0                 MMIO32(TPU_BASE + 0x68)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8564f681776817d6bdb6effbdcc17053"> 2589</a></span><span class="preprocessor">#define TPU_PLLCON0_K_DIV           GENMASK(29, 0)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c7b3e9d2d338bb5508999a1e3a9233c"> 2590</a></span><span class="preprocessor">#define TPU_PLLCON0_K_DIV_SHIFT     0</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span> </div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a328b2a5c0a069c97049e83e18f965551"> 2592</a></span><span class="preprocessor">#define TPU_PLLCON1                 MMIO32(TPU_BASE + 0x6C)</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acb897b3ef6967626be6de278a56c6d7c"> 2593</a></span><span class="preprocessor">#define TPU_PLLCON1_L_DIV           GENMASK(29, 0)</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a57260388efc3276c8b9a10203723c18f"> 2594</a></span><span class="preprocessor">#define TPU_PLLCON1_L_DIV_SHIFT     0</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span> </div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c79414d184834b335df39fed34f8837"> 2596</a></span><span class="preprocessor">#define TPU_PLLCON2                 MMIO32(TPU_BASE + 0x70)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5e0e6880de0f1ad616945ddea0ca2766"> 2597</a></span><span class="preprocessor">#define TPU_PLLCON2_LOAD            BIT(0)</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa48cc4b9039c61c8dabea1a1fef70e99"> 2598</a></span><span class="preprocessor">#define TPU_PLLCON2_INIT            BIT(1)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span> </div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89c5e0163e01b028ae914b35a36e7871"> 2601</a></span><span class="preprocessor">#define TPU_UNK_SRC(n)              MMIO32(TPU_BASE + 0xE0 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span> </div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span><span class="comment">/* Service Routing Control Register */</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a52cbe7c183eba265d96cd1ac2945d17f"> 2604</a></span><span class="preprocessor">#define TPU_SRC(n)                  MMIO32(TPU_BASE + 0xF8 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span> </div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a484483bbc5fde735394bc7deae9843ff"> 2606</a></span><span class="preprocessor">#define TPU_RAM(n)                  MMIO32(TPU_BASE + 0x1000 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span> </div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span> </div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment">// CIF [MOD_NUM=F052, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment">// Looks like DIF (Camera Interface) module, but not sure.</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1e38bb78c71ad6c956e1f5e429048a68"> 2611</a></span><span class="preprocessor">#define CIF_BASE    0xF7000000</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0f393be558737c0c1b6878d6c38e157c"> 2613</a></span><span class="preprocessor">#define CIF_CLC     MMIO32(CIF_BASE + 0x00)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span> </div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac1c6d7b7a094f99562ce843e996e0a8e"> 2615</a></span><span class="preprocessor">#define CIF_UNK0    MMIO32(CIF_BASE + 0x00)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span> </div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4afaa87ac152291cb969e62136c40fba"> 2618</a></span><span class="preprocessor">#define CIF_ID      MMIO32(CIF_BASE + 0x08)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span> </div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb472a736cb4483e942b92d4b7c98dea"> 2620</a></span><span class="preprocessor">#define CIF_UNK1    MMIO32(CIF_BASE + 0x20)</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span> </div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab81195a308d767c665205d586cc23e4a"> 2622</a></span><span class="preprocessor">#define CIF_UNK2    MMIO32(CIF_BASE + 0x24)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span> </div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4ae822838dc680dc9f145108aad0d830"> 2624</a></span><span class="preprocessor">#define CIF_UNK3    MMIO32(CIF_BASE + 0x28)</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span> </div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a615f26632702488770e83a9ef9c938c8"> 2626</a></span><span class="preprocessor">#define CIF_UNK4    MMIO32(CIF_BASE + 0x90)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span> </div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3faaae7a2f8f325e5d1daa642ffc5d1d"> 2628</a></span><span class="preprocessor">#define CIF_UNK5    MMIO32(CIF_BASE + 0x98)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span> </div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa0ca703d8ad3722ad6d4b85f8d15ce24"> 2630</a></span><span class="preprocessor">#define CIF_UNK6    MMIO32(CIF_BASE + 0xA4)</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span> </div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8583b18b0d6e9a0019ce656fecae039f"> 2632</a></span><span class="preprocessor">#define CIF_UNK7    MMIO32(CIF_BASE + 0xAC)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span> </div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span> </div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment">// DIF [MOD_NUM=F043, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment">// DIF (Display Interface)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac6844ad4d49d5830815ee07ed93d92e9"> 2637</a></span><span class="preprocessor">#define DIF_BASE                0xF7100000</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2d6937a925e00773443dc749c619408c"> 2639</a></span><span class="preprocessor">#define DIF_CLC                 MMIO32(DIF_BASE + 0x00)</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span> </div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad24b39eccb66a76f5ceaed48acce1b07"> 2642</a></span><span class="preprocessor">#define DIF_ID                  MMIO32(DIF_BASE + 0x08)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span> </div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment">/* RUN Control Register */</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5e15993cdb8fa14fe2792841b7d0f97d"> 2645</a></span><span class="preprocessor">#define DIF_RUNCTRL             MMIO32(DIF_BASE + 0x10)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9acbab208a2038edd2db052dc2765ce0"> 2646</a></span><span class="preprocessor">#define DIF_RUNCTRL_RUN         BIT(0)                                   </span><span class="comment">// Enable DIF Interface</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span> </div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a15c095a98d383185e7a718ef1dabf187"> 2648</a></span><span class="preprocessor">#define DIF_CON0                MMIO32(DIF_BASE + 0x20)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span> </div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c5a111bba203a86284b7b657817a58a"> 2650</a></span><span class="preprocessor">#define DIF_CON1                MMIO32(DIF_BASE + 0x24)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9fa4f5b076d7b3bdeec3155bf5d46745"> 2651</a></span><span class="preprocessor">#define DIF_CON1_UNK0           BIT(0)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a77e8715f7cbc1e5b2f80f47f30e4c962"> 2652</a></span><span class="preprocessor">#define DIF_CON1_UNK1           BIT(1)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeea9b607c6286dc196a65b498e919525"> 2653</a></span><span class="preprocessor">#define DIF_CON1_CS             BIT(6)                                   </span><span class="comment">// Use CS1 or CS2</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a823eba0ea26238cf2ac3dd160567d5b5"> 2654</a></span><span class="preprocessor">#define DIF_CON1_CS_CS1         0x0</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a81b63dbdcaf675e046de3000dc6be467"> 2655</a></span><span class="preprocessor">#define DIF_CON1_CS_CS2         0x40</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span> </div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="comment">/* FIFO config */</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2778922cf7d402d092ca34b409735500"> 2658</a></span><span class="preprocessor">#define DIF_FIFOCFG             MMIO32(DIF_BASE + 0x28)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a26dfde871c36d8de14820eda7b81378b"> 2659</a></span><span class="preprocessor">#define DIF_FIFOCFG_MODE        BIT(0)                                   </span><span class="comment">// DATA: CD=1, CMD: CD=0</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a29da5bb3a9479ba13823ac71d0b7b948"> 2660</a></span><span class="preprocessor">#define DIF_FIFOCFG_MODE_DATA   0x0</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afda0b962753d267bdfb5b4ad50cfbb5e"> 2661</a></span><span class="preprocessor">#define DIF_FIFOCFG_MODE_CMD    0x1</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aef6e4eab20fa1c88e7ed251918942b6d"> 2662</a></span><span class="preprocessor">#define DIF_FIFOCFG_UNK0        BIT(1)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a339f60a6f8e2802fb6a9aa3da1416e44"> 2663</a></span><span class="preprocessor">#define DIF_FIFOCFG_UNK1        BIT(4)</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2fa9f2c71b4368d7e144c3e160908aa0"> 2664</a></span><span class="preprocessor">#define DIF_FIFOCFG_BS          GENMASK(6, 5)                            </span><span class="comment">// Rx/Tx burst size</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aefad9854cbb2b36780b77663730201c4"> 2665</a></span><span class="preprocessor">#define DIF_FIFOCFG_BS_SHIFT    5</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa20d2b53412005331513c10b62a801db"> 2666</a></span><span class="preprocessor">#define DIF_FIFOCFG_BS_8        0x0</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad99278b325bb83950f94e806a2c2c167"> 2667</a></span><span class="preprocessor">#define DIF_FIFOCFG_BS_16       0x20</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5ad47a87cf045d8f25a25e1e4edfa5b4"> 2668</a></span><span class="preprocessor">#define DIF_FIFOCFG_BS_24       0x40</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a72fe538fdf7547244a29f2ea6821450e"> 2669</a></span><span class="preprocessor">#define DIF_FIFOCFG_BS_32       0x60</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span> </div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1af8ac13b6b72c2b58fb632390c49d72"> 2671</a></span><span class="preprocessor">#define DIF_CON3                MMIO32(DIF_BASE + 0x2C)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span> </div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6bebd9e207b20f09e62b4bd885ce1cf0"> 2673</a></span><span class="preprocessor">#define DIF_CON4                MMIO32(DIF_BASE + 0x30)</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span> </div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a557d4454f048795d6f78ead9259a5b89"> 2675</a></span><span class="preprocessor">#define DIF_STAT                MMIO32(DIF_BASE + 0x38)</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1b29dc3dd5ddc7f0bdc474adaed10095"> 2676</a></span><span class="preprocessor">#define DIF_STAT_BUSY           BIT(0)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span> </div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acdf1a95e8dc52311267bb7ab26478c56"> 2678</a></span><span class="preprocessor">#define DIF_CON5                MMIO32(DIF_BASE + 0x3C)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span> </div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac4f8ef157ad939bfa4ceeceadd65bc46"> 2680</a></span><span class="preprocessor">#define DIF_CON6                MMIO32(DIF_BASE + 0x40)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span> </div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af682a7266097223eb6fac91cc4876d0a"> 2682</a></span><span class="preprocessor">#define DIF_CON7                MMIO32(DIF_BASE + 0x44)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span> </div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c014d0112895807b1af013ce84d8b58"> 2684</a></span><span class="preprocessor">#define DIF_CON8                MMIO32(DIF_BASE + 0x48)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span> </div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa98aa048561880a25f19109ff1785e68"> 2686</a></span><span class="preprocessor">#define DIF_CON9                MMIO32(DIF_BASE + 0x4C)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span> </div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7c3369e613fdcb4f6e379003fdd004ee"> 2688</a></span><span class="preprocessor">#define DIF_PROG(n)             MMIO32(DIF_BASE + 0x50 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span> </div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afb8e1b5b87baabd563f8d671425ee453"> 2690</a></span><span class="preprocessor">#define DIF_CON10               MMIO32(DIF_BASE + 0x68)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span> </div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a33d7537b55c785d75d7cebf5d740179b"> 2692</a></span><span class="preprocessor">#define DIF_CON11               MMIO32(DIF_BASE + 0x6C)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span> </div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a14242f46b0ef7736a457164282be9ae0"> 2694</a></span><span class="preprocessor">#define DIF_CON12               MMIO32(DIF_BASE + 0x70)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span> </div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad130229f1703ca00c8ad5a4b87e4275b"> 2696</a></span><span class="preprocessor">#define DIF_CON13               MMIO32(DIF_BASE + 0xA0)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span> </div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a078698010ca10401e346a8ed93c1717c"> 2698</a></span><span class="preprocessor">#define DIF_TX_SIZE             MMIO32(DIF_BASE + 0xA4)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span> </div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment">/* Raw Interrupt Status Register */</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2a4106b473ae00d5be85e810880bb52a"> 2701</a></span><span class="preprocessor">#define DIF_RIS                 MMIO32(DIF_BASE + 0xC0)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a85c05a7fd9943a607ca33ad8b076d6f3"> 2702</a></span><span class="preprocessor">#define DIF_RIS_EVENT0          BIT(0)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89eec34dd97f20e45e6172d0956ab716"> 2703</a></span><span class="preprocessor">#define DIF_RIS_EVENT1          BIT(1)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaa4c89c311e41086a294caaa0add972a"> 2704</a></span><span class="preprocessor">#define DIF_RIS_EVENT2          BIT(2)</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac49f630e46bd4d9e54d8bde7905e1238"> 2705</a></span><span class="preprocessor">#define DIF_RIS_EVENT3          BIT(3)</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3500a329401cb8a0f3f9629b2fe993bd"> 2706</a></span><span class="preprocessor">#define DIF_RIS_EVENT4          BIT(4)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae27f08ee7d79c3fb16c7c8b2dd41c040"> 2707</a></span><span class="preprocessor">#define DIF_RIS_EVENT5          BIT(5)</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a37656da155a74e096d30a6e8106ad365"> 2708</a></span><span class="preprocessor">#define DIF_RIS_EVENT6          BIT(6)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3248a8e19257f50d2ff68119a8895c17"> 2709</a></span><span class="preprocessor">#define DIF_RIS_EVENT7          BIT(7)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6afeebd5097b0f29084cf0c732cc5549"> 2710</a></span><span class="preprocessor">#define DIF_RIS_EVENT8          BIT(8)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span> </div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment">/* Interrupt Mask Control Register */</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a424a995046c403c303121308592d435e"> 2713</a></span><span class="preprocessor">#define DIF_IMSC                MMIO32(DIF_BASE + 0xC4)</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a90c1640aca9b971d4e4ef0816f459961"> 2714</a></span><span class="preprocessor">#define DIF_IMSC_EVENT0         BIT(0)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a67432e968cc1f5a94e9ffb074278f0e9"> 2715</a></span><span class="preprocessor">#define DIF_IMSC_EVENT1         BIT(1)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afecef23deaf3bc38fa3cd5e43dab83c0"> 2716</a></span><span class="preprocessor">#define DIF_IMSC_EVENT2         BIT(2)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad0db3ebfc96ba336a20c0e560abf5c6e"> 2717</a></span><span class="preprocessor">#define DIF_IMSC_EVENT3         BIT(3)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8bfdf3479413023d18adea255072fcaa"> 2718</a></span><span class="preprocessor">#define DIF_IMSC_EVENT4         BIT(4)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6c7b31c133c024ebdad6f53247aaf632"> 2719</a></span><span class="preprocessor">#define DIF_IMSC_EVENT5         BIT(5)</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9eea1c9a8592177f2b9c4cbdf3275d4c"> 2720</a></span><span class="preprocessor">#define DIF_IMSC_EVENT6         BIT(6)</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa225b5e0c250f4698497d81987464842"> 2721</a></span><span class="preprocessor">#define DIF_IMSC_EVENT7         BIT(7)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9355bec7e0b47485a6fa611ddc5561b1"> 2722</a></span><span class="preprocessor">#define DIF_IMSC_EVENT8         BIT(8)</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span> </div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment">/* Masked Interrupt Status */</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a059a383554cdbd46829b37088026b8fd"> 2725</a></span><span class="preprocessor">#define DIF_MIS                 MMIO32(DIF_BASE + 0xC8)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f8cf2775146ae1bb609c3f8008efea7"> 2726</a></span><span class="preprocessor">#define DIF_MIS_EVENT0          BIT(0)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5c1297adb648cea632534eb688a64659"> 2727</a></span><span class="preprocessor">#define DIF_MIS_EVENT1          BIT(1)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6d784eb31e6496571e027ebd29bd5b32"> 2728</a></span><span class="preprocessor">#define DIF_MIS_EVENT2          BIT(2)</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a67ae32c7cec920aa19af1ce195db0f17"> 2729</a></span><span class="preprocessor">#define DIF_MIS_EVENT3          BIT(3)</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab888bd8404f18d7091d6d1ca9693ed51"> 2730</a></span><span class="preprocessor">#define DIF_MIS_EVENT4          BIT(4)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89907277edbd5591d9d5d8c499c0c563"> 2731</a></span><span class="preprocessor">#define DIF_MIS_EVENT5          BIT(5)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad54717df99fe96c0edfcdc8ca1df8b3f"> 2732</a></span><span class="preprocessor">#define DIF_MIS_EVENT6          BIT(6)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adb599dabd5b9e5d4528c4f9a4741f943"> 2733</a></span><span class="preprocessor">#define DIF_MIS_EVENT7          BIT(7)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a98ec90007c9bbd1fee23dbb0fbc064ce"> 2734</a></span><span class="preprocessor">#define DIF_MIS_EVENT8          BIT(8)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span> </div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">/* Interrupt Clear Register */</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a856a30471f21ae76d15302e263f1e5d4"> 2737</a></span><span class="preprocessor">#define DIF_ICR                 MMIO32(DIF_BASE + 0xCC)</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3a3b83049bb32d530a1d5a7b0a96a314"> 2738</a></span><span class="preprocessor">#define DIF_ICR_EVENT0          BIT(0)</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a690fe5b71164f5f31a3b459a601143fe"> 2739</a></span><span class="preprocessor">#define DIF_ICR_EVENT1          BIT(1)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abd51615f5c35cdac075f87bea1682cb9"> 2740</a></span><span class="preprocessor">#define DIF_ICR_EVENT2          BIT(2)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af2ea48a0ec15b125ad2557f05a4239d7"> 2741</a></span><span class="preprocessor">#define DIF_ICR_EVENT3          BIT(3)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a869c1797f939c8c818c2cbc5bbe77fab"> 2742</a></span><span class="preprocessor">#define DIF_ICR_EVENT4          BIT(4)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9749d2f71170378361eb12d3cadc833b"> 2743</a></span><span class="preprocessor">#define DIF_ICR_EVENT5          BIT(5)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9114cae1a75413ad9081eed76fdc39d7"> 2744</a></span><span class="preprocessor">#define DIF_ICR_EVENT6          BIT(6)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7df177cb3798d18a88a40fb6e3594aff"> 2745</a></span><span class="preprocessor">#define DIF_ICR_EVENT7          BIT(7)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a050e9d1d7e0410af877a60db2055b11c"> 2746</a></span><span class="preprocessor">#define DIF_ICR_EVENT8          BIT(8)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span> </div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="comment">/* Interrupt Set Register */</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a871c8cfd328aa67a935e08d403e56c6a"> 2749</a></span><span class="preprocessor">#define DIF_ISR                 MMIO32(DIF_BASE + 0xD0)</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a58e05c01eac91c77197e0b3a93d45dd1"> 2750</a></span><span class="preprocessor">#define DIF_ISR_EVENT0          BIT(0)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0c9641bfbf7c87f4dcf256f2a21cad31"> 2751</a></span><span class="preprocessor">#define DIF_ISR_EVENT1          BIT(1)</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aabf43fa9a8994515ddc1284ea0999085"> 2752</a></span><span class="preprocessor">#define DIF_ISR_EVENT2          BIT(2)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3d3de7b99533411d0bcff94edaab3e55"> 2753</a></span><span class="preprocessor">#define DIF_ISR_EVENT3          BIT(3)</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1ebd94c98501abd54a16476cfe9c4bc4"> 2754</a></span><span class="preprocessor">#define DIF_ISR_EVENT4          BIT(4)</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae93fa723aed148b6c559804c1eb4980c"> 2755</a></span><span class="preprocessor">#define DIF_ISR_EVENT5          BIT(5)</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a391f9cf674219c63aec019ec140fa64b"> 2756</a></span><span class="preprocessor">#define DIF_ISR_EVENT6          BIT(6)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a38a4831f7fb72c916dc0dab2bd4836d1"> 2757</a></span><span class="preprocessor">#define DIF_ISR_EVENT7          BIT(7)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7fc60728c263ef58170f4af138310349"> 2758</a></span><span class="preprocessor">#define DIF_ISR_EVENT8          BIT(8)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span> </div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aff01e1e36219f338ee0d3ad636665d11"> 2760</a></span><span class="preprocessor">#define DIF_CON14               MMIO32(DIF_BASE + 0xD4)</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span> </div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad604e52c9b9973c269d069382208a579"> 2762</a></span><span class="preprocessor">#define DIF_FIFO                MMIO32(DIF_BASE + 0x8000)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span> </div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span> </div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment">// MMCI [MOD_NUM=F041, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">// Module wrapper for AMBA PL180 (MMC/SD controller)</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab701672d400e95a18c26c7f53430f4bd"> 2767</a></span><span class="preprocessor">#define MMCI_BASE   0xF7300000</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a09d1d69d7e586111fa7c46170b83f49c"> 2769</a></span><span class="preprocessor">#define MMCI_CLC    MMIO32(MMCI_BASE + 0x00)</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span> </div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa342e2a86177aa10c9aaa41aab14782b"> 2772</a></span><span class="preprocessor">#define MMCI_ID     MMIO32(MMCI_BASE + 0x08)</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span> </div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span> </div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">// MCI [AMBA PL180]</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">// ARM PrimeCell Multimedia Card Interface (PL180)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac9527563a773170f337a0fe90c315ac4"> 2777</a></span><span class="preprocessor">#define MCI_BASE                        0xF7301000</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb94916a0c9833cff9ba76999745b92e"> 2778</a></span><span class="preprocessor">#define MCI_POWER                       MMIO32(MCI_BASE + 0x00)</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8e0280a961852146840b2bd10f6241ca"> 2779</a></span><span class="preprocessor">#define MCI_POWER_CTRL                  GENMASK(1, 0)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a94d5367f4841a1e1595c4a9b19471ff1"> 2780</a></span><span class="preprocessor">#define MCI_POWER_CTRL_SHIFT            0</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aae7e1b475c0b0f2dac4c1f1459e603c9"> 2781</a></span><span class="preprocessor">#define MCI_POWER_CTRL_POWER_OFF        0x0</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c1aaa437d4c85f6e78e70da6086bd74"> 2782</a></span><span class="preprocessor">#define MCI_POWER_CTRL_RESERVED         0x1</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2dc3f3374818a3cd42bec2f8e04aece9"> 2783</a></span><span class="preprocessor">#define MCI_POWER_CTRL_POWER_UP         0x2</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a13b8fc237fa455bca073fe193c88c957"> 2784</a></span><span class="preprocessor">#define MCI_POWER_CTRL_POWER_ON         0x3</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a51c548c4761013892c36a88d7dba4522"> 2785</a></span><span class="preprocessor">#define MCI_POWER_VOLTAGE               GENMASK(5, 2)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0db5f54c735a3fab947398fb49b4ffde"> 2786</a></span><span class="preprocessor">#define MCI_POWER_VOLTAGE_SHIFT         2</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a12ba9011140b79c12b7d546f9a0de421"> 2787</a></span><span class="preprocessor">#define MCI_POWER_OPENDRAIN             BIT(6)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a94362fc721979b9e0d1061114786d401"> 2788</a></span><span class="preprocessor">#define MCI_POWER_ROD                   BIT(7)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span> </div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2be4c26ae4c3e91a79ff0d3feec65c27"> 2790</a></span><span class="preprocessor">#define MCI_CLOCK                       MMIO32(MCI_BASE + 0x04)</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0731a73f4779d9e5c32ca56dfe552285"> 2791</a></span><span class="preprocessor">#define MCI_CLOCK_CLKDIV                GENMASK(7, 0)                            </span><span class="comment">// MCLCLK frequency = MCLK / [2x(ClkDiv+1)].</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0703b502a097fc914dd14c8101f3eb2e"> 2792</a></span><span class="preprocessor">#define MCI_CLOCK_CLKDIV_SHIFT          0</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a44108ef48c652c136c489164ed0af71a"> 2793</a></span><span class="preprocessor">#define MCI_CLOCK_ENABLE                BIT(8)</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a215733b9bc3951d5a3d33359318a0be1"> 2794</a></span><span class="preprocessor">#define MCI_CLOCK_PWRSAVE               BIT(9)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9e329038d4b7ad80048e0a6fd59aa4cf"> 2795</a></span><span class="preprocessor">#define MCI_CLOCK_BYPASS                BIT(10)</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8b2fb19329a21ba108439e60915f9889"> 2796</a></span><span class="preprocessor">#define MCI_CLOCK_WIDEBUS               BIT(11)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span> </div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3601f39e62013944b96bf2a09fb9cb82"> 2798</a></span><span class="preprocessor">#define MCI_ARGUMENT                    MMIO32(MCI_BASE + 0x08)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a96a6133c6087688153e78e268369b7d5"> 2799</a></span><span class="preprocessor">#define MCI_ARGUMENT_CMDARG             GENMASK(31, 0)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1e98f240bc4598da6523307cc0f9f775"> 2800</a></span><span class="preprocessor">#define MCI_ARGUMENT_CMDARG_SHIFT       0</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span> </div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a54ac6141113d0d51c1d6e9af3cec1217"> 2802</a></span><span class="preprocessor">#define MCI_COMMAND                     MMIO32(MCI_BASE + 0x0C)</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a47ac23c83d8792f6a981addcea1f8232"> 2803</a></span><span class="preprocessor">#define MCI_COMMAND_CMDINDEX            GENMASK(5, 0)</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1e0e86da57a991169b71fe276d143a5d"> 2804</a></span><span class="preprocessor">#define MCI_COMMAND_CMDINDEX_SHIFT      0</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af836073348ee2925b6c58e2f1eb9e3e7"> 2805</a></span><span class="preprocessor">#define MCI_COMMAND_RESPONSE            BIT(6)</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa8d16c7178f0d956cb2c4ab576a059b8"> 2806</a></span><span class="preprocessor">#define MCI_COMMAND_LONGRSP             BIT(7)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7704c950639d8a16a8cc5969e5f93a03"> 2807</a></span><span class="preprocessor">#define MCI_COMMAND_INTERRUPT           BIT(8)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a749e100dcb32cae80dd77cf7052c0644"> 2808</a></span><span class="preprocessor">#define MCI_COMMAND_PENDING             BIT(9)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a20a163896467103c9a7a778fc2b16027"> 2809</a></span><span class="preprocessor">#define MCI_COMMAND_ENABLE              BIT(10)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span> </div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a632f62477670916f973b86ce1bb4413e"> 2811</a></span><span class="preprocessor">#define MCI_RESPCMD                     MMIO32(MCI_BASE + 0x10)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a77fa31404babe99b3a175b62e04777ab"> 2812</a></span><span class="preprocessor">#define MCI_RESPCMD_CMDINDEX            GENMASK(5, 0)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f91586da45be86b02da6a7a045e04ad"> 2813</a></span><span class="preprocessor">#define MCI_RESPCMD_CMDINDEX_SHIFT      0</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span> </div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afb50c8097a4cc39244ea45f8e0785151"> 2815</a></span><span class="preprocessor">#define MCI_RESPONSE0                   MMIO32(MCI_BASE + 0x14)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span> </div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abffacb9ed72e93d7f9abbdec3336d780"> 2817</a></span><span class="preprocessor">#define MCI_RESPONSE1                   MMIO32(MCI_BASE + 0x18)</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span> </div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae66bf97a1f560fd0d491d6d760f52993"> 2819</a></span><span class="preprocessor">#define MCI_RESPONSE2                   MMIO32(MCI_BASE + 0x1C)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span> </div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0fc648401b1612554213e684e99b460d"> 2821</a></span><span class="preprocessor">#define MCI_RESPONSE3                   MMIO32(MCI_BASE + 0x20)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span> </div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1e31fbf71c3907fc92e99d719a21462d"> 2823</a></span><span class="preprocessor">#define MCI_DATATIMER                   MMIO32(MCI_BASE + 0x24)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0ca14d6f289690acb03a9487429711ea"> 2824</a></span><span class="preprocessor">#define MCI_DATATIMER_TIMER             GENMASK(31, 0)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af6d68d35829dd5c6463b269128fc522f"> 2825</a></span><span class="preprocessor">#define MCI_DATATIMER_TIMER_SHIFT       0</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span> </div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0fecc59978aa5be2346c7fb5cf9800bb"> 2827</a></span><span class="preprocessor">#define MCI_DATALENGTH                  MMIO32(MCI_BASE + 0x28)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4b4f09d1595926af5184f0605b3b6211"> 2828</a></span><span class="preprocessor">#define MCI_DATALENGTH_LENGTH           GENMASK(15, 0)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae0aa78567b2814eaa30e0134022726b7"> 2829</a></span><span class="preprocessor">#define MCI_DATALENGTH_LENGTH_SHIFT     0</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span> </div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a550d207e601f061fc8975641b474baa5"> 2831</a></span><span class="preprocessor">#define MCI_DATACTRL                    MMIO32(MCI_BASE + 0x2C)</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af54b321893a6205981567c00cbb18e50"> 2832</a></span><span class="preprocessor">#define MCI_DATACTRL_EMABLE             BIT(0)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a337529613200f2c12593c7a73ccb9018"> 2833</a></span><span class="preprocessor">#define MCI_DATACTRL_DIRECTION          BIT(1)                                   </span><span class="comment">// 0 = From controller to card, 1 = From card to controller</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4e46aad1d30854891c4a47a7ae1ca346"> 2834</a></span><span class="preprocessor">#define MCI_DATACTRL_DIRECTION_WRITE    0x0</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acb2253e256a2656622e017a52efd670d"> 2835</a></span><span class="preprocessor">#define MCI_DATACTRL_DIRECTION_READ     0x2</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a02d6247beeec9aabec13500ac0bda761"> 2836</a></span><span class="preprocessor">#define MCI_DATACTRL_MODE               BIT(2)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa64e9efd73342f014fbddb3cf0c7ca3c"> 2837</a></span><span class="preprocessor">#define MCI_DATACTRL_MODE_BLCOK         0x0</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a21335963e520c10fd7ce8f3b7d11b87a"> 2838</a></span><span class="preprocessor">#define MCI_DATACTRL_MODE_STREAM        0x4</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa08f91459dc5d9199965a7581211ea0e"> 2839</a></span><span class="preprocessor">#define MCI_DATACTRL_DMAENABLE          BIT(3)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac7e6db4accdfed3de69c6e469735b76c"> 2840</a></span><span class="preprocessor">#define MCI_DATACTRL_BLOCKSIZE          GENMASK(7, 4)</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a68cfb4336e2c26c4fa9fd7d9b5e17d83"> 2841</a></span><span class="preprocessor">#define MCI_DATACTRL_BLOCKSIZE_SHIFT    4</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span> </div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a43df1cb687460a255c17346d5cc593ae"> 2843</a></span><span class="preprocessor">#define MCI_DATACNT                     MMIO32(MCI_BASE + 0x30)</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a11c97c51661e4d600c481d429124b6ad"> 2844</a></span><span class="preprocessor">#define MCI_DATACNT_COUNT               GENMASK(15, 0)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8e524e3416350a161593df0712a1acb6"> 2845</a></span><span class="preprocessor">#define MCI_DATACNT_COUNT_SHIFT         0</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span> </div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4a04c8f2f9d2c7746623911ed7b85e01"> 2847</a></span><span class="preprocessor">#define MCI_STATUS                      MMIO32(MCI_BASE + 0x34)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adda870e5fa434a270ff204c9fa6e23f3"> 2848</a></span><span class="preprocessor">#define MCI_STATUS_CMDCRCFAIL           BIT(0)                                   </span><span class="comment">// Command response received (CRC check failed)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acacb8aaf0340960899c7326763bdf957"> 2849</a></span><span class="preprocessor">#define MCI_STATUS_DATACRCFAIL          BIT(1)                                   </span><span class="comment">// Data block sent/received (CRC check failed)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0dd0e1a6df6ea57dff3e54e2077d84c4"> 2850</a></span><span class="preprocessor">#define MCI_STATUS_CMDTIMEOUT           BIT(2)                                   </span><span class="comment">// Command response timeout</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adcee660a3dd3fe37eefd98d183ee0503"> 2851</a></span><span class="preprocessor">#define MCI_STATUS_DATATIMEOUT          BIT(3)                                   </span><span class="comment">// Data timeout</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a099dd1f3defd2920d9fdd1aac03d1154"> 2852</a></span><span class="preprocessor">#define MCI_STATUS_TXUNDERRUN           BIT(4)                                   </span><span class="comment">// Transmit FIFO underrun error</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad64bf3cad73f101001d694d26d16ea92"> 2853</a></span><span class="preprocessor">#define MCI_STATUS_RXOVERRUN            BIT(5)                                   </span><span class="comment">// Receive FIFO overrun error</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab4c4f8b5d1d517105ccbac280b88ef0f"> 2854</a></span><span class="preprocessor">#define MCI_STATUS_CMDRESPEND           BIT(6)                                   </span><span class="comment">// Command response received (CRC check passed)</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac907cd238fe8426104b0fb3089a1231f"> 2855</a></span><span class="preprocessor">#define MCI_STATUS_CMDSENT              BIT(7)                                   </span><span class="comment">// Command sent (no response required)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad690e4aa98abe2b2b0fc76bc9381ebf9"> 2856</a></span><span class="preprocessor">#define MCI_STATUS_DATAEND              BIT(8)                                   </span><span class="comment">// Data end (data counter is zero)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a51e52b59f24a9ae093228b93610d8209"> 2857</a></span><span class="preprocessor">#define MCI_STATUS_STARTBITERR          BIT(9)                                   </span><span class="comment">// Start bit not detected on all data signals in wide bus mode</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a943cdb2562e0f19a45184fb72758a523"> 2858</a></span><span class="preprocessor">#define MCI_STATUS_DATABLOCKEND         BIT(10)                                  </span><span class="comment">// Data block sent/received (CRC check passed)</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a093b78879c122d16f4cf7929eecf1d3c"> 2859</a></span><span class="preprocessor">#define MCI_STATUS_CMDACTIVE            BIT(11)                                  </span><span class="comment">// Command transfer in progress</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae1fd847124387e019ade2c162f6003ae"> 2860</a></span><span class="preprocessor">#define MCI_STATUS_TXACTIVE             BIT(12)                                  </span><span class="comment">// Data transmit in progress</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acc196976b8a2242aca62537b70fb02bf"> 2861</a></span><span class="preprocessor">#define MCI_STATUS_RXACTIVE             BIT(13)                                  </span><span class="comment">// Data receive in progress</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae70b67ee44ded271acd0f1a87ea91877"> 2862</a></span><span class="preprocessor">#define MCI_STATUS_TXFIFOHALFEMPTY      BIT(14)                                  </span><span class="comment">// Transmit FIFO half empty</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa5b76d6d1809d6a5ce84d2110623cfc7"> 2863</a></span><span class="preprocessor">#define MCI_STATUS_RXFIFOHALFFULL       BIT(15)                                  </span><span class="comment">// Receive FIFO half full</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4c5d21b9404344be5b9d8fbdb844e7c5"> 2864</a></span><span class="preprocessor">#define MCI_STATUS_TXFIFOFULL           BIT(16)                                  </span><span class="comment">// Transmit FIFO full</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89a9f4ed0a83ac1914607bd1da47e14b"> 2865</a></span><span class="preprocessor">#define MCI_STATUS_RXFIFOFULL           BIT(17)                                  </span><span class="comment">// Receive FIFO full</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac194ab03b6585660e16350f78dd02a55"> 2866</a></span><span class="preprocessor">#define MCI_STATUS_TXFIFOEMPTY          BIT(18)                                  </span><span class="comment">// Transmit FIFO empty</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acadc39e857b8d976756b5a9342aaf781"> 2867</a></span><span class="preprocessor">#define MCI_STATUS_RXFIFOEMPTY          BIT(19)                                  </span><span class="comment">// Receive FIFO empty</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1b7ff1c1ccd1d59dd3b494d0e256fd74"> 2868</a></span><span class="preprocessor">#define MCI_STATUS_TXDATAAVLBL          BIT(20)                                  </span><span class="comment">// Data available in transmit FIFO</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a18b7088228742a9975060deb45dee652"> 2869</a></span><span class="preprocessor">#define MCI_STATUS_RXDATAAVLBL          BIT(21)                                  </span><span class="comment">// Data available in receive FIFO</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span> </div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3d589ab9ce9b6d04204c6d9fbcb0b2c3"> 2871</a></span><span class="preprocessor">#define MCI_CLEAR                       MMIO32(MCI_BASE + 0x38)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8b20b7476ffcced60528cb05b3653d69"> 2872</a></span><span class="preprocessor">#define MCI_CLEAR_CMDCRCFAILCLR         BIT(0)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aba0ad78683af750d88c30b3cac7737ea"> 2873</a></span><span class="preprocessor">#define MCI_CLEAR_DATACRCFAILCLR        BIT(1)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a095c959e71980ab4e3be93d5ee4818ad"> 2874</a></span><span class="preprocessor">#define MCI_CLEAR_CMDTIMEOUTCLR         BIT(2)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7a317c2392e23e2cbcdde1c41ac72379"> 2875</a></span><span class="preprocessor">#define MCI_CLEAR_DATATIMEOUTCLR        BIT(3)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af8eeda3c26c39e83447c403ab30cad45"> 2876</a></span><span class="preprocessor">#define MCI_CLEAR_TXUNDERRUNCLR         BIT(4)</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1b91d01124ae99cba6be7d1d599868d1"> 2877</a></span><span class="preprocessor">#define MCI_CLEAR_RXOVERRUNCLR          BIT(5)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a39b87e07befc2524c7afae07cdd96448"> 2878</a></span><span class="preprocessor">#define MCI_CLEAR_CMDRESPENDCLR         BIT(6)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9488545d02b75bb7c0e2d4cccbb8213a"> 2879</a></span><span class="preprocessor">#define MCI_CLEAR_CMDSENTCLR            BIT(7)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1449ffc475fcae3e63a96e4a6183ef3a"> 2880</a></span><span class="preprocessor">#define MCI_CLEAR_DATAENDCLR            BIT(8)</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a14ef585aad233418e0eeab82617ccbb1"> 2881</a></span><span class="preprocessor">#define MCI_CLEAR_STARTBITERRCLR        BIT(9)</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad6e2c0dd03babd9e3e9d8939a504899c"> 2882</a></span><span class="preprocessor">#define MCI_CLEAR_DATABLOCKENDCLR       BIT(10)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span> </div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a25165d14d8d681ad4d3dc5dff1dd2f89"> 2884</a></span><span class="preprocessor">#define MCI_MASK0                       MMIO32(MCI_BASE + 0x3C)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a495b3066abcf68ffa493b70ef372b133"> 2885</a></span><span class="preprocessor">#define MCI_MASK0_CMDCRCFAILMASK        BIT(0)</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a630dc91bcd850ab6d9be1fbadd9cf5ca"> 2886</a></span><span class="preprocessor">#define MCI_MASK0_DATACRCFAILMASK       BIT(1)</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a57cbeb6f240708a37abba9d2f1fff3d9"> 2887</a></span><span class="preprocessor">#define MCI_MASK0_CMDTIMEOUTMASK        BIT(2)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aac15c2670f7f62f7075dbf1081143c3b"> 2888</a></span><span class="preprocessor">#define MCI_MASK0_DATATIMEOUTMASK       BIT(3)</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa14b17a0680dc6a095c99d995e2101eb"> 2889</a></span><span class="preprocessor">#define MCI_MASK0_TXUNDERRUNMASK        BIT(4)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad8e6f7378deb18b74f8dea495a407b34"> 2890</a></span><span class="preprocessor">#define MCI_MASK0_RXOVERRUNMASK         BIT(5)</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4a19bb798efafbe018764f4b784cc6cb"> 2891</a></span><span class="preprocessor">#define MCI_MASK0_CMDRESPENDMASK        BIT(6)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae7abc1b512cfa6d6197dadb9d3f84132"> 2892</a></span><span class="preprocessor">#define MCI_MASK0_CMDSENTMASK           BIT(7)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1c44eea2535a17361322c24cf9af7921"> 2893</a></span><span class="preprocessor">#define MCI_MASK0_DATAENDMASK           BIT(8)</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0b7b057d14e260ed1e7cc2ca21723242"> 2894</a></span><span class="preprocessor">#define MCI_MASK0_STARTBITERRMASK       BIT(9)</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6b4b7a1bda522f7a294a1f505a24a077"> 2895</a></span><span class="preprocessor">#define MCI_MASK0_DATABLOCKENDMASK      BIT(10)</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afa909925d7a7a4c75b1e4199cd8966b1"> 2896</a></span><span class="preprocessor">#define MCI_MASK0_CMDACTIVEMASK         BIT(11)</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a29a9a085d035bf340b412effdd9c2e11"> 2897</a></span><span class="preprocessor">#define MCI_MASK0_TXACTIVEMASK          BIT(12)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5d68efee5b02c3871efb9baa9fbbc88"> 2898</a></span><span class="preprocessor">#define MCI_MASK0_RXACTIVEMASK          BIT(13)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aaef95d306c97ce45d32b9ddf09c84f3b"> 2899</a></span><span class="preprocessor">#define MCI_MASK0_TXFIFOHALFEMPTYMASK   BIT(14)</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0527b4c281018d2129bcec3710f7cdc5"> 2900</a></span><span class="preprocessor">#define MCI_MASK0_RXFIFOHALFFULLMASK    BIT(15)</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa315e24842cbb525f9b8d256db0210ea"> 2901</a></span><span class="preprocessor">#define MCI_MASK0_TXFIFOFULLMASK        BIT(16)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa44e23e218ea6c90475f8f781ed5fa5e"> 2902</a></span><span class="preprocessor">#define MCI_MASK0_RXFIFOFULLMASK        BIT(17)</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6a16783aa6c5a227b7667acf02960c79"> 2903</a></span><span class="preprocessor">#define MCI_MASK0_TXFIFOEMPTYMASK       BIT(18)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3248e7182ad7f605e7193c9854455022"> 2904</a></span><span class="preprocessor">#define MCI_MASK0_RXFIFOEMPTYMASK       BIT(19)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5aa899a6769250fc8dee5b90d4db165"> 2905</a></span><span class="preprocessor">#define MCI_MASK0_TXDATAAVLBLMASK       BIT(20)</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9eeb547fd5bfb7136a0d07d72264a0e0"> 2906</a></span><span class="preprocessor">#define MCI_MASK0_RXDATAAVLBLMASK       BIT(21)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span> </div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a43010f455ebf6442b306915c14b356bb"> 2908</a></span><span class="preprocessor">#define MCI_MASK1                       MMIO32(MCI_BASE + 0x40)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a581a00ba3f06cc9f0c4a5a579fb0c4c3"> 2909</a></span><span class="preprocessor">#define MCI_MASK1_CMDCRCFAILMASK        BIT(0)</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a24440f461b3079600ab2b263f93636e0"> 2910</a></span><span class="preprocessor">#define MCI_MASK1_DATACRCFAILMASK       BIT(1)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abe3c795a73b1daabf735781c56a5f057"> 2911</a></span><span class="preprocessor">#define MCI_MASK1_CMDTIMEOUTMASK        BIT(2)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a12e61aca026d621f3f2c50495374f1cf"> 2912</a></span><span class="preprocessor">#define MCI_MASK1_DATATIMEOUTMASK       BIT(3)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca2b2ce8fc2a4d4c0838881252a11ac9"> 2913</a></span><span class="preprocessor">#define MCI_MASK1_TXUNDERRUNMASK        BIT(4)</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adf1baa9640159c9f91f0f94268a25319"> 2914</a></span><span class="preprocessor">#define MCI_MASK1_RXOVERRUNMASK         BIT(5)</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad058864749fde7de3f0fe92325c88e62"> 2915</a></span><span class="preprocessor">#define MCI_MASK1_CMDRESPENDMASK        BIT(6)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aeeca8af33bb332361f4db80d190e5da0"> 2916</a></span><span class="preprocessor">#define MCI_MASK1_CMDSENTMASK           BIT(7)</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2220dd2ec2acb4fe053e017d776c0d78"> 2917</a></span><span class="preprocessor">#define MCI_MASK1_DATAENDMASK           BIT(8)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a88ad2b322dcdcd13ddd0a932211e8f2a"> 2918</a></span><span class="preprocessor">#define MCI_MASK1_STARTBITERRMASK       BIT(9)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa3a56568c5f694dcccd4a2ddad7b755f"> 2919</a></span><span class="preprocessor">#define MCI_MASK1_DATABLOCKENDMASK      BIT(10)</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae254879a97828a0b3981b214c87802b8"> 2920</a></span><span class="preprocessor">#define MCI_MASK1_CMDACTIVEMASK         BIT(11)</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af52bc1a6d350d30d8cc3c28b86346dcb"> 2921</a></span><span class="preprocessor">#define MCI_MASK1_TXACTIVEMASK          BIT(12)</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad8ed34a3d8a62a515bd73fa03cf38dc2"> 2922</a></span><span class="preprocessor">#define MCI_MASK1_RXACTIVEMASK          BIT(13)</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a918e4f5ce48f9b4d4c0fad49f908e7d5"> 2923</a></span><span class="preprocessor">#define MCI_MASK1_TXFIFOHALFEMPTYMASK   BIT(14)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab885b0a86ba1179188f8a1f77801c8cd"> 2924</a></span><span class="preprocessor">#define MCI_MASK1_RXFIFOHALFFULLMASK    BIT(15)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afad25bac4f5c684d32dbed09d0c68eaa"> 2925</a></span><span class="preprocessor">#define MCI_MASK1_TXFIFOFULLMASK        BIT(16)</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa283864ffac3905e02764700d265eb58"> 2926</a></span><span class="preprocessor">#define MCI_MASK1_RXFIFOFULLMASK        BIT(17)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5649ebe2a469cd7493ded26c4f61e769"> 2927</a></span><span class="preprocessor">#define MCI_MASK1_TXFIFOEMPTYMASK       BIT(18)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6fd8955dd31ed70535db0bee00b86a96"> 2928</a></span><span class="preprocessor">#define MCI_MASK1_RXFIFOEMPTYMASK       BIT(19)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3aa0adede65a8aa94548d1250dafbbf6"> 2929</a></span><span class="preprocessor">#define MCI_MASK1_TXDATAAVLBLMASK       BIT(20)</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8cc4d2dd69f3b701e72313f2e3fc7706"> 2930</a></span><span class="preprocessor">#define MCI_MASK1_RXDATAAVLBLMASK       BIT(21)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span> </div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac59f08e8125e04f61e469d26d77ef943"> 2932</a></span><span class="preprocessor">#define MCI_SELECT                      MMIO32(MCI_BASE + 0x44)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae92d5ea265881959287fd775b190a4c3"> 2933</a></span><span class="preprocessor">#define MCI_SELECT_SDCARD               GENMASK(3, 0)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afdd5545fc4f544c2d8817a24bb65e55c"> 2934</a></span><span class="preprocessor">#define MCI_SELECT_SDCARD_SHIFT         0</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span> </div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5413dd3bb8ed7dd4753a5427e3a951c1"> 2936</a></span><span class="preprocessor">#define MCI_FIFOCNT                     MMIO32(MCI_BASE + 0x48)</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad830e29841cdb61a091d373edc3808fa"> 2937</a></span><span class="preprocessor">#define MCI_FIFOCNT_COUNT               GENMASK(15, 0)</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4b2c686f2b2395669f1688380491ebf2"> 2938</a></span><span class="preprocessor">#define MCI_FIFOCNT_COUNT_SHIFT         0</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span> </div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab6a76ca53d45c99ce151e43b88771592"> 2940</a></span><span class="preprocessor">#define MCI_FIFO(n)                     MMIO32(MCI_BASE + 0x80 + ((n) * 0x4))</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span> </div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa7514cf75a4796d47c19d05d8c16fc64"> 2942</a></span><span class="preprocessor">#define MCI_PERIPH_ID0                  MMIO32(MCI_BASE + 0xFE0)</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span> </div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a980fd27b88c5b9f26719146584cec96d"> 2944</a></span><span class="preprocessor">#define MCI_PERIPH_ID1                  MMIO32(MCI_BASE + 0xFE4)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span> </div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8d04408e15d6aeed178c0d6f247a3298"> 2946</a></span><span class="preprocessor">#define MCI_PERIPH_ID2                  MMIO32(MCI_BASE + 0xFE8)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span> </div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9678b71823ab002cefc23120f9e73249"> 2948</a></span><span class="preprocessor">#define MCI_PERIPH_ID3                  MMIO32(MCI_BASE + 0xFEC)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span> </div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a64f7a69cf69dd04480c8639395875ec9"> 2950</a></span><span class="preprocessor">#define MCI_PCELL_ID0                   MMIO32(MCI_BASE + 0xFF0)</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span> </div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af7c7adc5a4f3ecd7923a9830ac0175f7"> 2952</a></span><span class="preprocessor">#define MCI_PCELL_ID1                   MMIO32(MCI_BASE + 0xFF4)</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span> </div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a84a4e8699e19114bd783c777bc17404f"> 2954</a></span><span class="preprocessor">#define MCI_PCELL_ID2                   MMIO32(MCI_BASE + 0xFF8)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span> </div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#adee855aebdb443a7fc45ea9e06ed0782"> 2956</a></span><span class="preprocessor">#define MCI_PCELL_ID3                   MMIO32(MCI_BASE + 0xFFC)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span> </div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span> </div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="comment">// I2C [MOD_NUM=F057, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment">// I2C from Tricore TC27x official public datasheet</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7ee5d64af207612578a7c77b58f1dd33"> 2961</a></span><span class="preprocessor">#define I2C_BASE                            0xF7600000</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afc24537c4c57fb683bd5a3c9e104def7"> 2963</a></span><span class="preprocessor">#define I2C_CLC                             MMIO32(I2C_BASE + 0x00)</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span> </div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae9f2fc3817b4830b2ac6f35e21532d76"> 2966</a></span><span class="preprocessor">#define I2C_ID                              MMIO32(I2C_BASE + 0x08)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span> </div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="comment">/* RUN Control Register */</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a50e01cea81af2da9b4f676e83e588c4c"> 2969</a></span><span class="preprocessor">#define I2C_RUNCTRL                         MMIO32(I2C_BASE + 0x10)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acff7e141b2683388b5ee47b24b5cf6ab"> 2970</a></span><span class="preprocessor">#define I2C_RUNCTRL_RUN                     BIT(0)                       </span><span class="comment">// Enable I2C-bus Interface</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span> </div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="comment">/* End Data Control Register */</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a84e37076cf9faeb4f1b081773d0749c2"> 2973</a></span><span class="preprocessor">#define I2C_ENDDCTRL                        MMIO32(I2C_BASE + 0x14)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a46afb158d490302ed05a6a2c9309c0ea"> 2974</a></span><span class="preprocessor">#define I2C_ENDDCTRL_SETRSC                 BIT(0)                       </span><span class="comment">// Set Restart Condition</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a60a892b52d8078cd350706e95404b523"> 2975</a></span><span class="preprocessor">#define I2C_ENDDCTRL_SETEND                 BIT(1)                       </span><span class="comment">// Set End of Transmission</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span> </div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment">/* Fractional Divider Configuration Register */</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5378afd364ed282408aec7d0c34b5cd"> 2978</a></span><span class="preprocessor">#define I2C_FDIVCFG                         MMIO32(I2C_BASE + 0x18)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5b96636848b0e668b2838d525a3a8138"> 2979</a></span><span class="preprocessor">#define I2C_FDIVCFG_DEC                     GENMASK(10, 0)               </span><span class="comment">// Decrement Value of Fractional Divider</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3d8dc5eb6cfcbe8f52da2faea4a15ae1"> 2980</a></span><span class="preprocessor">#define I2C_FDIVCFG_DEC_SHIFT               0</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5060b70b8b9f405172e36efafca1de0b"> 2981</a></span><span class="preprocessor">#define I2C_FDIVCFG_INC                     GENMASK(23, 16)              </span><span class="comment">// Increment Value of Fractional Divider</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9bdae2e5046bc5865e8e9058cdad0b14"> 2982</a></span><span class="preprocessor">#define I2C_FDIVCFG_INC_SHIFT               16</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span> </div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment">/* Fractional Divider High-speed Mode Configuration Register */</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89215231a3bc184b7f12d2c3a06b7c71"> 2985</a></span><span class="preprocessor">#define I2C_FDIVHIGHCFG                     MMIO32(I2C_BASE + 0x1C)</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a394dc2d12c55423b9877289b0309a015"> 2986</a></span><span class="preprocessor">#define I2C_FDIVHIGHCFG_DEC                 GENMASK(10, 0)               </span><span class="comment">// Decrement Value of Fractional Divider</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab62d443b4a8828cbd6ec55a973731110"> 2987</a></span><span class="preprocessor">#define I2C_FDIVHIGHCFG_DEC_SHIFT           0</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a390c94f810c6786b63c55f6fd224b0db"> 2988</a></span><span class="preprocessor">#define I2C_FDIVHIGHCFG_INC                 GENMASK(23, 16)              </span><span class="comment">// Increment Value of Fractional Divider</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a68fccb10480ec02c7c03ebd7aa77b674"> 2989</a></span><span class="preprocessor">#define I2C_FDIVHIGHCFG_INC_SHIFT           16</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span> </div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment">/* Address Configuration Register */</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a89e1466af25e6db58af9288bbf5b2563"> 2992</a></span><span class="preprocessor">#define I2C_ADDRCFG                         MMIO32(I2C_BASE + 0x20)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4dcc95ebe3054e676b7bb4fcf6673a1e"> 2993</a></span><span class="preprocessor">#define I2C_ADDRCFG_ADR                     GENMASK(9, 0)                </span><span class="comment">// I2C-bus Device Address (slave)</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a284a33b846e6c2a89055fdab1123ada9"> 2994</a></span><span class="preprocessor">#define I2C_ADDRCFG_ADR_SHIFT               0</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad33fd0792c0c0604dd92bfab5afac565"> 2995</a></span><span class="preprocessor">#define I2C_ADDRCFG_TBAM                    BIT(16)                      </span><span class="comment">// Ten Bit Address Mode</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae7dab49131d6fdb37ee8193408a32b59"> 2996</a></span><span class="preprocessor">#define I2C_ADDRCFG_GCE                     BIT(17)                      </span><span class="comment">// General Call Enable</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5c4e871d887620da606f55f703796a22"> 2997</a></span><span class="preprocessor">#define I2C_ADDRCFG_MCE                     BIT(18)                      </span><span class="comment">// Master Code Enable</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1ad51bd6366df36e6c6c16a6f1e91ba8"> 2998</a></span><span class="preprocessor">#define I2C_ADDRCFG_MnS                     BIT(19)                      </span><span class="comment">// Master / not Slave</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad033670346d50ddf53a390c5b97aeea4"> 2999</a></span><span class="preprocessor">#define I2C_ADDRCFG_SONA                    BIT(20)                      </span><span class="comment">// Stop on Not-acknowledge</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa033f708d9baa9adb28d6dcfe949eafa"> 3000</a></span><span class="preprocessor">#define I2C_ADDRCFG_SOPE                    BIT(21)                      </span><span class="comment">// Stop on Packet End</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span> </div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment">/* Bus Status Register */</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab9bba7541a8a050d2dbbb865652085db"> 3003</a></span><span class="preprocessor">#define I2C_BUSSTAT                         MMIO32(I2C_BASE + 0x24)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a842c5596621a7a9b3552eefcfc9b45f7"> 3004</a></span><span class="preprocessor">#define I2C_BUSSTAT_BS                      GENMASK(2, 1)                </span><span class="comment">// Bus Status</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2307123a8c09b00afdc974683aab1d86"> 3005</a></span><span class="preprocessor">#define I2C_BUSSTAT_BS_SHIFT                1</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad7f950ab40e0a010f2b6cc8e2c9ce8d3"> 3006</a></span><span class="preprocessor">#define I2C_BUSSTAT_BS_FREE                 0x0</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac22a939a78e312b55a8d465082a12a66"> 3007</a></span><span class="preprocessor">#define I2C_BUSSTAT_BS_BUSY_OTHER_MASTER    0x2</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5071fdac335e865e32ebb0bdcb0dbf54"> 3008</a></span><span class="preprocessor">#define I2C_BUSSTAT_BS_BUSY_MASTER          0x4</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af3069ed332d286c688ec41e1f177b412"> 3009</a></span><span class="preprocessor">#define I2C_BUSSTAT_BS_BUSY_SLAVE           0x6</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad2f97c6b21edccd17f1a76e26ed24762"> 3010</a></span><span class="preprocessor">#define I2C_BUSSTAT_RnW                     BIT(3)                       </span><span class="comment">// Read/not Write</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span> </div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment">/* FIFO Configuration Register */</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4435bd5973ba26b354e4ca927b4cd4a0"> 3013</a></span><span class="preprocessor">#define I2C_FIFOCFG                         MMIO32(I2C_BASE + 0x28)</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a024662ffa26ab7505df2e9fe82f074f4"> 3014</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXBS                    GENMASK(1, 0)                </span><span class="comment">// RX Burst Size</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9dbacc4a61b3fc32dec0b1e686ec657b"> 3015</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXBS_SHIFT              0</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aca26437ae1a44211830f64a31bc0ae57"> 3016</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXBS_1_WORD             0x0</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d1158dbb67e3aca4103bc55c770219a"> 3017</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXBS_2_WORD             0x1</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af89a7a3ac2fa79a222df242df9b27c0a"> 3018</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXBS_4_WORD             0x2</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ace1457484a1ced6759041f01d324d7a9"> 3019</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXBS                    GENMASK(5, 4)                </span><span class="comment">// TX Burst Size</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab4b9a11c401f2cb7b78f81522be356bc"> 3020</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXBS_SHIFT              4</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aadb4b8c4e3f16127f5e694c9365a720e"> 3021</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXBS_1_WORD             0x0</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9d3b850e2a633f89b5118fe2c6d30e62"> 3022</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXBS_2_WORD             0x10</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a649b9873fd985caf9d64eac215a64c96"> 3023</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXBS_4_WORD             0x20</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac095d6a683ef3bc5d4fe7746ceaccb79"> 3024</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXFA                    GENMASK(9, 8)                </span><span class="comment">// RX FIFO Alignment</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae5c1a8fef594ca38ac8354f8f4c6d1a6"> 3025</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXFA_SHIFT              8</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a860e83df436362cb59ee9fdff4118914"> 3026</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXFA_BYTE               0x0</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afca1dd889d5dccbc8fe021a48ce2b640"> 3027</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXFA_HALF_WORLD         0x100</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a16c62af51f53fc096345f66f5673feef"> 3028</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXFA_WORD               0x200</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#affea8d7bb5d33053cdaa01cc6a5169ab"> 3029</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXFA                    GENMASK(13, 12)              </span><span class="comment">// TX FIFO Alignment</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5fcf763cd7be9e368b54038082abd028"> 3030</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXFA_SHIFT              12</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af6bc716597d54d00d8959c2bdfebc397"> 3031</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXFA_BYTE               0x0</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a838344deb20b8a0ae18c3e1dca41d650"> 3032</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXFA_HALF_WORLD         0x1000</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0433653d018e5360d0d131ab01b88846"> 3033</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXFA_WORD               0x2000</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a63ea1aec7305268171df2a4a8c0c1114"> 3034</a></span><span class="preprocessor">#define I2C_FIFOCFG_RXFC                    BIT(16)                      </span><span class="comment">// RX FIFO Flow Control</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad8393e2d5dfdb5643b963b5899366d0b"> 3035</a></span><span class="preprocessor">#define I2C_FIFOCFG_TXFC                    BIT(17)                      </span><span class="comment">// TX FIFO Flow Control</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span> </div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment">/* Maximum Received Packet Size Control Register */</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab30323e0bf9be30d54ba86197ad5170d"> 3038</a></span><span class="preprocessor">#define I2C_MRPSCTRL                        MMIO32(I2C_BASE + 0x2C)</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac38317531fedf84fbf888b9775b84902"> 3039</a></span><span class="preprocessor">#define I2C_MRPSCTRL_MRPS                   GENMASK(13, 0)               </span><span class="comment">// Maximum Received Packet Size</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7794b77a875016a67eed4b4d87c11724"> 3040</a></span><span class="preprocessor">#define I2C_MRPSCTRL_MRPS_SHIFT             0</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span> </div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment">/* Received Packet Size Status Register */</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a69db238ccb6a366a2f5c733dbf8f5e3d"> 3043</a></span><span class="preprocessor">#define I2C_RPSSTAT                         MMIO32(I2C_BASE + 0x30)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af5f159fd8de52a1408b2d5c466a871df"> 3044</a></span><span class="preprocessor">#define I2C_RPSSTAT_RPS                     GENMASK(13, 0)               </span><span class="comment">// Received Packet Size</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0c62c4a719107d0410054471357e82b2"> 3045</a></span><span class="preprocessor">#define I2C_RPSSTAT_RPS_SHIFT               0</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span> </div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="comment">/* Transmit Packet Size Control Register */</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9a298e621805f1577a508ab2fa0bbee6"> 3048</a></span><span class="preprocessor">#define I2C_TPSCTRL                         MMIO32(I2C_BASE + 0x34)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a36788d0a65b07b7a89c15738d5d5df6e"> 3049</a></span><span class="preprocessor">#define I2C_TPSCTRL_TPS                     GENMASK(13, 0)               </span><span class="comment">// Transmit Packet Size</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a94e743729dd14eb4e94f7ad63db40f78"> 3050</a></span><span class="preprocessor">#define I2C_TPSCTRL_TPS_SHIFT               0</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span> </div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment">/* Filled FIFO Stages Status Register */</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8090b50eef9bd794abc476415548d193"> 3053</a></span><span class="preprocessor">#define I2C_FFSSTAT                         MMIO32(I2C_BASE + 0x38)</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5d30e63e354792a9a1f01abdfa759315"> 3054</a></span><span class="preprocessor">#define I2C_FFSSTAT_FFS                     GENMASK(5, 0)                </span><span class="comment">// Filled FIFO Stages</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af11c1699c5c2649c636d50a945aec4c0"> 3055</a></span><span class="preprocessor">#define I2C_FFSSTAT_FFS_SHIFT               0</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span> </div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="comment">/* Timing Configuration Register */</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0d29464f095992e7e390425b54f640bd"> 3058</a></span><span class="preprocessor">#define I2C_TIMCFG                          MMIO32(I2C_BASE + 0x40)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7ea989442a337316c63226e348cd3602"> 3059</a></span><span class="preprocessor">#define I2C_TIMCFG_SDA_DEL_HD_DAT           GENMASK(5, 0)                </span><span class="comment">// SDA Delay Stages for Data Hold Time</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae0fc1d5e7271ab84b9bd8dfb9897069f"> 3060</a></span><span class="preprocessor">#define I2C_TIMCFG_SDA_DEL_HD_DAT_SHIFT     0</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a39c7d6760d6fa62cdb1cab745cd35712"> 3061</a></span><span class="preprocessor">#define I2C_TIMCFG_HS_SDA_DEL_HD_DAT        GENMASK(8, 6)                </span><span class="comment">// SDA Delay Stages for Data Hold Time in Highspeed Mode</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af1e1d8b9ef75d2a7f65ad793e9ee7545"> 3062</a></span><span class="preprocessor">#define I2C_TIMCFG_HS_SDA_DEL_HD_DAT_SHIFT  6</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7fd36c3605e8a62d03e1b98dd6d49a48"> 3063</a></span><span class="preprocessor">#define I2C_TIMCFG_SCL_DEL_HD_STA           GENMASK(11, 9)               </span><span class="comment">// SCL Delay Stages for Hold Time Start (Restart) Bit</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af46bb766298f7d8fde756f12f9cf98f2"> 3064</a></span><span class="preprocessor">#define I2C_TIMCFG_SCL_DEL_HD_STA_SHIFT     9</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad0f566e6fb1bafd8608ed58da1e1dceb"> 3065</a></span><span class="preprocessor">#define I2C_TIMCFG_EN_SCL_LOW_LEN           BIT(14)                      </span><span class="comment">// Enable Direct Configuration of SCL Low Period Length in Fast Mode</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab529f7d936c15d3639ba3f1d98b9ddbd"> 3066</a></span><span class="preprocessor">#define I2C_TIMCFG_FS_SCL_LOW               BIT(15)                      </span><span class="comment">// Set Fast Mode SCL Low Period Timing</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a33dd92ac0520db1c796f1720c5e2d917"> 3067</a></span><span class="preprocessor">#define I2C_TIMCFG_HS_SDA_DEL               GENMASK(18, 16)              </span><span class="comment">// SDA Delay Stages for Start/Stop bit in Highspeed Mode</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5dbe50a2c87766f1e2c9060e95a8ba73"> 3068</a></span><span class="preprocessor">#define I2C_TIMCFG_HS_SDA_DEL_SHIFT         16</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a13e30a3e5e6e94965106dc392badd4e4"> 3069</a></span><span class="preprocessor">#define I2C_TIMCFG_SCL_LOW_LEN              GENMASK(31, 24)              </span><span class="comment">// SCL Low Length in Fast Mode</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa72bfee32fba6cfd269c362fe8fdb690"> 3070</a></span><span class="preprocessor">#define I2C_TIMCFG_SCL_LOW_LEN_SHIFT        24</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span> </div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment">/* Error Interrupt Request Source Mask Register */</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a916db9143804227cd74d8208b81fd5f5"> 3073</a></span><span class="preprocessor">#define I2C_ERRIRQSM                        MMIO32(I2C_BASE + 0x60)</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afeb22e92e6c95aacbc81b82bb6126e5c"> 3074</a></span><span class="preprocessor">#define I2C_ERRIRQSM_RXF_UFL                BIT(0)                       </span><span class="comment">// RX FIFO Underflow</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aab4b4a3f97acdf945556e2ef4c4d904e"> 3075</a></span><span class="preprocessor">#define I2C_ERRIRQSM_RXF_OFL                BIT(1)                       </span><span class="comment">// RX FIFO Overflow</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a242509008950477e62a3826947413c26"> 3076</a></span><span class="preprocessor">#define I2C_ERRIRQSM_TXF_UFL                BIT(2)                       </span><span class="comment">// TX FIFO Underflow</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa831ce6c588ce4f072eecb59a65e69d3"> 3077</a></span><span class="preprocessor">#define I2C_ERRIRQSM_TXF_OFL                BIT(3)                       </span><span class="comment">// TX FIFO Overflow</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span> </div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="comment">/* Error Interrupt Request Source Status Register */</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2aaaf3ca0ab3a79a492d3dbecfaae2db"> 3080</a></span><span class="preprocessor">#define I2C_ERRIRQSS                        MMIO32(I2C_BASE + 0x64)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a263ab11964190269a2b3b63ffbf65e49"> 3081</a></span><span class="preprocessor">#define I2C_ERRIRQSS_RXF_UFL                BIT(0)                       </span><span class="comment">// RX FIFO Underflow</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a11e98a413bc9af1687c61f1472ab5ab6"> 3082</a></span><span class="preprocessor">#define I2C_ERRIRQSS_RXF_OFL                BIT(1)                       </span><span class="comment">// RX FIFO Overflow</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a443b2b848192893e928c475ff0326169"> 3083</a></span><span class="preprocessor">#define I2C_ERRIRQSS_TXF_UFL                BIT(2)                       </span><span class="comment">// TX FIFO Underflow</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c7e261f9bb226c2699ef5b61c398d4e"> 3084</a></span><span class="preprocessor">#define I2C_ERRIRQSS_TXF_OFL                BIT(3)                       </span><span class="comment">// TX FIFO Overflow</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span> </div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span><span class="comment">/* Error Interrupt Request Source Clear Register */</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5c60bc9eb84d8e958ab9c7fd42a4bbe9"> 3087</a></span><span class="preprocessor">#define I2C_ERRIRQSC                        MMIO32(I2C_BASE + 0x68)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0dbeb9a5603005fb4ab4e56da6341047"> 3088</a></span><span class="preprocessor">#define I2C_ERRIRQSC_RXF_UFL                BIT(0)                       </span><span class="comment">// RX FIFO Underflow</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a471ee5e0b92c7b48fe368544e899cf3d"> 3089</a></span><span class="preprocessor">#define I2C_ERRIRQSC_RXF_OFL                BIT(1)                       </span><span class="comment">// RX FIFO Overflow</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0f54fe3a5ca1cc8295e6bd6e5bd57a74"> 3090</a></span><span class="preprocessor">#define I2C_ERRIRQSC_TXF_UFL                BIT(2)                       </span><span class="comment">// TX FIFO Underflow</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ada3dc8eaba5da5ddd48649599354e90b"> 3091</a></span><span class="preprocessor">#define I2C_ERRIRQSC_TXF_OFL                BIT(3)                       </span><span class="comment">// TX FIFO Overflow</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span> </div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment">/* Protocol Interrupt Request Source Mask Register */</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a91628435476d2efa84e3f5963821de37"> 3094</a></span><span class="preprocessor">#define I2C_PIRQSM                          MMIO32(I2C_BASE + 0x70)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa79c67d995d0bc35276009b5c3940fca"> 3095</a></span><span class="preprocessor">#define I2C_PIRQSM_AM                       BIT(0)                       </span><span class="comment">// Address Match</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7c7b0e2b9b4f25c9ca4b8f6bc6da58d1"> 3096</a></span><span class="preprocessor">#define I2C_PIRQSM_GC                       BIT(1)                       </span><span class="comment">// General Call</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af4ef026f61bcafba975ace7a8d7f72c7"> 3097</a></span><span class="preprocessor">#define I2C_PIRQSM_MC                       BIT(2)                       </span><span class="comment">// Master Code</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a85e3cc5625cc5467a5dceb493c3dd18b"> 3098</a></span><span class="preprocessor">#define I2C_PIRQSM_AL                       BIT(3)                       </span><span class="comment">// Arbitration Lost</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a38d26a7426eb1ebee3b471eab5a27449"> 3099</a></span><span class="preprocessor">#define I2C_PIRQSM_NACK                     BIT(4)                       </span><span class="comment">// Not-acknowledge Received</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a65f5fad572ae25e28ff85be7247b260a"> 3100</a></span><span class="preprocessor">#define I2C_PIRQSM_TX_END                   BIT(5)                       </span><span class="comment">// Transmission End</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a718ec8f1f1f76ee8f57d1c97f034f331"> 3101</a></span><span class="preprocessor">#define I2C_PIRQSM_RX                       BIT(6)                       </span><span class="comment">// Receive Mode</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span> </div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">/* Protocol Interrupt Request Source Status Register */</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9db6e48e033a4cb7d651ad29c3612e80"> 3104</a></span><span class="preprocessor">#define I2C_PIRQSS                          MMIO32(I2C_BASE + 0x74)</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a48590ca2385d5b8cfb88225b469f87ab"> 3105</a></span><span class="preprocessor">#define I2C_PIRQSS_AM                       BIT(0)                       </span><span class="comment">// Address Match</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9cfe104148cc563463c5a22510421769"> 3106</a></span><span class="preprocessor">#define I2C_PIRQSS_GC                       BIT(1)                       </span><span class="comment">// General Call</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa21a5212ed66d50742fb547703f0aed1"> 3107</a></span><span class="preprocessor">#define I2C_PIRQSS_MC                       BIT(2)                       </span><span class="comment">// Master Code</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a84f2169d3ff0bced928f9bb1ab6ceab4"> 3108</a></span><span class="preprocessor">#define I2C_PIRQSS_AL                       BIT(3)                       </span><span class="comment">// Arbitration Lost</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#afd06e350ce75bfd27b54ce73836b97b9"> 3109</a></span><span class="preprocessor">#define I2C_PIRQSS_NACK                     BIT(4)                       </span><span class="comment">// Not-acknowledge Received</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9ee5cee7c954104b94b5f3e9420907e1"> 3110</a></span><span class="preprocessor">#define I2C_PIRQSS_TX_END                   BIT(5)                       </span><span class="comment">// Transmission End</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a8c097f59e3b8205d1ec508e559f872c3"> 3111</a></span><span class="preprocessor">#define I2C_PIRQSS_RX                       BIT(6)                       </span><span class="comment">// Receive Mode</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span> </div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment">/* Protocol Interrupt Request Source Clear Register */</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a38e0ac97c5f4eab171efda78166feb9f"> 3114</a></span><span class="preprocessor">#define I2C_PIRQSC                          MMIO32(I2C_BASE + 0x78)</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab408dfb66df5046e3adc8b39c7fb0bf5"> 3115</a></span><span class="preprocessor">#define I2C_PIRQSC_AM                       BIT(0)                       </span><span class="comment">// Address Match</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4a74480a71c29a94c31144ac83f1c55f"> 3116</a></span><span class="preprocessor">#define I2C_PIRQSC_GC                       BIT(1)                       </span><span class="comment">// General Call</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4cf7285e52627e491f9ebba7106e62f9"> 3117</a></span><span class="preprocessor">#define I2C_PIRQSC_MC                       BIT(2)                       </span><span class="comment">// Master Code</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7c0f2597bfb5be72ebb9a67260bb7fa0"> 3118</a></span><span class="preprocessor">#define I2C_PIRQSC_AL                       BIT(3)                       </span><span class="comment">// Arbitration Lost</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae89226a90fe47cbb4d7c77ce8f3075f3"> 3119</a></span><span class="preprocessor">#define I2C_PIRQSC_NACK                     BIT(4)                       </span><span class="comment">// Not-acknowledge Received</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a27706b5741304a24cc6df6a8a5fc6d4a"> 3120</a></span><span class="preprocessor">#define I2C_PIRQSC_TX_END                   BIT(5)                       </span><span class="comment">// Transmission End</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af0b7954883fcf431b78f7984abff6a03"> 3121</a></span><span class="preprocessor">#define I2C_PIRQSC_RX                       BIT(6)                       </span><span class="comment">// Receive Mode</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span> </div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">/* Raw Interrupt Status Register */</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a763b7100af4fea420a19ba43c3e22cb9"> 3124</a></span><span class="preprocessor">#define I2C_RIS                             MMIO32(I2C_BASE + 0x80)</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac9bd4ec5e2a9d63afd4070cc9eb61ac2"> 3125</a></span><span class="preprocessor">#define I2C_RIS_LSREQ_INT                   BIT(0)                       </span><span class="comment">// Last Single Request Interrupt</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a52a389270b861dc575673c2161e367db"> 3126</a></span><span class="preprocessor">#define I2C_RIS_SREQ_INT                    BIT(1)                       </span><span class="comment">// Single Request Interrupt</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa6662d3e7951912ad20d352c9279b216"> 3127</a></span><span class="preprocessor">#define I2C_RIS_LBREQ_INT                   BIT(2)                       </span><span class="comment">// Last Burst Request Interrupt</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3f1ec9ffba1e427f37baeb4204620232"> 3128</a></span><span class="preprocessor">#define I2C_RIS_BREQ_INT                    BIT(3)                       </span><span class="comment">// Burst Request Interrupt</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a71c7a6c30c2876918e1531309a920a49"> 3129</a></span><span class="preprocessor">#define I2C_RIS_I2C_ERR_INT                 BIT(4)                       </span><span class="comment">// I2C Error Interrupt</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ae5460237fdfca5e5fd54fdaa6f3ef280"> 3130</a></span><span class="preprocessor">#define I2C_RIS_I2C_P_INT                   BIT(5)                       </span><span class="comment">// I2C Protocol Interrupt</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span> </div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment">/* Interrupt Mask Control Register */</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3bae18ba813f3b81b1e9c19c1f069a81"> 3133</a></span><span class="preprocessor">#define I2C_IMSC                            MMIO32(I2C_BASE + 0x84)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a38c2de877f2fadf8887a7f9b18d68fa5"> 3134</a></span><span class="preprocessor">#define I2C_IMSC_LSREQ_INT                  BIT(0)                       </span><span class="comment">// Last Single Request Interrupt</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa5d205c5a993e92347a92af0b643bf4f"> 3135</a></span><span class="preprocessor">#define I2C_IMSC_SREQ_INT                   BIT(1)                       </span><span class="comment">// Single Request Interrupt</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5e5e04404c2664bd764dcda1833c915c"> 3136</a></span><span class="preprocessor">#define I2C_IMSC_LBREQ_INT                  BIT(2)                       </span><span class="comment">// Last Burst Request Interrupt</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a3787aeddd479ff468ac6a2e651934a1c"> 3137</a></span><span class="preprocessor">#define I2C_IMSC_BREQ_INT                   BIT(3)                       </span><span class="comment">// Burst Request Interrupt</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a04fee30bc02c02bfd7d110081128d21c"> 3138</a></span><span class="preprocessor">#define I2C_IMSC_I2C_ERR_INT                BIT(4)                       </span><span class="comment">// I2C Error Interrupt</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#abb9cef1989ddf76b15a4c827c8725b9f"> 3139</a></span><span class="preprocessor">#define I2C_IMSC_I2C_P_INT                  BIT(5)                       </span><span class="comment">// I2C Protocol Interrupt</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span> </div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment">/* Masked Interrupt Status */</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a1260a7e7b4984c748c0605aeb48a6260"> 3142</a></span><span class="preprocessor">#define I2C_MIS                             MMIO32(I2C_BASE + 0x88)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aafc71b00896b9dd0ecff67d34afaf363"> 3143</a></span><span class="preprocessor">#define I2C_MIS_LSREQ_INT                   BIT(0)                       </span><span class="comment">// Last Single Request Interrupt</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af10fef3484b14ac49ee4dbbb071be628"> 3144</a></span><span class="preprocessor">#define I2C_MIS_SREQ_INT                    BIT(1)                       </span><span class="comment">// Single Request Interrupt</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a73e7d62e297f1a59e72cb773bf7e2bab"> 3145</a></span><span class="preprocessor">#define I2C_MIS_LBREQ_INT                   BIT(2)                       </span><span class="comment">// Last Burst Request Interrupt</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a99ec57f33eea20b679e679aada687212"> 3146</a></span><span class="preprocessor">#define I2C_MIS_BREQ_INT                    BIT(3)                       </span><span class="comment">// Burst Request Interrupt</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a869bfadc0454619aed1150499bcd8f86"> 3147</a></span><span class="preprocessor">#define I2C_MIS_I2C_ERR_INT                 BIT(4)                       </span><span class="comment">// I2C Error Interrupt</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9079bf689a9b276d38ddad935f824f30"> 3148</a></span><span class="preprocessor">#define I2C_MIS_I2C_P_INT                   BIT(5)                       </span><span class="comment">// I2C Protocol Interrupt</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span> </div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment">/* Interrupt Clear Register */</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#acdde8413b2b3e1fa72d7985497c89ed5"> 3151</a></span><span class="preprocessor">#define I2C_ICR                             MMIO32(I2C_BASE + 0x8C)</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a235402228d5d242791f8e9edd6bb1983"> 3152</a></span><span class="preprocessor">#define I2C_ICR_LSREQ_INT                   BIT(0)                       </span><span class="comment">// Last Single Request Interrupt</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac11303853edd4405dc1bb3046ba89c55"> 3153</a></span><span class="preprocessor">#define I2C_ICR_SREQ_INT                    BIT(1)                       </span><span class="comment">// Single Request Interrupt</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ad9117f4a70c9f6f37753bded04152ee6"> 3154</a></span><span class="preprocessor">#define I2C_ICR_LBREQ_INT                   BIT(2)                       </span><span class="comment">// Last Burst Request Interrupt</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a23841a87784446cba0da6542a4b3703a"> 3155</a></span><span class="preprocessor">#define I2C_ICR_BREQ_INT                    BIT(3)                       </span><span class="comment">// Burst Request Interrupt</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a32e94a5f9527a76c24a021a1328e060a"> 3156</a></span><span class="preprocessor">#define I2C_ICR_I2C_ERR_INT                 BIT(4)                       </span><span class="comment">// I2C Error Interrupt</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a0589bafb35f5da350f39eb34257219fa"> 3157</a></span><span class="preprocessor">#define I2C_ICR_I2C_P_INT                   BIT(5)                       </span><span class="comment">// I2C Protocol Interrupt</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span> </div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment">/* Interrupt Set Register */</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4fa248c07f263ea449b90dd7a652d09a"> 3160</a></span><span class="preprocessor">#define I2C_ISR                             MMIO32(I2C_BASE + 0x90)</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a679cc5dd843811615c7a654db7e080e5"> 3161</a></span><span class="preprocessor">#define I2C_ISR_LSREQ_INT                   BIT(0)                       </span><span class="comment">// Last Single Request Interrupt</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a40d61f2707b9fd110b9069eecd5fa4ff"> 3162</a></span><span class="preprocessor">#define I2C_ISR_SREQ_INT                    BIT(1)                       </span><span class="comment">// Single Request Interrupt</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a65289f33acfd2d1006a8c0c2fdfc76ac"> 3163</a></span><span class="preprocessor">#define I2C_ISR_LBREQ_INT                   BIT(2)                       </span><span class="comment">// Last Burst Request Interrupt</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ab612675bc4204ee24e845e01666213a7"> 3164</a></span><span class="preprocessor">#define I2C_ISR_BREQ_INT                    BIT(3)                       </span><span class="comment">// Burst Request Interrupt</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#ac72b7a2e921901ea4a638b996bf4c917"> 3165</a></span><span class="preprocessor">#define I2C_ISR_I2C_ERR_INT                 BIT(4)                       </span><span class="comment">// I2C Error Interrupt</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a451eff345511559dc53f594765b2af98"> 3166</a></span><span class="preprocessor">#define I2C_ISR_I2C_P_INT                   BIT(5)                       </span><span class="comment">// I2C Protocol Interrupt</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span> </div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="comment">/* Transmission Data Register */</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5b5981c6ada35a80d6afa1b86e24dc63"> 3169</a></span><span class="preprocessor">#define I2C_TXD                             MMIO32(I2C_BASE + 0x8000)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b49aa05a089437f223a97238a1c96ac"> 3170</a></span><span class="preprocessor">#define I2C_TXD_BYTE0                       GENMASK(7, 0)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9b41aac1db1a3359a31479a29c2f77f2"> 3171</a></span><span class="preprocessor">#define I2C_TXD_BYTE0_SHIFT                 0</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7d25703b04b547f71b1c258bc1523e1d"> 3172</a></span><span class="preprocessor">#define I2C_TXD_BYTE1                       GENMASK(15, 8)</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4a27c4f94389a343686fb6b557283300"> 3173</a></span><span class="preprocessor">#define I2C_TXD_BYTE1_SHIFT                 8</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a59278e91690bdd5c7a1787828aaeb053"> 3174</a></span><span class="preprocessor">#define I2C_TXD_BYTE2                       GENMASK(23, 16)</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a16ca4693d0855e57f884664836af0ff6"> 3175</a></span><span class="preprocessor">#define I2C_TXD_BYTE2_SHIFT                 16</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a526859143512192440ad7f5337f75fcf"> 3176</a></span><span class="preprocessor">#define I2C_TXD_BYTE3                       GENMASK(31, 24)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a4914b64c1dde1ac627d8fb5ee5f242ff"> 3177</a></span><span class="preprocessor">#define I2C_TXD_BYTE3_SHIFT                 24</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span> </div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="comment">/* Reception Data Register */</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a5b2f67952da2a4425d4b2145b2dae923"> 3180</a></span><span class="preprocessor">#define I2C_RXD                             MMIO32(I2C_BASE + 0xC000)</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a9e96083472d6564a18a0f3a8153d7774"> 3181</a></span><span class="preprocessor">#define I2C_RXD_BYTE0                       GENMASK(7, 0)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a6dbc247dcf7febceb78d332d10ba475f"> 3182</a></span><span class="preprocessor">#define I2C_RXD_BYTE0_SHIFT                 0</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af80348af6f8148e4808618bbcbd0e30c"> 3183</a></span><span class="preprocessor">#define I2C_RXD_BYTE1                       GENMASK(15, 8)</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2367742a80cca0ee9d137a470ed9d73d"> 3184</a></span><span class="preprocessor">#define I2C_RXD_BYTE1_SHIFT                 8</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a09f2e2002d86095b8166866a04d0c63e"> 3185</a></span><span class="preprocessor">#define I2C_RXD_BYTE2                       GENMASK(23, 16)</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#aa3ac929eb40de81b6c88ec803820b2bc"> 3186</a></span><span class="preprocessor">#define I2C_RXD_BYTE2_SHIFT                 16</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#af1373ac588ada994f1498d2170cca422"> 3187</a></span><span class="preprocessor">#define I2C_RXD_BYTE3                       GENMASK(31, 24)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a88e4f37e27915a58db6dd0d4083a650e"> 3188</a></span><span class="preprocessor">#define I2C_RXD_BYTE3_SHIFT                 24</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span> </div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span> </div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment">// MMICIF [MOD_NUM=F053, MOD_REV=00, MOD_32BIT=C0]</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">// Looks like &quot;Multi Media Controller Interface&quot; module, but not sure.</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a7373400e3b23d99aa9f6adcb25521b98"> 3193</a></span><span class="preprocessor">#define MMICIF_BASE 0xF8000000</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment">/* Clock Control Register */</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a2699466d102d358132d84c502578c66e"> 3195</a></span><span class="preprocessor">#define MMICIF_CLC  MMIO32(MMICIF_BASE + 0x00)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span> </div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="comment">/* Module Identifier Register */</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="pmb8876__regs_8h.html#a105da98c8242f415ebbd7a92a27591c6"> 3198</a></span><span class="preprocessor">#define MMICIF_ID   MMIO32(MMICIF_BASE + 0x08)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span> </div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="pmb8876__regs_8h.html">pmb8876_regs.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.11.0 </li>
  </ul>
</div>
</body>
</html>
