stat,value,comment,file_name
sim_num_insn,19402,total number of instructions committed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_num_refs,5864,total number of loads and stores committed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_num_loads,3423,total number of loads committed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_num_stores,2441.0000,total number of stores committed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_num_branches,3083,total number of branches committed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_elapsed_time,1,total simulation time in seconds,sim-outorder_test-fmath_taken.cfg.out.txt
sim_inst_rate,19402.0000,simulation speed (in insts/sec),sim-outorder_test-fmath_taken.cfg.out.txt
sim_total_insn,32546,total number of instructions executed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_total_refs,9641,total number of loads and stores executed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_total_loads,6225,total number of loads executed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_total_stores,3416.0000,total number of stores executed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_total_branches,5125,total number of branches executed,sim-outorder_test-fmath_taken.cfg.out.txt
sim_cycle,30078,total simulation time in cycles,sim-outorder_test-fmath_taken.cfg.out.txt
sim_IPC,0.6451,instructions per cycle,sim-outorder_test-fmath_taken.cfg.out.txt
sim_CPI,1.5503,cycles per instruction,sim-outorder_test-fmath_taken.cfg.out.txt
sim_exec_BW,1.0821,total instructions (mis-spec + committed) per cycle,sim-outorder_test-fmath_taken.cfg.out.txt
sim_IPB,6.2932,instruction per branch,sim-outorder_test-fmath_taken.cfg.out.txt
IFQ_count,46778,cumulative IFQ occupancy,sim-outorder_test-fmath_taken.cfg.out.txt
IFQ_fcount,11416,cumulative IFQ full count,sim-outorder_test-fmath_taken.cfg.out.txt
ifq_occupancy,1.5552,avg IFQ occupancy (insn's),sim-outorder_test-fmath_taken.cfg.out.txt
ifq_rate,1.0821,avg IFQ dispatch rate (insn/cycle),sim-outorder_test-fmath_taken.cfg.out.txt
ifq_latency,1.4373,avg IFQ occupant latency (cycle's),sim-outorder_test-fmath_taken.cfg.out.txt
ifq_full,0.3795,fraction of time (cycle's) IFQ was full,sim-outorder_test-fmath_taken.cfg.out.txt
RUU_count,143879,cumulative RUU occupancy,sim-outorder_test-fmath_taken.cfg.out.txt
RUU_fcount,3234,cumulative RUU full count,sim-outorder_test-fmath_taken.cfg.out.txt
ruu_occupancy,4.7835,avg RUU occupancy (insn's),sim-outorder_test-fmath_taken.cfg.out.txt
ruu_rate,1.0821,avg RUU dispatch rate (insn/cycle),sim-outorder_test-fmath_taken.cfg.out.txt
ruu_latency,4.4208,avg RUU occupant latency (cycle's),sim-outorder_test-fmath_taken.cfg.out.txt
ruu_full,0.1075,fraction of time (cycle's) RUU was full,sim-outorder_test-fmath_taken.cfg.out.txt
LSQ_count,44511,cumulative LSQ occupancy,sim-outorder_test-fmath_taken.cfg.out.txt
LSQ_fcount,696,cumulative LSQ full count,sim-outorder_test-fmath_taken.cfg.out.txt
lsq_occupancy,1.4799,avg LSQ occupancy (insn's),sim-outorder_test-fmath_taken.cfg.out.txt
lsq_rate,1.0821,avg LSQ dispatch rate (insn/cycle),sim-outorder_test-fmath_taken.cfg.out.txt
lsq_latency,1.3676,avg LSQ occupant latency (cycle's),sim-outorder_test-fmath_taken.cfg.out.txt
lsq_full,0.0231,fraction of time (cycle's) LSQ was full,sim-outorder_test-fmath_taken.cfg.out.txt
sim_slip,167242,total number of slip cycles,sim-outorder_test-fmath_taken.cfg.out.txt
avg_sim_slip,8.6198,the average slip between issue and retirement,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.lookups,6310,total number of bpred lookups,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.updates,3083,total number of updates,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.addr_hits,1157,total number of address-predicted hits,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.dir_hits,1157,total number of direction-predicted hits (includes addr-hits),sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.misses,1926,total number of misses,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.jr_hits,0,total number of address-predicted hits for JR's,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.jr_seen,414,total number of JR's seen,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.jr_non_ras_hits.PP,0,total number of address-predicted hits for non-RAS JR's,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.jr_non_ras_seen.PP,414,total number of non-RAS JR's seen,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.bpred_addr_rate,0.3753,"branch address-prediction rate (i.e., addr-hits/updates)",sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.bpred_dir_rate,0.3753,"branch direction-prediction rate (i.e., all-hits/updates)",sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.bpred_jr_rate,0.0000,"JR address-prediction rate (i.e., JR addr-hits/JRs seen)",sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.bpred_jr_non_ras_rate.PP,0.0000,"non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)",sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.retstack_pushes,0,total number of address pushed onto ret-addr stack,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.retstack_pops,0,total number of address popped off of ret-addr stack,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.used_ras.PP,0,total number of RAS predictions used,sim-outorder_test-fmath_taken.cfg.out.txt
bpred_taken.ras_hits.PP,0,total number of RAS hits,sim-outorder_test-fmath_taken.cfg.out.txt
il1.accesses,39428,total number of accesses,sim-outorder_test-fmath_taken.cfg.out.txt
il1.hits,38190,total number of hits,sim-outorder_test-fmath_taken.cfg.out.txt
il1.misses,1238,total number of misses,sim-outorder_test-fmath_taken.cfg.out.txt
il1.replacements,811,total number of replacements,sim-outorder_test-fmath_taken.cfg.out.txt
il1.writebacks,0,total number of writebacks,sim-outorder_test-fmath_taken.cfg.out.txt
il1.invalidations,0,total number of invalidations,sim-outorder_test-fmath_taken.cfg.out.txt
il1.miss_rate,0.0314,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
il1.repl_rate,0.0206,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
il1.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
il1.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
dl1.accesses,6306,total number of accesses,sim-outorder_test-fmath_taken.cfg.out.txt
dl1.hits,6010,total number of hits,sim-outorder_test-fmath_taken.cfg.out.txt
dl1.misses,296,total number of misses,sim-outorder_test-fmath_taken.cfg.out.txt
dl1.replacements,1,total number of replacements,sim-outorder_test-fmath_taken.cfg.out.txt
dl1.writebacks,1,total number of writebacks,sim-outorder_test-fmath_taken.cfg.out.txt
dl1.invalidations,0,total number of invalidations,sim-outorder_test-fmath_taken.cfg.out.txt
dl1.miss_rate,0.0469,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
dl1.repl_rate,0.0002,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
dl1.wb_rate,0.0002,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
dl1.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
ul2.accesses,1535,total number of accesses,sim-outorder_test-fmath_taken.cfg.out.txt
ul2.hits,962,total number of hits,sim-outorder_test-fmath_taken.cfg.out.txt
ul2.misses,573,total number of misses,sim-outorder_test-fmath_taken.cfg.out.txt
ul2.replacements,0,total number of replacements,sim-outorder_test-fmath_taken.cfg.out.txt
ul2.writebacks,0,total number of writebacks,sim-outorder_test-fmath_taken.cfg.out.txt
ul2.invalidations,0,total number of invalidations,sim-outorder_test-fmath_taken.cfg.out.txt
ul2.miss_rate,0.3733,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
ul2.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
ul2.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
ul2.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
itlb.accesses,39428,total number of accesses,sim-outorder_test-fmath_taken.cfg.out.txt
itlb.hits,39404,total number of hits,sim-outorder_test-fmath_taken.cfg.out.txt
itlb.misses,24,total number of misses,sim-outorder_test-fmath_taken.cfg.out.txt
itlb.replacements,0,total number of replacements,sim-outorder_test-fmath_taken.cfg.out.txt
itlb.writebacks,0,total number of writebacks,sim-outorder_test-fmath_taken.cfg.out.txt
itlb.invalidations,0,total number of invalidations,sim-outorder_test-fmath_taken.cfg.out.txt
itlb.miss_rate,0.0006,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
itlb.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
itlb.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
itlb.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.accesses,6394,total number of accesses,sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.hits,6378,total number of hits,sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.misses,16,total number of misses,sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.replacements,0,total number of replacements,sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.writebacks,0,total number of writebacks,sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.invalidations,0,total number of invalidations,sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.miss_rate,0.0025,"miss rate (i.e., misses/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.repl_rate,0.0000,"replacement rate (i.e., repls/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.wb_rate,0.0000,"writeback rate (i.e., wrbks/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
dtlb.inv_rate,0.0000,"invalidation rate (i.e., invs/ref)",sim-outorder_test-fmath_taken.cfg.out.txt
sim_invalid_addrs,0,total non-speculative bogus addresses seen (debug var),sim-outorder_test-fmath_taken.cfg.out.txt
ld_text_base,0x0120000000,program text (code) segment base,sim-outorder_test-fmath_taken.cfg.out.txt
ld_text_size,155648,program text (code) size in bytes,sim-outorder_test-fmath_taken.cfg.out.txt
ld_data_base,0x0140000000,program initialized data segment base,sim-outorder_test-fmath_taken.cfg.out.txt
ld_data_size,41216,program init'ed `.data' and uninit'ed `.bss' size in bytes,sim-outorder_test-fmath_taken.cfg.out.txt
ld_stack_base,0x011ff9b000,program stack segment base (highest address in stack),sim-outorder_test-fmath_taken.cfg.out.txt
ld_stack_size,16384,program initial stack size,sim-outorder_test-fmath_taken.cfg.out.txt
ld_prog_entry,0x012000aed0,program entry point (initial PC),sim-outorder_test-fmath_taken.cfg.out.txt
ld_environ_base,0x011ff97000,program environment base address address,sim-outorder_test-fmath_taken.cfg.out.txt
ld_target_big_endian,0,"target executable endian-ness, non-zero if big endian",sim-outorder_test-fmath_taken.cfg.out.txt
mem.page_count,24,total number of pages allocated,sim-outorder_test-fmath_taken.cfg.out.txt
mem.page_mem,192k,total size of memory pages allocated,sim-outorder_test-fmath_taken.cfg.out.txt
mem.ptab_misses,160,total first level page table misses,sim-outorder_test-fmath_taken.cfg.out.txt
mem.ptab_accesses,530031,total page table accesses,sim-outorder_test-fmath_taken.cfg.out.txt
mem.ptab_miss_rate,0.0003,first level page table miss rate,sim-outorder_test-fmath_taken.cfg.out.txt
