Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 12 23:18:59 2021
| Host         : DESKTOP-MSQB66V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_controller_timing_summary_routed.rpt -pb UART_controller_timing_summary_routed.pb -rpx UART_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.367        0.000                      0                  124        0.150        0.000                      0                  124        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.367        0.000                      0                  124        0.150        0.000                      0                  124        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/flipflop_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.836ns (50.427%)  route 1.805ns (49.573%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.997     8.422    tx_button_controller/count0_carry__0_n_3
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.373     8.795 r  tx_button_controller/flipflop_3_i_1/O
                         net (fo=1, routed)           0.000     8.795    tx_button_controller/flipflop_3_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  tx_button_controller/flipflop_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.517    14.858    tx_button_controller/CLK
    SLICE_X2Y10          FDRE                                         r  tx_button_controller/flipflop_3_reg/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.079    15.162    tx_button_controller/flipflop_3_reg
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 1.463ns (49.939%)  route 1.467ns (50.061%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.084    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/pause_counter.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 1.463ns (49.939%)  route 1.467ns (50.061%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.084    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[1]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/pause_counter.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 1.463ns (49.939%)  route 1.467ns (50.061%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.084    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[2]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/pause_counter.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 1.463ns (49.939%)  route 1.467ns (50.061%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.658     8.084    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y9           FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y9           FDRE (Setup_fdre_C_CE)      -0.418    14.676    tx_button_controller/pause_counter.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.031ns (31.042%)  route 2.290ns (68.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X3Y17          FDRE                                         r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/Q
                         net (fo=7, routed)           0.879     6.485    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[1]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.124     6.609 f  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_3/O
                         net (fo=4, routed)           0.558     7.167    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_3_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I3_O)        0.119     7.286 r  UART_transceiver/receiver/rx_stored_data[3]_i_2/O
                         net (fo=4, routed)           0.854     8.140    UART_transceiver/receiver/rx_stored_data[3]_i_2_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.332     8.472 r  UART_transceiver/receiver/rx_stored_data[1]_i_1/O
                         net (fo=1, routed)           0.000     8.472    UART_transceiver/receiver/rx_stored_data[1]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.512    14.853    UART_transceiver/receiver/CLK
    SLICE_X0Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.029    15.121    UART_transceiver/receiver/rx_stored_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.682ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 1.090ns (32.514%)  route 2.262ns (67.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X3Y17          FDRE                                         r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/Q
                         net (fo=7, routed)           0.879     6.485    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.153     6.638 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6/O
                         net (fo=1, routed)           0.692     7.331    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.331     7.662 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.691     8.353    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.150     8.503 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.503    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511    14.852    UART_transceiver/receiver/CLK
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.276    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.092    15.185    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.682    

Slack (MET) :             6.707ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.064ns (32.083%)  route 2.252ns (67.917%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    UART_transceiver/receiver/CLK
    SLICE_X3Y17          FDRE                                         r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/Q
                         net (fo=7, routed)           0.879     6.485    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[1]
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.153     6.638 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6/O
                         net (fo=1, routed)           0.692     7.331    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6_n_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.331     7.662 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.681     8.343    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.124     8.467 r  UART_transceiver/receiver/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.467    UART_transceiver/receiver/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.511    14.852    UART_transceiver/receiver/CLK
    SLICE_X2Y17          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.276    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)        0.081    15.174    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.707    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.463ns (52.443%)  route 1.327ns (47.557%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.518     7.944    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[4]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.418    14.701    tx_button_controller/pause_counter.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  6.757    

Slack (MET) :             6.757ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 1.463ns (52.443%)  route 1.327ns (47.557%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.633     5.154    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.808     6.481    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X7Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.605 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.605    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.155 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.155    tx_button_controller/count0_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.426 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.518     7.944    tx_button_controller/count0_carry__0_n_3
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.515    14.856    tx_button_controller/CLK
    SLICE_X6Y10          FDRE                                         r  tx_button_controller/pause_counter.count_reg[5]/C
                         clock pessimism              0.298    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X6Y10          FDRE (Setup_fdre_C_CE)      -0.418    14.701    tx_button_controller/pause_counter.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  6.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_transceiver/receiver/rx_stored_data_reg[3]/Q
                         net (fo=2, routed)           0.069     1.683    UART_transceiver/receiver/rx_stored_data_reg_n_0_[3]
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.047     1.532    UART_transceiver/receiver/rx_data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X3Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/Q
                         net (fo=5, routed)           0.110     1.727    UART_transceiver/transmitter/baud_count[7]
    SLICE_X2Y10          LUT5 (Prop_lut5_I1_O)        0.048     1.775 r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.775    UART_transceiver/transmitter/baud_count_1[8]
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDSE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDSE (Hold_fdse_C_D)         0.131     1.620    UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/baud_rate_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X3Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/Q
                         net (fo=5, routed)           0.114     1.731    UART_transceiver/transmitter/baud_count[7]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  UART_transceiver/transmitter/baud_rate_clk_i_1/O
                         net (fo=1, routed)           0.000     1.776    UART_transceiver/transmitter/baud_rate_clk
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X2Y10          FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121     1.610    UART_transceiver/transmitter/baud_rate_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  UART_transceiver/receiver/rx_stored_data_reg[7]/Q
                         net (fo=2, routed)           0.124     1.736    UART_transceiver/receiver/rx_stored_data_reg_n_0_[7]
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.076     1.562    UART_transceiver/receiver/rx_data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.473    UART_transceiver/receiver/CLK
    SLICE_X1Y16          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  UART_transceiver/receiver/rx_stored_data_reg[0]/Q
                         net (fo=2, routed)           0.121     1.735    UART_transceiver/receiver/rx_stored_data_reg_n_0_[0]
    SLICE_X1Y15          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.860     1.987    UART_transceiver/receiver/CLK
    SLICE_X1Y15          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.070     1.558    UART_transceiver/receiver/rx_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.588     1.471    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  UART_transceiver/receiver/rx_stored_data_reg[6]/Q
                         net (fo=2, routed)           0.123     1.735    UART_transceiver/receiver/rx_stored_data_reg_n_0_[6]
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.071     1.557    UART_transceiver/receiver/rx_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/data_index_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.158%)  route 0.154ns (44.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X1Y10          FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.141     1.617 f  UART_transceiver/transmitter/data_index_reset_reg/Q
                         net (fo=4, routed)           0.154     1.771    UART_transceiver/transmitter/data_index_reset_reg_n_0
    SLICE_X2Y9           LUT5 (Prop_lut5_I3_O)        0.048     1.819 r  UART_transceiver/transmitter/data_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    UART_transceiver/transmitter/data_index[1]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.131     1.624    UART_transceiver/transmitter/data_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/data_index_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X1Y10          FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDSE (Prop_fdse_C_Q)         0.141     1.617 f  UART_transceiver/transmitter/data_index_reset_reg/Q
                         net (fo=4, routed)           0.154     1.771    UART_transceiver/transmitter/data_index_reset_reg_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I2_O)        0.045     1.816 r  UART_transceiver/transmitter/data_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    UART_transceiver/transmitter/data_index[0]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.865     1.992    UART_transceiver/transmitter/CLK
    SLICE_X2Y9           FDRE                                         r  UART_transceiver/transmitter/data_index_reg[0]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     1.613    UART_transceiver/transmitter/data_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    UART_transceiver/transmitter/CLK
    SLICE_X0Y11          FDRE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/Q
                         net (fo=4, routed)           0.133     1.750    UART_transceiver/transmitter/FSM_onehot_tx_state_reg_n_0_[3]
    SLICE_X0Y11          FDSE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.864     1.991    UART_transceiver/transmitter/CLK
    SLICE_X0Y11          FDSE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y11          FDSE (Hold_fdse_C_D)         0.070     1.546    UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.176%)  route 0.129ns (47.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    UART_transceiver/receiver/CLK
    SLICE_X1Y17          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_transceiver/receiver/rx_stored_data_reg[2]/Q
                         net (fo=2, routed)           0.129     1.742    UART_transceiver/receiver/rx_stored_data_reg_n_0_[2]
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.985    UART_transceiver/receiver/CLK
    SLICE_X0Y17          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.047     1.532    UART_transceiver/receiver/rx_data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    UART_transceiver/receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[3]/C



