<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>

<title>CLIC_INT_Control结构参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<!-- 制作者 Doxygen 1.7.5.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="modules.html"><span>模块</span></a></li>
      <li class="current"><a href="annotated.html"><span>类</span></a></li>
      <li><a href="files.html"><span>文件</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>组合类型列表</span></a></li>
      <li><a href="classes.html"><span>组合类型索引</span></a></li>
      <li><a href="functions.html"><span>组合类型成员</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">公有属性</a>  </div>
  <div class="headertitle">
<div class="title">CLIC_INT_Control结构参考<div class="ingroups"><a class="el" href="group___c_s_i___c_l_i_c.html">Core-Local Interrupt Controller (CLIC)</a></div></div>  </div>
</div>
<div class="contents">
<!-- doxytag: class="CLIC_INT_Control" -->
<p>Access to the structure of a vector interrupt controller.  
 <a href="struct_c_l_i_c___i_n_t___control.html#details">更多...</a></p>

<p><code>#include &lt;<a class="el" href="core__rv32_8h_source.html">core_rv32.h</a>&gt;</code></p>

<p><a href="struct_c_l_i_c___i_n_t___control-members.html">所有成员的列表。</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
公有属性</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IOM <a class="el" href="typdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_i_c___i_n_t___control.html#ac8ba567d45126890e5133b21853ee911">IP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IOM <a class="el" href="typdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_i_c___i_n_t___control.html#a0a8eb9b722563c5c910bf75bd2db7796">IE</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IOM <a class="el" href="typdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_i_c___i_n_t___control.html#a6912b47a3f24303e2843d005918790db">ATTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__IOM <a class="el" href="typdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_i_c___i_n_t___control.html#a23d3f365332beaad9bfcf3ae6385b098">CTL</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>详细描述</h2>
<div class="textblock"><p>Access to the structure of a vector interrupt controller. </p>

<p>在文件<a class="el" href="core__rv32_8h_source.html">core_rv32.h</a>第<a class="el" href="core__rv32_8h_source.html#l00138">138</a>行定义。</p>
</div><hr/><h2>成员数据文档</h2>
<a class="anchor" id="a6912b47a3f24303e2843d005918790db"></a><!-- doxytag: member="CLIC_INT_Control::ATTR" ref="a6912b47a3f24303e2843d005918790db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM <a class="el" href="typdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="struct_c_l_i_c___i_n_t___control.html#a6912b47a3f24303e2843d005918790db">CLIC_INT_Control::ATTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x008 (R/W) Interrupt set attribute register </p>

<p>在文件<a class="el" href="core__rv32_8h_source.html">core_rv32.h</a>第<a class="el" href="core__rv32_8h_source.html#l00141">141</a>行定义。</p>

</div>
</div>
<a class="anchor" id="a23d3f365332beaad9bfcf3ae6385b098"></a><!-- doxytag: member="CLIC_INT_Control::CTL" ref="a23d3f365332beaad9bfcf3ae6385b098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM <a class="el" href="typdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="struct_c_l_i_c___i_n_t___control.html#a23d3f365332beaad9bfcf3ae6385b098">CLIC_INT_Control::CTL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x00C (R/W) Interrupt control register </p>

<p>在文件<a class="el" href="core__rv32_8h_source.html">core_rv32.h</a>第<a class="el" href="core__rv32_8h_source.html#l00142">142</a>行定义。</p>

</div>
</div>
<a class="anchor" id="a0a8eb9b722563c5c910bf75bd2db7796"></a><!-- doxytag: member="CLIC_INT_Control::IE" ref="a0a8eb9b722563c5c910bf75bd2db7796" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM <a class="el" href="typdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="struct_c_l_i_c___i_n_t___control.html#a0a8eb9b722563c5c910bf75bd2db7796">CLIC_INT_Control::IE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x004 (R/W) Interrupt set enable register </p>

<p>在文件<a class="el" href="core__rv32_8h_source.html">core_rv32.h</a>第<a class="el" href="core__rv32_8h_source.html#l00140">140</a>行定义。</p>

</div>
</div>
<a class="anchor" id="ac8ba567d45126890e5133b21853ee911"></a><!-- doxytag: member="CLIC_INT_Control::IP" ref="ac8ba567d45126890e5133b21853ee911" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM <a class="el" href="typdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="el" href="struct_c_l_i_c___i_n_t___control.html#ac8ba567d45126890e5133b21853ee911">CLIC_INT_Control::IP</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x000 (R/W) Interrupt set pending register </p>

<p>在文件<a class="el" href="core__rv32_8h_source.html">core_rv32.h</a>第<a class="el" href="core__rv32_8h_source.html#l00139">139</a>行定义。</p>

</div>
</div>
<hr/>该结构的文档由以下文件生成：<ul>
<li>D:/cccc2022/CODE/radar_soc/XBR822/SDK/core/include/<a class="el" href="core__rv32_8h_source.html">core_rv32.h</a></li>
</ul>
</div>


<hr class="footer"/><address class="footer"><small>
Generated at 2022年十二月24日 星期六 16:31:50 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.5.1
</small></address>

</body>
</html>
