#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c78cf5e890 .scope module, "reg_file_tb" "reg_file_tb" 2 7;
 .timescale 0 0;
v0x55c78cf7a800_0 .var "CLK", 0 0;
v0x55c78cf7a8c0_0 .var "READREG1", 2 0;
v0x55c78cf7a990_0 .var "READREG2", 2 0;
v0x55c78cf7aa90_0 .net "REGOUT1", 7 0, v0x55c78cf79960_0;  1 drivers
v0x55c78cf7ab60_0 .net "REGOUT2", 7 0, v0x55c78cf79b70_0;  1 drivers
v0x55c78cf7ac00_0 .var "RESET", 0 0;
v0x55c78cf7acd0_0 .var "WRITEDATA", 7 0;
v0x55c78cf7ada0_0 .var "WRITEENABLE", 0 0;
v0x55c78cf7ae70_0 .var "WRITEREG", 2 0;
S_0x55c78cf5ea10 .scope module, "myregfile" "reg_file" 2 14, 3 1 0, S_0x55c78cf5e890;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
v0x55c78cf241c0_0 .net "CLK", 0 0, v0x55c78cf7a800_0;  1 drivers
v0x55c78cf797c0_0 .net "IN", 7 0, v0x55c78cf7acd0_0;  1 drivers
v0x55c78cf798a0_0 .net "INADDRESS", 2 0, v0x55c78cf7ae70_0;  1 drivers
v0x55c78cf79960_0 .var "OUT1", 7 0;
v0x55c78cf79a40_0 .net "OUT1ADDRESS", 2 0, v0x55c78cf7a8c0_0;  1 drivers
v0x55c78cf79b70_0 .var "OUT2", 7 0;
v0x55c78cf79c50_0 .net "OUT2ADDRESS", 2 0, v0x55c78cf7a990_0;  1 drivers
v0x55c78cf79d30_0 .net "RESET", 0 0, v0x55c78cf7ac00_0;  1 drivers
v0x55c78cf79df0_0 .net "WRITE", 0 0, v0x55c78cf7ada0_0;  1 drivers
L_0x7f857b517018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c78cf79eb0_0 .net *"_s10", 1 0, L_0x7f857b517018;  1 drivers
v0x55c78cf79f90_0 .net *"_s12", 7 0, L_0x55c78cf7b180;  1 drivers
v0x55c78cf7a070_0 .net *"_s14", 4 0, L_0x55c78cf7b220;  1 drivers
L_0x7f857b517060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c78cf7a150_0 .net *"_s17", 1 0, L_0x7f857b517060;  1 drivers
v0x55c78cf7a230_0 .net *"_s5", 7 0, L_0x55c78cf7af40;  1 drivers
v0x55c78cf7a310_0 .net *"_s7", 4 0, L_0x55c78cf7b040;  1 drivers
v0x55c78cf7a3f0_0 .var/i "i", 31 0;
v0x55c78cf7a4d0 .array "registers", 0 7, 7 0;
v0x55c78cf7a4d0_0 .array/port v0x55c78cf7a4d0, 0;
E_0x55c78cf5a140/0 .event edge, v0x55c78cf79d30_0, v0x55c78cf7a3f0_0, v0x55c78cf79a40_0, v0x55c78cf7a4d0_0;
v0x55c78cf7a4d0_1 .array/port v0x55c78cf7a4d0, 1;
v0x55c78cf7a4d0_2 .array/port v0x55c78cf7a4d0, 2;
v0x55c78cf7a4d0_3 .array/port v0x55c78cf7a4d0, 3;
v0x55c78cf7a4d0_4 .array/port v0x55c78cf7a4d0, 4;
E_0x55c78cf5a140/1 .event edge, v0x55c78cf7a4d0_1, v0x55c78cf7a4d0_2, v0x55c78cf7a4d0_3, v0x55c78cf7a4d0_4;
v0x55c78cf7a4d0_5 .array/port v0x55c78cf7a4d0, 5;
v0x55c78cf7a4d0_6 .array/port v0x55c78cf7a4d0, 6;
v0x55c78cf7a4d0_7 .array/port v0x55c78cf7a4d0, 7;
E_0x55c78cf5a140/2 .event edge, v0x55c78cf7a4d0_5, v0x55c78cf7a4d0_6, v0x55c78cf7a4d0_7, v0x55c78cf79c50_0;
E_0x55c78cf5a140 .event/or E_0x55c78cf5a140/0, E_0x55c78cf5a140/1, E_0x55c78cf5a140/2;
E_0x55c78cf59f20 .event edge, L_0x55c78cf7b180, L_0x55c78cf7af40, v0x55c78cf79c50_0, v0x55c78cf79a40_0;
E_0x55c78cf5b120 .event posedge, v0x55c78cf241c0_0;
L_0x55c78cf7af40 .array/port v0x55c78cf7a4d0, L_0x55c78cf7b040;
L_0x55c78cf7b040 .concat [ 3 2 0 0], v0x55c78cf7a8c0_0, L_0x7f857b517018;
L_0x55c78cf7b180 .array/port v0x55c78cf7a4d0, L_0x55c78cf7b220;
L_0x55c78cf7b220 .concat [ 3 2 0 0], v0x55c78cf7a990_0, L_0x7f857b517060;
    .scope S_0x55c78cf5ea10;
T_0 ;
    %wait E_0x55c78cf5b120;
    %load/vec4 v0x55c78cf79df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %delay 2, 0;
    %load/vec4 v0x55c78cf797c0_0;
    %load/vec4 v0x55c78cf798a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55c78cf7a4d0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c78cf5ea10;
T_1 ;
    %wait E_0x55c78cf59f20;
    %load/vec4 v0x55c78cf79d30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 2, 0;
    %load/vec4 v0x55c78cf79a40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c78cf7a4d0, 4;
    %store/vec4 v0x55c78cf79960_0, 0, 8;
    %load/vec4 v0x55c78cf79c50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c78cf7a4d0, 4;
    %store/vec4 v0x55c78cf79b70_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c78cf5ea10;
T_2 ;
    %wait E_0x55c78cf5a140;
    %load/vec4 v0x55c78cf79d30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c78cf7a3f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55c78cf7a3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c78cf7a3f0_0;
    %store/vec4a v0x55c78cf7a4d0, 4, 0;
    %load/vec4 v0x55c78cf7a3f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c78cf7a3f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %delay 2, 0;
    %load/vec4 v0x55c78cf79a40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c78cf7a4d0, 4;
    %store/vec4 v0x55c78cf79960_0, 0, 8;
    %load/vec4 v0x55c78cf79c50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55c78cf7a4d0, 4;
    %store/vec4 v0x55c78cf79b70_0, 0, 8;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c78cf5e890;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c78cf7a800_0, 0, 1;
    %vpi_call 2 21 "$dumpfile", "reg_file_wavedata_my.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c78cf5e890 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c78cf7ac00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c78cf7ac00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c78cf7a8c0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c78cf7a990_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c78cf7ac00_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c78cf7ae70_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0x55c78cf7acd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c78cf7a8c0_0, 0, 3;
    %delay 9, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c78cf7ae70_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x55c78cf7acd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c78cf7a8c0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c78cf7ae70_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x55c78cf7acd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x55c78cf7acd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c78cf7ae70_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x55c78cf7acd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c78cf7ada0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55c78cf5e890;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x55c78cf7a800_0;
    %inv;
    %store/vec4 v0x55c78cf7a800_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg_file.v";
