Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 24 16:30:53 2022
| Host         : Bill-Matebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2034)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7784)
5. checking no_input_delay (9)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2034)
---------------------------
 There are 2034 register/latch pins with no clock driven by root clock pin: pdu/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7784)
---------------------------------------------------
 There are 7784 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.098        0.000                      0                   57        0.162        0.000                      0                   57        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.098        0.000                      0                   57        0.162        0.000                      0                   57        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 pdu/cnt_ah_plr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.897ns (23.145%)  route 2.979ns (76.855%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    pdu/clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.478     5.709 r  pdu/cnt_ah_plr_reg[0]/Q
                         net (fo=70, routed)          2.193     7.902    pdu/cnt_ah_plr_reg[0]_0
    SLICE_X47Y89         LUT2 (Prop_lut2_I0_O)        0.295     8.197 r  pdu/cnt_al_plr[2]_i_2/O
                         net (fo=1, routed)           0.786     8.982    pdu/cnt_al_plr[2]_i_2_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.106 r  pdu/cnt_al_plr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.106    pdu/cnt_al_plr[2]_i_1_n_0
    SLICE_X59Y90         FDCE                                         r  pdu/cnt_al_plr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.930    pdu/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  pdu/cnt_al_plr_reg[2]/C
                         clock pessimism              0.279    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X59Y90         FDCE (Setup_fdce_C_D)        0.031    15.204    pdu/cnt_al_plr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.794ns (27.524%)  route 2.091ns (72.476%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.006     6.752    pdu/step_r
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.876 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.702     7.578    pdu/step_p__0
    SLICE_X59Y90         LUT4 (Prop_lut4_I1_O)        0.152     7.730 r  pdu/cnt_al_plr[1]_i_1/O
                         net (fo=1, routed)           0.382     8.112    pdu/cnt_al_plr[1]_i_1_n_0
    SLICE_X59Y90         FDCE                                         r  pdu/cnt_al_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.930    pdu/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X59Y90         FDCE (Setup_fdce_C_D)       -0.264    14.889    pdu/cnt_al_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 pdu/cnt_m_rf_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 1.070ns (36.792%)  route 1.838ns (63.208%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.629     5.232    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  pdu/cnt_m_rf_reg[1]_rep/Q
                         net (fo=213, routed)         1.037     6.688    pdu/dpra[1]
    SLICE_X58Y92         LUT5 (Prop_lut5_I1_O)        0.323     7.011 r  pdu/cnt_m_rf[4]_i_3/O
                         net (fo=1, routed)           0.469     7.480    pdu/cnt_m_rf[4]_i_3_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.328     7.808 r  pdu/cnt_m_rf[4]_i_2/O
                         net (fo=1, routed)           0.332     8.140    pdu/cnt_m_rf[4]_i_2_n_0
    SLICE_X58Y92         FDCE                                         r  pdu/cnt_m_rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.931    pdu/clk_IBUF_BUFG
    SLICE_X58Y92         FDCE                                         r  pdu/cnt_m_rf_reg[4]/C
                         clock pessimism              0.279    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X58Y92         FDCE (Setup_fdce_C_D)       -0.031    15.143    pdu/cnt_m_rf_reg[4]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.608ns (24.587%)  route 1.865ns (75.413%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.632     5.235    pdu/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.529     7.220    pdu/in_r_reg[4]_0[1]
    SLICE_X58Y90         LUT5 (Prop_lut5_I2_O)        0.152     7.372 r  pdu/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.336     7.708    pdu/cnt_ah_plr[0]_i_1_n_0
    SLICE_X58Y90         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.507    14.930    pdu/clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  pdu/cnt_ah_plr_reg[0]/C
                         clock pessimism              0.187    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y90         FDCE (Setup_fdce_C_D)       -0.240    14.841    pdu/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 pdu/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.766ns (28.299%)  route 1.941ns (71.701%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.625     5.228    pdu/clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  pdu/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.518     5.746 f  pdu/step_r_reg/Q
                         net (fo=16, routed)          1.006     6.752    pdu/step_r
    SLICE_X58Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.876 f  pdu/check_r[1]_i_2/O
                         net (fo=9, routed)           0.341     7.217    pdu/step_p__0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  pdu/cnt_m_rf[2]_i_1/O
                         net (fo=1, routed)           0.593     7.934    pdu/cnt_m_rf[2]_i_1_n_0
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.931    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X59Y92         FDCE (Setup_fdce_C_D)       -0.062    15.092    pdu/cnt_m_rf_reg[2]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.580ns (25.370%)  route 1.706ns (74.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.632     5.235    pdu/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.214     6.905    pdu/in_r_reg[4]_0[1]
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.029 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.492     7.521    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X59Y91         FDCE                                         r  pdu/cnt_m_rf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.931    pdu/clk_IBUF_BUFG
    SLICE_X59Y91         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X59Y91         FDCE (Setup_fdce_C_CE)      -0.205    14.877    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.282%)  route 1.714ns (74.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.632     5.235    pdu/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.214     6.905    pdu/in_r_reg[4]_0[1]
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.029 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.500     7.529    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.931    pdu/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y92         FDCE (Setup_fdce_C_CE)      -0.169    14.913    pdu/cnt_m_rf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.282%)  route 1.714ns (74.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.632     5.235    pdu/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.214     6.905    pdu/in_r_reg[4]_0[1]
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.029 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.500     7.529    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.931    pdu/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y92         FDCE (Setup_fdce_C_CE)      -0.169    14.913    pdu/cnt_m_rf_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.282%)  route 1.714ns (74.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.632     5.235    pdu/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.214     6.905    pdu/in_r_reg[4]_0[1]
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.029 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.500     7.529    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.931    pdu/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__0/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y92         FDCE (Setup_fdce_C_CE)      -0.169    14.913    pdu/cnt_m_rf_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.282%)  route 1.714ns (74.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.632     5.235    pdu/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           1.214     6.905    pdu/in_r_reg[4]_0[1]
    SLICE_X58Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.029 r  pdu/cnt_m_rf[4]_i_1/O
                         net (fo=11, routed)          0.500     7.529    pdu/cnt_m_rf[4]_i_1_n_0
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.508    14.931    pdu/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]_rep__1/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y92         FDCE (Setup_fdce_C_CE)      -0.169    14.913    pdu/cnt_m_rf_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.304%)  route 0.340ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.340     1.965    pdu/in_r_reg[4]_0[1]
    SLICE_X58Y93         FDRE                                         r  pdu/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  pdu/in_2r_reg[1]/C
                         clock pessimism             -0.250     1.751    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.052     1.803    pdu/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.238%)  route 0.163ns (46.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  pdu/cnt_m_rf_reg[1]/Q
                         net (fo=9, routed)           0.163     1.789    pdu/Q[0]
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  pdu/cnt_m_rf[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.834    pdu/cnt_m_rf[1]_rep__1_i_1_n_0
    SLICE_X58Y92         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X58Y92         FDCE                                         r  pdu/cnt_m_rf_reg[1]_rep__1/C
                         clock pessimism             -0.503     1.497    
    SLICE_X58Y92         FDCE (Hold_fdce_C_D)         0.121     1.618    pdu/cnt_m_rf_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 pdu/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  pdu/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  pdu/valid_2r_reg/Q
                         net (fo=2, routed)           0.152     1.800    pdu/valid_2r
    SLICE_X58Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  pdu/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    pdu/check_r[1]_i_1_n_0
    SLICE_X58Y90         FDCE                                         r  pdu/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  pdu/check_r_reg[1]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X58Y90         FDCE (Hold_fdce_C_D)         0.120     1.620    pdu/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pdu/cnt_ah_plr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  pdu/cnt_ah_plr_reg[1]/Q
                         net (fo=69, routed)          0.149     1.798    pdu/cnt_ah_plr_reg[1]_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  pdu/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    pdu/cnt_ah_plr[1]_i_1_n_0
    SLICE_X58Y90         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  pdu/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X58Y90         FDCE (Hold_fdce_C_D)         0.121     1.605    pdu/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 pdu/cnt_m_rf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_m_rf_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.881%)  route 0.146ns (41.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X60Y92         FDCE                                         r  pdu/cnt_m_rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  pdu/cnt_m_rf_reg[0]/Q
                         net (fo=7, routed)           0.146     1.794    pdu/cnt_m_rf_reg[0]
    SLICE_X59Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  pdu/cnt_m_rf[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    pdu/cnt_m_rf[3]_i_1_n_0
    SLICE_X59Y91         FDCE                                         r  pdu/cnt_m_rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X59Y91         FDCE                                         r  pdu/cnt_m_rf_reg[3]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X59Y91         FDCE (Hold_fdce_C_D)         0.091     1.591    pdu/cnt_m_rf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pdu/cnt_al_plr_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_al_plr_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  pdu/cnt_al_plr_reg[0]_rep/Q
                         net (fo=6, routed)           0.156     1.781    pdu/cnt_al_plr_reg[0]_rep_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.826 r  pdu/cnt_al_plr[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.826    pdu/cnt_al_plr[0]_rep__0_i_1_n_0
    SLICE_X59Y90         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.836     2.001    pdu/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  pdu/cnt_al_plr_reg[0]_rep__0/C
                         clock pessimism             -0.516     1.484    
    SLICE_X59Y90         FDCE (Hold_fdce_C_D)         0.092     1.576    pdu/cnt_al_plr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pdu/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/in_2r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.464%)  route 0.207ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  pdu/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  pdu/in_r_reg[0]/Q
                         net (fo=10, routed)          0.207     1.832    pdu/in_r_reg[4]_0[0]
    SLICE_X58Y93         FDRE                                         r  pdu/in_2r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  pdu/in_2r_reg[0]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.059     1.581    pdu/in_2r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  pdu/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  pdu/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    pdu/cnt_reg_n_0_[11]
    SLICE_X57Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  pdu/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    pdu/cnt_reg[8]_i_1_n_4
    SLICE_X57Y90         FDCE                                         r  pdu/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X57Y90         FDCE                                         r  pdu/cnt_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X57Y90         FDCE (Hold_fdce_C_D)         0.105     1.588    pdu/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X57Y91         FDCE                                         r  pdu/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  pdu/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.733    pdu/cnt_reg_n_0_[15]
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  pdu/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    pdu/cnt_reg[12]_i_1_n_4
    SLICE_X57Y91         FDCE                                         r  pdu/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X57Y91         FDCE                                         r  pdu/cnt_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X57Y91         FDCE (Hold_fdce_C_D)         0.105     1.588    pdu/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X57Y88         FDCE                                         r  pdu/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  pdu/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.732    pdu/cnt_reg_n_0_[3]
    SLICE_X57Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  pdu/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    pdu/cnt_reg[0]_i_1_n_4
    SLICE_X57Y88         FDCE                                         r  pdu/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.833     1.998    pdu/clk_IBUF_BUFG
    SLICE_X57Y88         FDCE                                         r  pdu/cnt_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X57Y88         FDCE (Hold_fdce_C_D)         0.105     1.587    pdu/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90    pdu/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90    pdu/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y91    pdu/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90    pdu/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90    pdu/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y90    pdu/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y90    pdu/cnt_al_plr_reg[0]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y90    pdu/cnt_al_plr_reg[0]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y90    pdu/cnt_al_plr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/check_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/check_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/check_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/check_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91    pdu/clk_cpu_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91    pdu/clk_cpu_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/cnt_ah_plr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/cnt_ah_plr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/check_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/check_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/check_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/check_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91    pdu/clk_cpu_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91    pdu/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/cnt_ah_plr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90    pdu/cnt_ah_plr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7791 Endpoints
Min Delay          7791 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.271ns  (logic 6.994ns (20.408%)  route 27.277ns (79.592%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.258    20.240    cpu/id_ex/alu_z
    SLICE_X36Y103        LUT6 (Prop_lut6_I5_O)        0.124    20.364 r  cpu/id_ex/pc[31]_i_5/O
                         net (fo=1, routed)           0.995    21.359    cpu/id_ex/pc[31]_i_5_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.483 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=2, routed)           0.954    22.438    cpu/if_id/D[31]
    SLICE_X37Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.562 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           1.329    23.891    pdu/hexplay_en_OBUF[6]_inst_i_6_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.015 r  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    24.015    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    24.232 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    25.154    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    25.453 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.689    26.141    pdu/seg_a__27[3]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.124    26.265 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.428    30.694    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    34.271 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.271    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.182ns  (logic 7.202ns (21.071%)  route 26.979ns (78.929%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.258    20.240    cpu/id_ex/alu_z
    SLICE_X36Y103        LUT6 (Prop_lut6_I5_O)        0.124    20.364 r  cpu/id_ex/pc[31]_i_5/O
                         net (fo=1, routed)           0.995    21.359    cpu/id_ex/pc[31]_i_5_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.483 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=2, routed)           0.954    22.438    cpu/if_id/D[31]
    SLICE_X37Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.562 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           1.329    23.891    pdu/hexplay_en_OBUF[6]_inst_i_6_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.015 r  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    24.015    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    24.232 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    25.154    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    25.453 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.689    26.141    pdu/seg_a__27[3]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.152    26.293 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.131    30.424    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    34.182 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.182    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.477ns  (logic 7.190ns (21.478%)  route 26.287ns (78.522%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.508    20.491    cpu/id_ex/alu_z
    SLICE_X38Y101        LUT6 (Prop_lut6_I5_O)        0.124    20.615 r  cpu/id_ex/pc[25]_i_4/O
                         net (fo=1, routed)           0.806    21.421    cpu/id_ex/pc[25]_i_4_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.545 r  cpu/id_ex/pc[25]_i_1/O
                         net (fo=2, routed)           1.157    22.702    cpu/if_id/D[25]
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.826 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_177/O
                         net (fo=1, routed)           0.764    23.590    pdu/hexplay_en_OBUF[6]_inst_i_18_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I2_O)        0.124    23.714 r  pdu/hexplay_en_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    23.714    pdu/data6[1]
    SLICE_X51Y99         MUXF7 (Prop_muxf7_I0_O)      0.212    23.926 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.006    24.932    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.299    25.231 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.741    25.972    pdu/seg_a__27[1]
    SLICE_X53Y94         LUT4 (Prop_lut4_I3_O)        0.150    26.122 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.603    29.725    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    33.477 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.477    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.476ns  (logic 7.214ns (21.549%)  route 26.263ns (78.451%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.258    20.240    cpu/id_ex/alu_z
    SLICE_X36Y103        LUT6 (Prop_lut6_I5_O)        0.124    20.364 r  cpu/id_ex/pc[31]_i_5/O
                         net (fo=1, routed)           0.995    21.359    cpu/id_ex/pc[31]_i_5_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.483 r  cpu/id_ex/pc[31]_i_1/O
                         net (fo=2, routed)           0.954    22.438    cpu/if_id/D[31]
    SLICE_X37Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.562 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           1.329    23.891    pdu/hexplay_en_OBUF[6]_inst_i_6_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.015 r  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    24.015    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    24.232 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    25.154    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    25.453 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.691    26.144    pdu/seg_a__27[3]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.152    26.296 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.411    29.708    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    33.476 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    33.476    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.357ns  (logic 6.951ns (20.837%)  route 26.406ns (79.163%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.258    20.240    cpu/id_ex/alu_z
    SLICE_X36Y103        LUT6 (Prop_lut6_I5_O)        0.124    20.364 f  cpu/id_ex/pc[31]_i_5/O
                         net (fo=1, routed)           0.995    21.359    cpu/id_ex/pc[31]_i_5_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.483 f  cpu/id_ex/pc[31]_i_1/O
                         net (fo=2, routed)           0.954    22.438    cpu/if_id/D[31]
    SLICE_X37Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.562 f  cpu/if_id/hexplay_en_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           1.329    23.891    pdu/hexplay_en_OBUF[6]_inst_i_6_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I2_O)        0.124    24.015 f  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    24.015    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    24.232 f  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    25.154    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    25.453 f  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.691    26.144    pdu/seg_a__27[3]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.124    26.268 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.555    29.823    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    33.357 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    33.357    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.644ns  (logic 6.954ns (21.304%)  route 25.689ns (78.696%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.146    20.128    cpu/id_ex/alu_z
    SLICE_X39Y102        LUT6 (Prop_lut6_I5_O)        0.124    20.252 r  cpu/id_ex/pc[30]_i_4/O
                         net (fo=1, routed)           0.794    21.046    cpu/id_ex/pc[30]_i_4_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I3_O)        0.124    21.170 r  cpu/id_ex/pc[30]_i_1/O
                         net (fo=2, routed)           1.136    22.306    cpu/if_id/D[30]
    SLICE_X36Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.430 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_142/O
                         net (fo=1, routed)           0.964    23.395    pdu/hexplay_en_OBUF[6]_inst_i_14_1
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124    23.519 r  pdu/hexplay_en_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.519    pdu/data7[2]
    SLICE_X49Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    23.736 r  pdu/hexplay_en_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.965    24.701    pdu/hexplay_en_OBUF[6]_inst_i_14_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I0_O)        0.299    25.000 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.895    25.895    pdu/seg_a__27[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I2_O)        0.124    26.019 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.087    29.106    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    32.644 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.644    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.629ns  (logic 6.905ns (21.162%)  route 25.724ns (78.838%))
  Logic Levels:           20  (FDCE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.508    20.491    cpu/id_ex/alu_z
    SLICE_X38Y101        LUT6 (Prop_lut6_I5_O)        0.124    20.615 r  cpu/id_ex/pc[25]_i_4/O
                         net (fo=1, routed)           0.806    21.421    cpu/id_ex/pc[25]_i_4_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I3_O)        0.124    21.545 r  cpu/id_ex/pc[25]_i_1/O
                         net (fo=2, routed)           1.157    22.702    cpu/if_id/D[25]
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.124    22.826 r  cpu/if_id/hexplay_en_OBUF[6]_inst_i_177/O
                         net (fo=1, routed)           0.764    23.590    pdu/hexplay_en_OBUF[6]_inst_i_18_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I2_O)        0.124    23.714 r  pdu/hexplay_en_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.000    23.714    pdu/data6[1]
    SLICE_X51Y99         MUXF7 (Prop_muxf7_I0_O)      0.212    23.926 r  pdu/hexplay_en_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           1.006    24.932    pdu/hexplay_en_OBUF[6]_inst_i_18_n_0
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.299    25.231 r  pdu/hexplay_en_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.741    25.972    pdu/seg_a__27[1]
    SLICE_X53Y94         LUT4 (Prop_lut4_I2_O)        0.124    26.096 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.040    29.136    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    32.629 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.629    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/pcd_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.178ns  (logic 2.759ns (11.903%)  route 20.419ns (88.097%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         1.643    18.625    cpu/id_ex/alu_z
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.152    18.777 f  cpu/id_ex/pcd[31]_i_6/O
                         net (fo=69, routed)          4.075    22.852    cpu/if_id/p_1_in
    SLICE_X36Y100        LUT5 (Prop_lut5_I3_O)        0.326    23.178 r  cpu/if_id/pcd[28]_i_1/O
                         net (fo=1, routed)           0.000    23.178    cpu/if_id/p_0_in[28]
    SLICE_X36Y100        FDCE                                         r  cpu/if_id/pcd_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/if_id/pcd_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.745ns  (logic 2.759ns (12.130%)  route 19.986ns (87.870%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         1.643    18.625    cpu/id_ex/alu_z
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.152    18.777 f  cpu/id_ex/pcd[31]_i_6/O
                         net (fo=69, routed)          3.641    22.419    cpu/if_id/p_1_in
    SLICE_X37Y100        LUT5 (Prop_lut5_I3_O)        0.326    22.745 r  cpu/if_id/pcd[31]_i_2/O
                         net (fo=1, routed)           0.000    22.745    cpu/if_id/p_0_in[31]
    SLICE_X37Y100        FDCE                                         r  cpu/if_id/pcd_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/mem_wb/wb_src_wb_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/pc_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.688ns  (logic 2.529ns (11.147%)  route 20.159ns (88.853%))
  Logic Levels:           14  (FDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDCE                         0.000     0.000 r  cpu/mem_wb/wb_src_wb_reg[3]/C
    SLICE_X50Y84         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  cpu/mem_wb/wb_src_wb_reg[3]/Q
                         net (fo=38, routed)          1.867     2.345    cpu/mem_wb/wb_src_wb_reg[4]_0[3]
    SLICE_X45Y83         LUT6 (Prop_lut6_I5_O)        0.295     2.640 r  cpu/mem_wb/b_mem[31]_i_5/O
                         net (fo=2, routed)           0.677     3.317    cpu/id_ex/p_4_in
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.124     3.441 r  cpu/id_ex/b_mem[31]_i_2/O
                         net (fo=49, routed)          1.489     4.930    cpu/id_ex/ForwardB[0]
    SLICE_X53Y92         LUT5 (Prop_lut5_I1_O)        0.124     5.054 f  cpu/id_ex/b_mem[12]_i_1/O
                         net (fo=3, routed)           1.368     6.422    cpu/id_ex/alu_result_mem_reg[31][12]
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.124     6.546 f  cpu/id_ex/alu_result_mem[12]_i_10/O
                         net (fo=4, routed)           0.775     7.320    cpu/id_ex/alu_op2[12]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.444 f  cpu/id_ex/alu_result_mem[31]_i_17/O
                         net (fo=36, routed)          3.302    10.746    cpu/id_ex/alu_result_mem[31]_i_17_n_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.870 r  cpu/id_ex/alu_result_mem[31]_i_9/O
                         net (fo=21, routed)          3.153    14.023    cpu/id_ex/alu_result_mem[31]_i_9_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  cpu/id_ex/alu_result_mem[10]_i_4/O
                         net (fo=1, routed)           0.000    14.147    cpu/id_ex/alu_result_mem[10]_i_4_n_0
    SLICE_X39Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    14.364 r  cpu/id_ex/alu_result_mem_reg[10]_i_2/O
                         net (fo=3, routed)           0.824    15.188    cpu/id_ex/alu/result[10]
    SLICE_X41Y90         LUT4 (Prop_lut4_I3_O)        0.299    15.487 r  cpu/id_ex/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.943    16.430    cpu/id_ex/FSM_sequential_state[1]_i_8_n_0
    SLICE_X38Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.554 r  cpu/id_ex/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.305    16.859    cpu/id_ex/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I1_O)        0.124    16.983 r  cpu/id_ex/FSM_sequential_state[1]_i_2/O
                         net (fo=100, routed)         3.684    20.667    cpu/id_ex/alu_z
    SLICE_X36Y103        LUT6 (Prop_lut6_I5_O)        0.124    20.791 r  cpu/id_ex/pc[27]_i_4/O
                         net (fo=1, routed)           0.803    21.594    cpu/id_ex/pc[27]_i_4_n_0
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.124    21.718 r  cpu/id_ex/pc[27]_i_1/O
                         net (fo=2, routed)           0.969    22.688    cpu/pcin[27]
    SLICE_X35Y99         FDCE                                         r  cpu/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[14]/C
    SLICE_X45Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[14]/Q
                         net (fo=1, routed)           0.056     0.197    cpu/mem_wb/pc_add_imm_mem[14]
    SLICE_X45Y92         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[29]/C
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[29]/Q
                         net (fo=10, routed)          0.068     0.209    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/D
    SLICE_X42Y100        RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[29]/C
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[29]/Q
                         net (fo=10, routed)          0.068     0.209    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/D
    SLICE_X42Y100        RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/DP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/SP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[29]/C
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[29]/Q
                         net (fo=10, routed)          0.068     0.209    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/D
    SLICE_X42Y100        RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/SP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[29]/C
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[29]/Q
                         net (fo=10, routed)          0.068     0.209    cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/D
    SLICE_X42Y100        RAMD64E                                      r  cpu/data_mem/mem_text/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/SP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[14]/C
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[14]/Q
                         net (fo=1, routed)           0.099     0.240    cpu/mem_wb/pc_add_4_wb_reg[31]_0[13]
    SLICE_X45Y92         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[25]/C
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[25]/Q
                         net (fo=1, routed)           0.102     0.243    cpu/mem_wb/pc_add_4_wb_reg[31]_0[24]
    SLICE_X41Y101        FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_imm_mem_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_imm_wb_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_imm_mem_reg[8]/C
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_imm_mem_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    cpu/mem_wb/pc_add_imm_mem[8]
    SLICE_X45Y88         FDCE                                         r  cpu/mem_wb/pc_add_imm_wb_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/id_ex/wb_src_ex_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/ex_mem/wb_src_mem_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDCE                         0.000     0.000 r  cpu/id_ex/wb_src_ex_reg[2]/C
    SLICE_X43Y86         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/id_ex/wb_src_ex_reg[2]/Q
                         net (fo=4, routed)           0.111     0.252    cpu/ex_mem/wb_src_mem_reg[4]_1[2]
    SLICE_X45Y85         FDCE                                         r  cpu/ex_mem/wb_src_mem_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ex_mem/pc_add_4_mem_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu/mem_wb/pc_add_4_wb_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE                         0.000     0.000 r  cpu/ex_mem/pc_add_4_mem_reg[13]/C
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/pc_add_4_mem_reg[13]/Q
                         net (fo=1, routed)           0.114     0.255    cpu/mem_wb/pc_add_4_wb_reg[31]_0[12]
    SLICE_X52Y96         FDCE                                         r  cpu/mem_wb/pc_add_4_wb_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.756ns  (logic 5.658ns (20.385%)  route 22.098ns (79.615%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.629     5.232    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         9.906    15.557    pdu/dpra[2]
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.296    15.853 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.263    16.116    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.124    16.240 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.756    19.996    cpu/regs/rd22
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.124    20.120 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_222/O
                         net (fo=1, routed)           1.342    21.461    pdu/rf_data[31]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.152    21.613 r  pdu/hexplay_en_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.793    22.406    pdu/hexplay_en_OBUF[6]_inst_i_60_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.326    22.732 r  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    22.732    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    22.949 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    23.871    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    24.170 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.689    24.859    pdu/seg_a__27[3]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.124    24.983 r  pdu/hexplay_en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.428    29.411    hexplay_en_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    32.988 r  hexplay_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.988    hexplay_en[0]
    T10                                                               r  hexplay_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.667ns  (logic 5.866ns (21.204%)  route 21.801ns (78.796%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.629     5.232    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         9.906    15.557    pdu/dpra[2]
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.296    15.853 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.263    16.116    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.124    16.240 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.756    19.996    cpu/regs/rd22
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.124    20.120 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_222/O
                         net (fo=1, routed)           1.342    21.461    pdu/rf_data[31]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.152    21.613 r  pdu/hexplay_en_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.793    22.406    pdu/hexplay_en_OBUF[6]_inst_i_60_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.326    22.732 r  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    22.732    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    22.949 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    23.871    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    24.170 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.689    24.859    pdu/seg_a__27[3]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.152    25.011 r  pdu/hexplay_en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.131    29.142    hexplay_en_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    32.899 r  hexplay_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.899    hexplay_en[1]
    R10                                                               r  hexplay_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.962ns  (logic 5.878ns (21.800%)  route 21.084ns (78.200%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.629     5.232    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         9.906    15.557    pdu/dpra[2]
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.296    15.853 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.263    16.116    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.124    16.240 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.756    19.996    cpu/regs/rd22
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.124    20.120 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_222/O
                         net (fo=1, routed)           1.342    21.461    pdu/rf_data[31]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.152    21.613 r  pdu/hexplay_en_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.793    22.406    pdu/hexplay_en_OBUF[6]_inst_i_60_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.326    22.732 r  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    22.732    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    22.949 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    23.871    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    24.170 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.691    24.861    pdu/seg_a__27[3]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.152    25.013 r  pdu/hexplay_en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.411    28.425    hexplay_en_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.769    32.193 r  hexplay_en_OBUF[5]_inst/O
                         net (fo=0)                   0.000    32.193    hexplay_en[5]
    T11                                                               r  hexplay_en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.909ns  (logic 5.859ns (21.774%)  route 21.050ns (78.226%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.629     5.232    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         9.906    15.557    pdu/dpra[2]
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.296    15.853 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.263    16.116    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.124    16.240 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.756    19.996    cpu/regs/rd22
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.124    20.120 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_222/O
                         net (fo=1, routed)           1.342    21.461    pdu/rf_data[31]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.152    21.613 r  pdu/hexplay_en_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.793    22.406    pdu/hexplay_en_OBUF[6]_inst_i_60_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.326    22.732 r  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    22.732    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    22.949 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    23.871    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    24.170 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.466    24.636    pdu/seg_a__27[3]
    SLICE_X53Y94         LUT4 (Prop_lut4_I0_O)        0.150    24.786 r  pdu/hexplay_en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.603    28.389    hexplay_en_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    32.141 r  hexplay_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.141    hexplay_en[3]
    K13                                                               r  hexplay_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.842ns  (logic 5.615ns (20.917%)  route 21.228ns (79.083%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.629     5.232    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         9.906    15.557    pdu/dpra[2]
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.296    15.853 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.263    16.116    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.124    16.240 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.756    19.996    cpu/regs/rd22
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.124    20.120 f  cpu/regs/hexplay_en_OBUF[6]_inst_i_222/O
                         net (fo=1, routed)           1.342    21.461    pdu/rf_data[31]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.152    21.613 f  pdu/hexplay_en_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.793    22.406    pdu/hexplay_en_OBUF[6]_inst_i_60_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.326    22.732 f  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    22.732    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    22.949 f  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    23.871    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    24.170 f  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.691    24.861    pdu/seg_a__27[3]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.124    24.985 r  pdu/hexplay_en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.555    28.541    hexplay_en_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    32.074 r  hexplay_en_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.074    hexplay_en[4]
    P15                                                               r  hexplay_en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.221ns  (logic 5.383ns (20.531%)  route 20.838ns (79.469%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.629     5.232    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         9.906    15.557    pdu/dpra[2]
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.296    15.853 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.263    16.116    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.124    16.240 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          4.179    20.419    cpu/regs/rd22
    SLICE_X47Y102        LUT6 (Prop_lut6_I3_O)        0.124    20.543 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_317/O
                         net (fo=1, routed)           0.801    21.344    pdu/rf_data[22]
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.124    21.468 r  pdu/hexplay_en_OBUF[6]_inst_i_150/O
                         net (fo=1, routed)           0.984    22.452    pdu/hexplay_en_OBUF[6]_inst_i_150_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I0_O)        0.124    22.576 r  pdu/hexplay_en_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.000    22.576    pdu/data5[2]
    SLICE_X54Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    22.790 r  pdu/hexplay_en_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.722    23.512    pdu/hexplay_en_OBUF[6]_inst_i_15_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I1_O)        0.297    23.809 r  pdu/hexplay_en_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.895    24.704    pdu/seg_a__27[2]
    SLICE_X53Y94         LUT4 (Prop_lut4_I2_O)        0.124    24.828 r  pdu/hexplay_en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.087    27.915    hexplay_en_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    31.453 r  hexplay_en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    31.453    hexplay_en[6]
    L18                                                               r  hexplay_en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_m_rf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.061ns  (logic 5.574ns (21.388%)  route 20.487ns (78.612%))
  Logic Levels:           9  (LUT4=2 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.629     5.232    pdu/clk_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  pdu/cnt_m_rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDCE (Prop_fdce_C_Q)         0.419     5.651 r  pdu/cnt_m_rf_reg[2]/Q
                         net (fo=263, routed)         9.906    15.557    pdu/dpra[2]
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.296    15.853 r  pdu/hexplay_en_OBUF[6]_inst_i_456/O
                         net (fo=1, routed)           0.263    16.116    cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_222
    SLICE_X51Y83         LUT6 (Prop_lut6_I3_O)        0.124    16.240 r  cpu/mem_wb/hexplay_en_OBUF[6]_inst_i_388/O
                         net (fo=32, routed)          3.756    19.996    cpu/regs/rd22
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.124    20.120 r  cpu/regs/hexplay_en_OBUF[6]_inst_i_222/O
                         net (fo=1, routed)           1.342    21.461    pdu/rf_data[31]
    SLICE_X49Y99         LUT4 (Prop_lut4_I3_O)        0.152    21.613 r  pdu/hexplay_en_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.793    22.406    pdu/hexplay_en_OBUF[6]_inst_i_60_n_0
    SLICE_X47Y99         LUT6 (Prop_lut6_I0_O)        0.326    22.732 r  pdu/hexplay_en_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.000    22.732    pdu/data7[3]
    SLICE_X47Y99         MUXF7 (Prop_muxf7_I1_O)      0.217    22.949 r  pdu/hexplay_en_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.922    23.871    pdu/hexplay_en_OBUF[6]_inst_i_6_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I0_O)        0.299    24.170 r  pdu/hexplay_en_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.466    24.636    pdu/seg_a__27[3]
    SLICE_X53Y94         LUT4 (Prop_lut4_I0_O)        0.124    24.760 r  pdu/hexplay_en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.040    27.800    hexplay_en_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    31.293 r  hexplay_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.293    hexplay_en[2]
    K16                                                               r  hexplay_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.001ns  (logic 4.195ns (41.943%)  route 5.806ns (58.057%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    pdu/clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.518     5.749 r  pdu/check_r_reg[0]/Q
                         net (fo=73, routed)          2.139     7.888    pdu/led_OBUF[5]
    SLICE_X56Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.012 r  pdu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.667    11.679    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.231 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.231    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/check_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.948ns  (logic 4.194ns (42.158%)  route 5.754ns (57.842%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    pdu/clk_IBUF_BUFG
    SLICE_X58Y90         FDCE                                         r  pdu/check_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.518     5.749 r  pdu/check_r_reg[0]/Q
                         net (fo=73, routed)          2.646     8.395    pdu/led_OBUF[5]
    SLICE_X56Y88         LUT5 (Prop_lut5_I3_O)        0.124     8.519 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.108    11.627    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    15.178 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.178    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_al_plr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.937ns  (logic 4.250ns (42.772%)  route 5.687ns (57.228%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.628     5.231    pdu/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  pdu/cnt_al_plr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.419     5.650 r  pdu/cnt_al_plr_reg[1]/Q
                         net (fo=100, routed)         2.628     8.278    pdu/cnt_al_plr_reg[1]_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I1_O)        0.296     8.574 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.058    11.632    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    15.168 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.168    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.254ns (36.269%)  route 0.446ns (63.731%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.560     1.479    pdu/clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  pdu/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  pdu/valid_r_reg/Q
                         net (fo=4, routed)           0.267     1.910    cpu/ex_mem/valid_r
    SLICE_X55Y87         LUT6 (Prop_lut6_I4_O)        0.045     1.955 r  cpu/ex_mem/mem_rd_reg[0]_i_2/O
                         net (fo=1, routed)           0.179     2.135    cpu/ex_mem/mem_rd_reg[0]_i_2_n_0
    SLICE_X53Y87         LUT5 (Prop_lut5_I1_O)        0.045     2.180 r  cpu/ex_mem/mem_rd_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.180    cpu/mem_wb/mem_rd_reg_reg[31]_1[0]
    SLICE_X53Y87         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.231ns (32.641%)  route 0.477ns (67.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.559     1.478    pdu/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  pdu/in_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pdu/in_r_reg[3]/Q
                         net (fo=2, routed)           0.295     1.914    cpu/ex_mem/mem_rd_reg_reg[4][3]
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.959 r  cpu/ex_mem/mem_rd_reg[3]_i_2/O
                         net (fo=1, routed)           0.182     2.141    cpu/ex_mem/mem_rd_reg[3]_i_2_n_0
    SLICE_X53Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.186 r  cpu/ex_mem/mem_rd_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.186    cpu/mem_wb/mem_rd_reg_reg[31]_1[3]
    SLICE_X53Y87         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.254ns (33.817%)  route 0.497ns (66.183%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.561     1.480    pdu/clk_IBUF_BUFG
    SLICE_X50Y85         FDRE                                         r  pdu/in_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  pdu/in_r_reg[2]/Q
                         net (fo=2, routed)           0.286     1.931    cpu/ex_mem/mem_rd_reg_reg[4][2]
    SLICE_X52Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.976 r  cpu/ex_mem/mem_rd_reg[2]_i_2/O
                         net (fo=1, routed)           0.211     2.186    cpu/ex_mem/mem_rd_reg[2]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.231 r  cpu/ex_mem/mem_rd_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.231    cpu/mem_wb/mem_rd_reg_reg[31]_1[2]
    SLICE_X52Y85         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.254ns (32.870%)  route 0.519ns (67.130%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.560     1.479    pdu/clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  pdu/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  pdu/in_r_reg[4]/Q
                         net (fo=2, routed)           0.255     1.899    cpu/ex_mem/mem_rd_reg_reg[4][4]
    SLICE_X54Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  cpu/ex_mem/mem_rd_reg[4]_i_2/O
                         net (fo=1, routed)           0.263     2.207    cpu/ex_mem/mem_rd_reg[4]_i_2_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.252 r  cpu/ex_mem/mem_rd_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.252    cpu/mem_wb/mem_rd_reg_reg[31]_1[4]
    SLICE_X51Y85         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/mem_wb/mem_rd_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.268ns  (logic 0.231ns (18.220%)  route 1.037ns (81.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.565     1.484    pdu/clk_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  pdu/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/in_r_reg[1]/Q
                         net (fo=5, routed)           0.763     2.388    cpu/ex_mem/mem_rd_reg_reg[4][1]
    SLICE_X52Y86         LUT6 (Prop_lut6_I2_O)        0.045     2.433 r  cpu/ex_mem/mem_rd_reg[1]_i_2/O
                         net (fo=1, routed)           0.274     2.707    cpu/ex_mem/mem_rd_reg[1]_i_2_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I0_O)        0.045     2.752 r  cpu/ex_mem/mem_rd_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.752    cpu/mem_wb/mem_rd_reg_reg[31]_1[1]
    SLICE_X52Y87         FDCE                                         r  cpu/mem_wb/mem_rd_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/ready_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.397ns (55.215%)  route 1.133ns (44.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.562     1.481    pdu/clk_IBUF_BUFG
    SLICE_X51Y87         FDPE                                         r  pdu/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.622 r  pdu/ready_r_reg/Q
                         net (fo=1, routed)           1.133     2.755    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     4.011 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.011    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hexplay_se[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.405ns (53.843%)  route 1.204ns (46.157%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.564     1.483    pdu/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  pdu/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  pdu/cnt_reg[19]/Q
                         net (fo=13, routed)          0.136     1.760    pdu/sel0[2]
    SLICE_X56Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.805 r  pdu/hexplay_se_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.068     2.873    hexplay_se_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.092 r  hexplay_se_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.092    hexplay_se[6]
    K2                                                                r  hexplay_se[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.498ns (56.570%)  route 1.150ns (43.430%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X56Y88         FDPE                                         r  pdu/out0_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDPE (Prop_fdpe_C_Q)         0.148     1.630 r  pdu/out0_r_reg[4]/Q
                         net (fo=1, routed)           0.125     1.756    pdu/out0_r[4]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.098     1.854 r  pdu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.025     2.879    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     4.131 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.131    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.460ns (54.896%)  route 1.200ns (45.104%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X56Y88         FDPE                                         r  pdu/out0_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDPE (Prop_fdpe_C_Q)         0.164     1.646 r  pdu/out0_r_reg[3]/Q
                         net (fo=1, routed)           0.162     1.808    pdu/out0_r[3]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.853 r  pdu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.891    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     4.142 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.142    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/out0_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.445ns (54.206%)  route 1.221ns (45.794%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.563     1.482    pdu/clk_IBUF_BUFG
    SLICE_X56Y88         FDPE                                         r  pdu/out0_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDPE (Prop_fdpe_C_Q)         0.164     1.646 r  pdu/out0_r_reg[1]/Q
                         net (fo=1, routed)           0.265     1.912    pdu/out0_r[1]
    SLICE_X54Y94         LUT5 (Prop_lut5_I0_O)        0.045     1.957 r  pdu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.955     2.912    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.148 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.148    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[10]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.981ns  (logic 1.508ns (13.733%)  route 9.473ns (86.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.473    10.981    pdu/sw_IBUF[7]
    SLICE_X54Y94         FDPE                                         f  pdu/out1_r_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X54Y94         FDPE                                         r  pdu/out1_r_reg[10]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[20]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.981ns  (logic 1.508ns (13.733%)  route 9.473ns (86.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.473    10.981    pdu/sw_IBUF[7]
    SLICE_X54Y94         FDPE                                         f  pdu/out1_r_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X54Y94         FDPE                                         r  pdu/out1_r_reg[20]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 1.508ns (13.921%)  route 9.324ns (86.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.324    10.832    pdu/sw_IBUF[7]
    SLICE_X54Y93         FDCE                                         f  pdu/out1_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[11]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 1.508ns (13.921%)  route 9.324ns (86.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.324    10.832    pdu/sw_IBUF[7]
    SLICE_X54Y93         FDCE                                         f  pdu/out1_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[15]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 1.508ns (13.921%)  route 9.324ns (86.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.324    10.832    pdu/sw_IBUF[7]
    SLICE_X54Y93         FDCE                                         f  pdu/out1_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[16]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/out1_r_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 1.508ns (13.921%)  route 9.324ns (86.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.324    10.832    pdu/sw_IBUF[7]
    SLICE_X54Y93         FDCE                                         f  pdu/out1_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[17]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.678ns  (logic 1.508ns (14.122%)  route 9.170ns (85.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.170    10.678    pdu/sw_IBUF[7]
    SLICE_X57Y92         FDCE                                         f  pdu/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  pdu/cnt_reg[16]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.678ns  (logic 1.508ns (14.122%)  route 9.170ns (85.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.170    10.678    pdu/sw_IBUF[7]
    SLICE_X57Y92         FDCE                                         f  pdu/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  pdu/cnt_reg[17]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.678ns  (logic 1.508ns (14.122%)  route 9.170ns (85.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.170    10.678    pdu/sw_IBUF[7]
    SLICE_X57Y92         FDCE                                         f  pdu/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  pdu/cnt_reg[18]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            pdu/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.678ns  (logic 1.508ns (14.122%)  route 9.170ns (85.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  sw_IBUF[7]_inst/O
                         net (fo=1730, routed)        9.170    10.678    pdu/sw_IBUF[7]
    SLICE_X57Y92         FDCE                                         f  pdu/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.504     4.927    pdu/clk_IBUF_BUFG
    SLICE_X57Y92         FDCE                                         r  pdu/cnt_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.225%)  route 0.129ns (47.775%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[15]/C
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[15]/Q
                         net (fo=10, routed)          0.129     0.270    pdu/D[15]
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[15]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.295%)  route 0.170ns (54.705%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[19]/C
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[19]/Q
                         net (fo=10, routed)          0.170     0.311    pdu/D[19]
    SLICE_X52Y97         FDCE                                         r  pdu/out1_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  pdu/out1_r_reg[19]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.754%)  route 0.181ns (56.246%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[16]/C
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[16]/Q
                         net (fo=10, routed)          0.181     0.322    pdu/D[16]
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[16]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.538%)  route 0.190ns (57.462%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[18]/C
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[18]/Q
                         net (fo=10, routed)          0.190     0.331    pdu/D[18]
    SLICE_X52Y97         FDPE                                         r  pdu/out1_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.835     2.000    pdu/clk_IBUF_BUFG
    SLICE_X52Y97         FDPE                                         r  pdu/out1_r_reg[18]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.926%)  route 0.221ns (61.074%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[9]/C
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[9]/Q
                         net (fo=10, routed)          0.221     0.362    pdu/D[9]
    SLICE_X48Y93         FDPE                                         r  pdu/out1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X48Y93         FDPE                                         r  pdu/out1_r_reg[9]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.826%)  route 0.202ns (55.174%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[11]/C
    SLICE_X54Y90         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu/ex_mem/b_mem_reg[11]/Q
                         net (fo=10, routed)          0.202     0.366    pdu/D[11]
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X54Y93         FDCE                                         r  pdu/out1_r_reg[11]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.945%)  route 0.231ns (62.055%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[26]/C
    SLICE_X43Y100        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[26]/Q
                         net (fo=10, routed)          0.231     0.372    pdu/D[26]
    SLICE_X49Y99         FDCE                                         r  pdu/out1_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.838     2.003    pdu/clk_IBUF_BUFG
    SLICE_X49Y99         FDCE                                         r  pdu/out1_r_reg[26]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.874%)  route 0.231ns (62.126%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[13]/C
    SLICE_X52Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[13]/Q
                         net (fo=10, routed)          0.231     0.372    pdu/D[13]
    SLICE_X53Y93         FDCE                                         r  pdu/out1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.834     1.999    pdu/clk_IBUF_BUFG
    SLICE_X53Y93         FDCE                                         r  pdu/out1_r_reg[13]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.668%)  route 0.244ns (63.332%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[6]/C
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[6]/Q
                         net (fo=10, routed)          0.244     0.385    pdu/D[6]
    SLICE_X51Y88         FDPE                                         r  pdu/out1_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.833     1.998    pdu/clk_IBUF_BUFG
    SLICE_X51Y88         FDPE                                         r  pdu/out1_r_reg[6]/C

Slack:                    inf
  Source:                 cpu/ex_mem/b_mem_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pdu/out1_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.665%)  route 0.244ns (63.335%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDCE                         0.000     0.000 r  cpu/ex_mem/b_mem_reg[22]/C
    SLICE_X43Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu/ex_mem/b_mem_reg[22]/Q
                         net (fo=10, routed)          0.244     0.385    pdu/D[22]
    SLICE_X48Y95         FDCE                                         r  pdu/out1_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.837     2.002    pdu/clk_IBUF_BUFG
    SLICE_X48Y95         FDCE                                         r  pdu/out1_r_reg[22]/C





