{"Source Block": ["serv/rtl/serv_top.v@44:54@HdlStmAssign", "   output wire \t      o_dbus_cyc,\n   output wire \t      o_dbus_stb,\n   input wire [31:0]  i_dbus_rdt,\n   input wire \t      i_dbus_ack);\n\n   assign o_ibus_stb = o_ibus_cyc;\n\n`include \"serv_params.vh\"\n\n   wire [4:0]    rd_addr;\n   wire [4:0]    rs1_addr;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[49, "   assign o_ibus_stb = o_ibus_cyc;\n"]], "Add": []}}