head	1.2;
access;
symbols;
locks
	engler:1.2; strict;
comment	@ * @;


1.2
date	96.03.19.00.45.52;	author engler;	state Exp;
branches;
next	1.1;

1.1
date	96.03.18.18.08.57;	author engler;	state Exp;
branches;
next	;


desc
@@


1.2
log
@*** empty log message ***
@
text
@/*
 * MIPS-specific backend.  
 */
#include <assert.h>
#include <stdio.h>
#include <stdarg.h>
#include <string.h>

#include "demand.h"
#include "vcode-internal.h"

v_code *v_ip; 		/* pointer to current instruction stream. */
unsigned v_calls;	/* number of calls made so far. */
int v_ar_size;		/* activation record size. */
static v_code *vptr;
int v_isleaf;		/* is the current procedure a leaf? */

/* machine independent register names */
const v_reg_type
                v_zero  = _vri(_r0),      /* register always returns zero */
                v_sp    = _vri(_sp),      /* stack pointer */
                v_at    = _vri(_at),      /* used by vcode to load constants, etc. */
                v_dat   = _vri(_dat),      /* used by vcode for synthetic fp ops. */
                v_ra    = _vri(_ra),      /* return register */
                v_caller_int_rr = _vri(_v0), /* return register (what caller sees) */
                v_callee_int_rr = _vri(_v0), /* return register (what callee sees) */
                v_fp_rr  = _vri(_f0),     /* fp return register */
                v_fp    = _vri(_sp),      /* frame-pointer */
                v_lp    = _vri(_sp);      /* register to give for local references */

/* Max number of instructions required to load a single-precision immediate. */
const unsigned v_float_imm_insns = 3;
/* Max number of instructions required to load a double-precision immediate. */
const unsigned v_double_imm_insns = 5;

const unsigned  v_lpr   = _sp; /* register to give for local references */

/* classes */
enum { NULREG, IREG, FREG};

/* type and size */
static struct typeinfo { signed char size, align, class; } tinfo[] = {
        { 1, 1, IREG},  /* C */
        { 1, 1, IREG},  /* UC */
        { 2, 2, IREG},  /* S */
        { 2, 2, IREG},  /* US */
        { 4, 4, IREG},  /* I */
        { 4, 4, IREG},  /* U */
        { 4, 4, IREG},  /* UL */
        { 4, 4, IREG},  /* L */
        { 4, 4, IREG},  /* P */
        { 4, 4, FREG},  /* F */
        { 8, 8, FREG},  /* D */
        { -1, 8, IREG}, /* B */
};

/* offsets up or down? */
#define leaf_offset(x) ((v_isleaf) ? -(x) : (x))

static void push_arg(int type, v_reg_type arg, v_reg_type base, int offset);
static int pop_args(v_code *mem, int offset);

static int v_lalloc_p; /* did we allocate any locals? */
static int v_saved_p; /* did we save any registers? */

/*****************************************************************************
 * Argument handling.
 *
 * Extremely simplistic at the moment.
 */
struct reg { signed char reg, class; };


/* lifted from lcc */
static struct reg argreg(int argno, int offset, int ty, int ty0) {
        assert((offset&3) == 0);

        if (offset > 12) {
                struct reg tmpreg = { 0, NULREG};
                return tmpreg;
        } else if (argno == 0 && (ty == V_F || ty == V_D)) {
                struct reg tmpreg = { _f12, FREG};
                return tmpreg;
        } else if (argno == 1 && (ty == V_F || ty == V_D)
           && (ty0 == V_F || ty0 == V_D)) {
                struct reg tmpreg = { _f14,  FREG };
                return tmpreg;
        } else if (argno == 1 && ty == V_D) {
                struct reg tmpreg = { _a2, IREG };
                return tmpreg;
        } else {
                struct reg tmpreg;
                tmpreg.reg = (offset/4) + 4;
                tmpreg.class = IREG;
                return tmpreg;
        }
}

/*
 * Move to a register, or store into memory.  We want to defer it
 * for some things.  need to make deference easy.
 */
void v_mach_push(struct v_cstate *c, int ty, struct v_arg *arg) {
        v_reg_type arg_reg;
	struct reg r;
        int offset;
        struct typeinfo *ti;

	demand(c->cookie == V_COOKIE, Uninitialized call state.);

        if(c->argno == 0)
                c->ty0 = ty;

        offset = c->offset;
        ti = &tinfo[ty];

        /*
         * If we have a register allocated for the argument,
         * we are done.  Otherwise we must provide a temporary
         * that it can be temporarily loaded into before a store.
         * We use at or dat depending on the argument type.
         * This is dangerous, but since no offset will be larger
         * than 16 bits, we should never need at to store an argument.
         */
         if(arg->isreg_p)
                arg_reg = arg->u.r;
         else if(ty == V_F || ty == V_D)
                arg_reg = v_dat;
         else
                arg_reg = v_at;

         offset = v_roundup(offset, ti->align);
         r = argreg(c->argno, offset, ty, c->ty0);

         /* If the destination is NULREG, push the arg onto the stack */
        if(r.class == NULREG) {
                /* if it is an immediate,  load it */
                if(!arg->isreg_p)
                        v_pset(ty, arg_reg, arg->u);
                v_pst(ty, arg_reg, v_sp, offset);
        } else if(r.class == ti->class) {
                if(!arg->isreg_p)
                        v_pset(ty, v_reg(r.reg), arg->u);
                else
                        v_pmov(ty, v_reg(r.reg), arg_reg);
         /* have to convert between the two types */
         } else {
                demand(r.class == IREG && ti->class == FREG,bogus type);
               if(!arg->isreg_p)
                        v_pset(ty, arg_reg, arg->u);
                if(ty != V_D)
                        movf2i(r.reg, _vrr(arg_reg));
                else
                        movd2i(r.reg, _vrr(arg_reg));
        }
        c->offset = v_roundup(offset + ti->size, 4);
        c->argno++;
}

/* Possibly site-specific initialization. */
void v_push_init(struct v_cstate *c) {
        memset(c, 0, sizeof *c);
	c->cookie = V_COOKIE;
}


/*****************************************************************************
 *
 * Activation record management.  Basically, allocate a space on the stack
 * for the given type (with appropriate alignment).
 */

/* 
 * In the base case, we must be able to generate code without even
 * making a single pass --- this constraint prevents us from accurately
 * computing the amount of memory needed to save floating point and temporary
 * registers as well the maximum number of arguments for any call.  
 * An inelegant, but workable solution is to simply allocate the maximum
 * amount of space that could possibly be required.  This can be a
 * real pain for recursive routines (i.e., they will consume a lot of
 * stack space) but allows very efficient code generation.
 *
 * The AR is laid out as follows:
 *
 *	+-------------------------------+
 *	|	local variables		|
 *	+-------------------------------+
 *	|	saved fp regs		|
 *	+-------------------------------+
 *	| 	saved gp regs		|
 *	+-------------------------------+
 *	| 	arg build area		|
 *	+-------------------------------+	<----- sp
 *
 * Local variables can be allocated at any time, therefore we can only
 * emit the instruction to adjust the stack pointer after all code has
 * been emitted.  (i.e., it must be backpatched).  Additionally,
 * the generated code must have an initial pad so that saves of
 * callee saved registers can be inserted as they are allocated.
 * Finally, the epilogue code must be deferred for the same reason:
 */
#define	FSAVESIZE	(32*4)		/* area to save all fp regs */
#define RSAVESIZE	(32*4)		/* area to save all gp regs */
#define ARGBUILDSIZE	(V_MAXARGS * 8)	/* the maximum number of bytes that
					 * can be consumed by the maximum
					 * number of arguments (basically 
					 * MAXARG doubles). 
					 */
static v_code *prologue_ip, /* Pointer to beginning of space reserved for saving 
			   * callee-saved registers.  */
	    *sp_ip; /* location where the stack-pointer must be adjusted */
v_label_type v_epilogue_l;	/* label for epilogue */


/* a simple call */
void v_mach_call(struct v_cstate *c, void (*ptr)()) {

	demand(c->cookie == V_COOKIE, Uninitialized call state.);

#ifdef ELF
	/* load the address of the call into t9 */
	v_setp(v_reg(_t9), (unsigned)ptr);
	v_jal(v_reg(_t9));
#else
	/* call */
	v_jali(ptr);
#endif
	v_nop();

	c->cookie = ~V_COOKIE;
}

/* 
 * v_rmach_call: like v_mach_call, but the function pointer is stored in a 
 * register, fr.
 */
void v_rmach_call(struct v_cstate *c, v_reg_type fr) {
	demand(c->cookie == V_COOKIE, Uninitialized call state.);

	v_jal(fr);
	v_nop();

	c->cookie = ~V_COOKIE;
}

/* 
 * Procedure management.  mainly shuffles incoming arguments into
 * registers.
 */
void v_mach_lambda(int nargs, int *arglist, v_reg_type *args, int leaf, v_code *ip) {
	int offset, last_mtc1, ty0, i;
	struct reg r;

	/*
	 * We overallocate the space required to save all callee-saved 
	 * registers.
	 */
	ip += NFP_VARS + N_VARS + (leaf == 0);	/* space for ra */
	ip += 1;	/* stack pointer adjustment */
	prologue_ip = ip;
	/* didn't allocate any locals or save any registers. (yet) */
	v_saved_p = v_lalloc_p = 0;

	v_begin(ip);
	v_isleaf = leaf;

	/* allocate a label for the epilogue */
	v_epilogue_l = v_genlabel();

	offset = 0;

	ty0 = *arglist;		/* initial type */

	/*
	 * Due to MIPS bogosity, we have to call a DFA engine to figure 
	 * out which register a given argument goes in.
	 */
	for(i = 0, last_mtc1 = -2; i < nargs; i++, args++, arglist++) {
		struct typeinfo *ti = &tinfo[*arglist];

                offset = v_roundup(offset, ti->align);
                r = argreg(i, offset, *arglist, ty0);


		/* 
		 * If it is in a register of the appropriate type, and we are 
		 * in a leaf, leave it there.  IF it is on the stack, load it
	 	 * into a register.  If it is a register of the wrong type,
		 * move it.
		 */
		if(r.class == NULREG) {
			if(!v_getreg(args, *arglist, leaf ? V_TEMP : V_VAR))
				v_fatal("v_lambda: out of registers");

			/* Record argument to be loaded off of stack. */
			push_arg(*arglist, *args, v_sp, offset);


		} else if(r.class == ti->class) {
			/* we can leave it in place */
			if(v_isleaf)
				*args = v_reg(r.reg);
			else {
				if(!v_getreg(args, *arglist, V_VAR))
					v_fatal("v_lambda: out of registers");

				v_pmov(*arglist, *args, v_reg(r.reg));

				if(*arglist == V_F || *arglist == V_D)
					v_rawput(r.reg, V_TEMPF);
				else
					v_rawput(r.reg, V_TEMPI);
			}
                } else {
			demand(r.class == IREG && ti->class == FREG,bogus type);
			if(!v_getreg(args, *arglist, leaf ? V_TEMP : V_VAR))
				v_fatal("v_lambda: out of registers");
			last_mtc1 = i;
			v_rawput(r.reg, V_TEMPI);
 			if(*arglist != V_D)
				mtc1(r.reg, _vrrp(args));
			else {
				movi2d(r.reg, _vrrp(args));
#if 0
				shouldnt this be args and args+1?
				v_rawput(r.reg+1, V_TEMPI);
#endif
			}
		}
                offset = v_roundup(offset + ti->size, 4);
	}

 	/* allocate space for everything */
	v_ar_size = offset + FSAVESIZE + RSAVESIZE + ARGBUILDSIZE;

	/* 
	 * The final instruction stream is as follows:
	 *	+-------------------------------+
	 *	| insns to save callee regs	|
	 *	+-------------------------------+
	 *	| insns to move & load args	|
	 *	+-------------------------------+
	 *	| insn to adjust stack: constant|
	 *	| is assumed to fit; not done   |
	 *	| for leaf procedures.		|
	 *	+-------------------------------+
	 *	|				|
	 *	| body of function		|
	 *	+-------------------------------+
	 *	| epilogue: restore registers   |
	 *	+-------------------------------+
	 */

	/* 
	 * Argument registers are managed by us (because on the
	 * sparc and such machines, they do not need to be saved
	 * nor restored across function calls.
	 */

	/* 
	 * Check to see if any arguments were loaded off of the
	 * stack.  If so, insert a nop to make sure result isn't 
	 * used too soon.  Non-leaf procedures already have
	 * a stack pointer adjustment that absorbs the undefined
	 * clock cycle.
	 */
	if(v_isleaf && args && (r.class == NULREG || (--i == last_mtc1)))
		v_nop();

	/* 
   	 * Should deallocate the rest of the argument registers.
	 */
}

static int vi, vf;	/* total number of allocated int and fp registers */

/* 
 * We are overconservative at the moment.  We disable leaf optimizations
 * if:
 * 	1. any callee-saved registers were used (have to alloc ar).
 *	2. the function is a non-leaf procedure (have to save->alloc ar).
 *	3. any locals were allocated (have to alloc ar).
 *	4. any registers were saved (have to alloc ar).
 * It is not difficult to make this process more efficient.  Just adds
 * more cases.
 */
int v_restore_p(void) {
	return (vi + vf > 0) || !v_isleaf || v_lalloc_p || v_saved_p;
}

/* mark end: needs to go and emit the instructions to save 
 * all callee registers. */
union v_fp v_end(void) { 
	int offset, r;
	v_code *tmp, tmp_mem[V_MAXARGS * 2];
	union v_fp fp;
	unsigned restore_p, argspace;

	assert_active(v_end);
	vi = v_naccum(V_VARI);		/* get callee-saved registers */
	vf = v_naccum(V_VARF);
	restore_p = v_restore_p();	/* can we special case? */
	tmp = v_ip; 			/* Save old ip for later. */
	offset = ARGBUILDSIZE;	/* get over the argbuild area */

	/* Load all arguments */
	argspace = pop_args(tmp_mem, !restore_p ? 0 : v_ar_size);
	
	/* compute the number of instructions needed to save regs */
	vptr = v_ip = prologue_ip - (vi + (v_isleaf == 0) + 2 * vf + argspace);

	/* 
	 * At this point we adjust the stack pointer, save and
	 * restore all registers, and pop arguments. 
	 */

	if(restore_p)
		addiu(_sp, _sp, -v_ar_size); /* Allocate AR */

	/* Need to save return address? */
	if(!v_isleaf)
		sw(_ra, _sp, _ra * 4 + offset);

	for(r = -1; (r = v_reg_iter(r, V_VARI)) >= 0; )
		sw(r, _sp, r * 4 + offset);
	for(r = -1; (r = v_reg_iter(r, V_VARF)) >= 0; )
		/* should track if allocated as single or double */
		sd(r, _sp, r * 4 + RSAVESIZE + offset); 

	/* Copy over the argument load instructions. */
	memcpy(v_ip, tmp_mem, argspace * sizeof tmp_mem[0]);
	v_ip += argspace;
#if 0
	/* Load all arguments */
	pop_args(!restore_p ? 0 : v_ar_size);
#endif

	/* Done constructing prologue code. */

	v_ip = tmp;		/* reset v_ip to end of client's code */
	v_label(v_epilogue_l);	/* mark where epilogue resides */
	/* link before any instructions have been emitted.  */
	v_link();		

	/* Contruct eplilogue code. */

	/* Restore return address */
	if(!v_isleaf)
		lw(_ra, _sp, _ra * 4 + offset);

	/* Restore the rest of the callee's. */
	for(r = -1; (r = v_reg_iter(r, V_VARI)) >= 0; )
		lw(r, _sp, r * 4 + offset);
	for(r = -1; (r = v_reg_iter(r, V_VARF)) >= 0; )
		ld(r, _sp, r * 4 + RSAVESIZE + offset); 


	/* 
	 * If this is a non-leaf procedure, and we restored any registers, 
	 * place the deallocation instruction in the delay slot.
	 */
	if(!restore_p) {
		/* I think this is safe */
		v_code tmp = * --v_ip;
		v_j(v_ra); 	/* emit last return (in case they did not) */
		*v_ip++ = tmp;
	} else {
		if((vi + vf) == 0)
			v_nop();	/* nop between load of ra and use */
		v_j(v_ra);
		/* ar_size better fit!! */
		addiu(_sp, _sp, v_ar_size);	/* deallocate ar */
	}

	/* 
	 * Bump vptr forward over nop: nops happen for functions that
	 * do not contain any instructions. (I believe this is the
	 * only case.) 
	 */
	if(!vptr)
		vptr++;

	/* pattern of nops looked for by v_dump */
	v_nop();
	v_nop();
	v_nop();
	v_nop();
	v_set_fp_imms(v_ip);
	v_flushcache(vptr, (v_ip - vptr));
	fp.v = (v_vptr) vptr;

	if(!v_unlock())
		v_fatal("v_end not paired with v_lambda\n");

	return fp;
}

/************************************************************************
 *
 * Instruction flush and dump routines.
 */

static unsigned long getbytes(void);
void v_flushcache(void *ptr, int size);

int cacheflush(char *addr, int nbytes, int cache);
int disassembler();

/* for dumping the instruction stream to stdout  */
static unsigned *loc;
static unsigned long getbytes() {
        printf("0x%x\t",(unsigned)loc);
        return *loc++;
}

/* Dump code pointed to by code. */
void v_dump (v_code *code) {
        printf("disassembled:\n");
        for (loc=code; loc[0] || loc[1] || loc[2]; )
                if (disassembler(loc, 0, NULL, NULL, getbytes, NULL) == -1)
                        demand(0,0);
        printf("\n");
}

/* flush instruction stream from both data & instr caches  */
void v_flushcache(void *ptr, int size) {
        if (cacheflush(ptr, sizeof(int)*size, ICACHE) != 0)
                demand(0,0);
}


/*****************************************************************************
 *
 * Activation record management.  Basically, allocate a space on the stack
 * for the given type (with appropriate alignment).
 */

/* allocate space for a scalar */
int v_local(int type) {
        int old_offset;
        struct typeinfo *ti;

        /* need to check that it is a valid type */
        if(type == V_B)
          v_fatal("v_local: must call v_localb to allocate block structures\n");

        ti = &tinfo[type];


	/* make 4 byte alignment minimum. */
        if(ti->align < 4)
                v_ar_size = v_roundup(v_ar_size, 4);
        else
                v_ar_size = v_roundup(v_ar_size, ti->align);

	/* I think we just use v_ar_size.  Why did we ever not use it? */
	old_offset = v_ar_size;

	/* add in the size of the object.  roundup again. */
	v_ar_size += v_roundup(ti->size, 4);
	v_lalloc_p++;		/* allocated a local */ 

	/* return previous offset.  this is the one. */
        return (v_isleaf) ? -old_offset : old_offset;
}

/* allocate space on the stack for a block structure; we 8-byte align */
int v_localb(unsigned sz) {
       int old_offset;

	/* I think we just use v_ar_size.  Why did we ever not use it? */
	old_offset = v_ar_size;

	if(sz < 4)
		sz = v_roundup(sz, 4);

        v_ar_size = v_roundup(v_ar_size, 8);
	old_offset = v_ar_size;
	v_lalloc_p++;		/* allocated a local */ 

	v_ar_size += sz;

        return leaf_offset(old_offset);
}

/**********************************************************************
 * Code to manage arguments: solves the problem of loading args off
 * of the stack when we do not know the AR size.
 *
 */

static struct lazy_arg {
	int type;
	v_reg_type arg;
	v_reg_type base;
	int offset;
} l_args[V_MAXARGS], *lp = &l_args[0];

static void push_arg(int type, v_reg_type arg, v_reg_type base, int offset) {
	demand(lp && lp < &l_args[V_MAXARGS], out of arg space);
	lp->type = type;
	lp->arg = arg;
	lp->base = base;
	lp->offset = offset;
	lp++;

	v_nop();	/* emit a place holder */
}

/* Put the arguments in the right place. */
static int pop_args(v_code *mem, int offset) {
	v_code *tmp;
	int n;
	struct lazy_arg *p, *e;

	if(!(n = lp -  &l_args[0]))
		return 0;

	tmp = v_ip;
	v_ip = mem;
		
	for(e = lp, p = lp = &l_args[0]; p < e; p++) {
		v_pld(p->type, p->arg, p->base, p->offset + offset);
		v_nuke_nop();
	}

	n = v_ip - mem; 	/* amount of space consumed */
	v_ip = tmp;

	return n;

#if 0
	/* 
	 * We know that we will move argument registers to saved
	 * registers in non-leaf procedures.  Therefore, there
	 * is always a move instruction before we start this 
	 * prologue.  To hide our delay slot, we swap instructions. 
	 */
	if(!v_isleaf) {
		v_code t;
		t = first_arg[-1];
		first_arg[-1] = v_ip[-1];
		v_ip[-1] = t;
	}
#endif
}


/*******************************************************************
 *  Allow user to save an restore registers easily.
 *
 */

inline void v_savep(v_reg_type r) { v_savei(r); }
inline void v_saveu(v_reg_type r) { v_savei(r); }
inline void v_savel(v_reg_type r) { v_savei(r); }
inline void v_saveul(v_reg_type r) { v_savei(r); }
inline void v_restorep(v_reg_type r) { v_restorei(r); }
inline void v_restoreu(v_reg_type r) { v_restorei(r); }
inline void v_restorel(v_reg_type r) { v_restorei(r); }
inline void v_restoreul(v_reg_type r) { v_restorei(r); }

extern int v_istemp(v_reg_type r, int type);

/* should ensure that it is indeed a caller-saved register */
void v_savei(v_reg_type r) {
	v_saved_p = 1;
	if(v_istemp(r, V_I))
		v_stii(r, v_sp, ARGBUILDSIZE + _vrr(r) * 4);
}
void v_restorei(v_reg_type r) {
	if(v_istemp(r, V_I))
		v_ldii(r, v_sp, ARGBUILDSIZE + _vrr(r) * 4);
}

void v_savef(v_reg_type r) {
	v_saved_p = 1;
	if(v_istemp(r, V_F))
		v_stfi(r, v_sp, ARGBUILDSIZE + RSAVESIZE + _vrr(r) * 4);
}

void v_restoref(v_reg_type r) {
	if(v_istemp(r, V_F))
		v_ldfi(r, v_sp, ARGBUILDSIZE + RSAVESIZE + _vrr(r) * 4);
}

void v_saved(v_reg_type r) {
	v_saved_p = 1;
	if(v_istemp(r, V_D))
		v_stdi(r, v_sp, ARGBUILDSIZE + RSAVESIZE + _vrr(r) * 4);
}

void v_restored(v_reg_type r) {
	if(v_istemp(r, V_D))
		v_lddi(r, v_sp, ARGBUILDSIZE + RSAVESIZE + _vrr(r) * 4);
}
@


1.1
log
@Initial revision
@
text
@d2 1
a2 5
 * Copyright (c) 1995 Dawson R. Engler
 * All rights reserved.
 *
 * Redistribution in source and binary forms, with or without
 * modification, is not permitted.
d12 3
a14 4
/* holds pointer to current instruction stream. */
v_code *v_ip;
unsigned v_calls;
int v_ar_size;
d16 2
a17 1
int v_isleaf;
d60 2
d63 3
a213 47
inline void v_savep(v_reg_type r) { v_savei(r); }
inline void v_saveu(v_reg_type r) { v_savei(r); }
inline void v_savel(v_reg_type r) { v_savei(r); }
inline void v_saveul(v_reg_type r) { v_savei(r); }
inline void v_restorep(v_reg_type r) { v_restorei(r); }
inline void v_restoreu(v_reg_type r) { v_restorei(r); }
inline void v_restorel(v_reg_type r) { v_restorei(r); }
inline void v_restoreul(v_reg_type r) { v_restorei(r); }

extern int v_istemp(v_reg_type r, int type);

/* should ensure that it is indeed a caller-saved register */
void v_savei(v_reg_type r) {
        int offset = ARGBUILDSIZE + (v_isleaf ? -v_ar_size : 0);
	if(v_istemp(r, V_I))
		v_stii(r, v_sp, offset + _vrr(r) * 4);
}
void v_restorei(v_reg_type r) {
        int offset = ARGBUILDSIZE + (v_isleaf ? -v_ar_size : 0);
	if(v_istemp(r, V_I))
		v_ldii(r, v_sp, offset + _vrr(r) * 4);
}

void v_savef(v_reg_type r) {
        int offset = ARGBUILDSIZE + (v_isleaf ? -v_ar_size : 0);
	if(v_istemp(r, V_F))
		v_stfi(r, v_sp, offset + RSAVESIZE + _vrr(r) * 4);
}

void v_restoref(v_reg_type r) {
        int offset = ARGBUILDSIZE + (v_isleaf ? -v_ar_size : 0);
	if(v_istemp(r, V_F))
		v_ldfi(r, v_sp, offset + RSAVESIZE + _vrr(r) * 4);
}

void v_saved(v_reg_type r) {
        int offset = ARGBUILDSIZE + (v_isleaf ? -v_ar_size : 0);
	if(v_istemp(r, V_D))
		v_stdi(r, v_sp, offset + RSAVESIZE + _vrr(r) * 4);
}

void v_restored(v_reg_type r) {
        int offset = ARGBUILDSIZE + (v_isleaf ? -v_ar_size : 0);

	if(v_istemp(r, V_D))
		v_lddi(r, v_sp, offset + RSAVESIZE + _vrr(r) * 4);
}
d251 1
a251 1
	int offset, framesize, last_mtc1, ty0, i;
d259 1
d261 2
d270 1
a270 1
	offset = framesize = 0;
d294 5
a298 1
			v_raw_load(v_pld(*arglist, *args, v_sp, offset+framesize),1);
a331 13
	/* 
	 * We can only emit the subtraction of the stack pointer 
	 * *after* the arguments have been moved around, since 
	 * when arguments are extracted off of the stack, we do
	 * not know how big the AR is, and so could not compute
	 * where the parameters would reside on the stack.
	 */
	if(v_isleaf) 
		sp_ip = 0;
	else {
		sp_ip = v_ip;
		v_nop();
	}
d377 10
a386 1
/* does the function have to restore any registers? */
d388 1
a388 1
	return (vi + vf > 0) || !v_isleaf;
d395 1
a395 1
	v_code *tmp;
d397 1
a398 1

d400 1
a400 2

	vi = v_naccum(V_VARI);
d402 9
d413 2
a414 2
	 * At this point in the code, sp has not been adjusted by ar_size.
	 * to make sensible offsets, we subtract it by hand.
a415 1
	offset = -v_ar_size + ARGBUILDSIZE;	/* get over the argbuild area */
d417 2
a418 3
	tmp = v_ip;
	/* compute the number of instructions needed to save regs */
	vptr = v_ip = prologue_ip - (vi + (v_isleaf == 0) + 2 * vf);
d420 2
a421 2
	/* save all callee's */
	if(!v_isleaf) 		/* save return address */
d427 1
a427 1
		/* should track whether allocated as single or double precision */
d430 7
a436 1
	v_ip = tmp;		/* reset v_ip to end of client's code */
d438 1
a438 2
	/* get over the argbuild area */
        offset = ARGBUILDSIZE + (v_isleaf ? -v_ar_size : 0);
d440 1
a440 1

d442 2
a443 2
	v_link();		/* link before any instructions have been emitted.  */
	tmp = v_ip;		/* link could have bumped v_ip */
d445 1
a445 5
	/* restore all callee's */
	if(!v_isleaf) {
		/* adjust sp and restore return address */
		v_ip = sp_ip;
		addiu(_sp, _sp, -v_ar_size); /* add in the AR offset size */
d447 2
a448 1
		v_ip = tmp;		/* reset v_ip to end of client's code */
a449 1
	}
d451 1
a456 5
	/*
	 * Should put in a check working up the code stream, that if the
	 * last instruction was an unconditional jump to this location,
	 * we delete it.
	 */
a457 1
	/* emit last return (in case they did not) */
d462 6
a467 3
	if(v_isleaf)
		v_j(v_ra);
	else {
d474 1
d561 1
d579 1
d584 112
@
