JDF B
// Created by Version 2.0 
PROJECT address_decoding
DESIGN address_decoding Normal
DEVKIT GAL16V8D-15QP
ENTRY Pure VHDL
MODULE chip_select.vhd
MODSTYLE chip_se Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE chip_se
