// Seed: 1125620688
module module_0 (
    input tri1 id_0,
    input wor  id_1
);
  reg id_3 = 1;
  always #1 id_3 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    output wor id_6,
    input supply1 id_7,
    output wire id_8,
    output tri0 id_9,
    output supply0 id_10
    , id_13,
    input wor id_11
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
