// Seed: 3072424192
module module_0 (
    input uwire id_0,
    input wand id_1,
    input wand id_2,
    input tri0 module_0,
    output supply1 id_4,
    input wand id_5,
    input wand id_6,
    output supply0 id_7,
    input tri id_8,
    output tri0 id_9
);
  assign id_4 = -1;
  assign module_1.id_25 = 0;
endmodule
module module_1 #(
    parameter id_22 = 32'd4
) (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wor id_4,
    input wand id_5,
    input wor id_6,
    output supply0 id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    output tri1 id_12,
    input wand id_13,
    input supply0 id_14,
    input wor id_15,
    input wire id_16,
    input wand id_17,
    input wor id_18
    , id_31,
    input uwire id_19,
    input wand id_20,
    output tri id_21,
    input wand _id_22,
    input tri1 id_23,
    output tri1 id_24,
    input tri id_25,
    input wire id_26,
    output wor id_27,
    input tri id_28,
    input supply0 id_29
);
  wire id_32;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_11,
      id_12,
      id_23,
      id_26,
      id_21,
      id_6,
      id_7
  );
  logic [id_22 : 1  +  1] id_33;
endmodule
