library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity a_left_shift is

   generic (N:integer:=32);
   port( M : in std_logic_vector(N-1 downto 0);
			lsa:out std_logic_vector(N-1 downto 0));
					
end a_left_shift;

architecture behavioral of a_left_shift is


begin
process (M)
begin

 lsa<=M(N-2 downto 0) & M(0);      lsa_kon<=to_stdlogicvector(to_bitvector(std_logic_vector(M)) sla 1);
 end process;
end behavioral;