#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 14 11:28:49 2022
# Process ID: 7400
# Current directory: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11040 C:\Users\digig\OneDrive - Università di Napoli Federico II\Desktop\ARC\ProgettoASD_2021-22-main\Esercizio 1\Rete_16_4\Rete_16_4.xpr
# Log file: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/vivado.log
# Journal file: C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4'
INFO: [Project 1-313] Project file moved from 'C:/Users/giuse/Documents/Progetti tesina/Esercizio 1/Rete_16_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 868.016 ; gain = 234.285
update_compile_order -fileset sources_1
esynth_design -rtl -part xc7a50ticsg324-1L -name rtl_1
Command: synth_design -rtl -part xc7a50ticsg324-1L -name rtl_1
Starting synth_design
Top: rete_16_4
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1230.348 ; gain = 173.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rete_16_4' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/rete_16_4.vhd:45]
INFO: [Synth 8-3491] module 'multiplexer_16_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd:34' bound to instance 'mux' of component 'multiplexer_16_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/rete_16_4.vhd:71]
INFO: [Synth 8-638] synthesizing module 'multiplexer_16_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd:44]
INFO: [Synth 8-3491] module 'multiplexer_4_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:34' bound to instance 'm' of component 'multiplexer_4_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd:60]
INFO: [Synth 8-638] synthesizing module 'multiplexer_4_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:44]
INFO: [Synth 8-3491] module 'multiplexer_2_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_2_1.vhd:34' bound to instance 'm' of component 'multiplexer_2_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:61]
INFO: [Synth 8-638] synthesizing module 'multiplexer_2_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_2_1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'multiplexer_2_1' (1#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_2_1.vhd:44]
INFO: [Synth 8-3491] module 'multiplexer_2_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_2_1.vhd:34' bound to instance 'm' of component 'multiplexer_2_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:61]
INFO: [Synth 8-3491] module 'multiplexer_2_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_2_1.vhd:34' bound to instance 'mux2' of component 'multiplexer_2_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'multiplexer_4_1' (2#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:44]
INFO: [Synth 8-3491] module 'multiplexer_4_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:34' bound to instance 'm' of component 'multiplexer_4_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd:60]
INFO: [Synth 8-3491] module 'multiplexer_4_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:34' bound to instance 'm' of component 'multiplexer_4_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd:60]
INFO: [Synth 8-3491] module 'multiplexer_4_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:34' bound to instance 'm' of component 'multiplexer_4_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd:60]
INFO: [Synth 8-3491] module 'multiplexer_4_1' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_4_1.vhd:34' bound to instance 'mux4' of component 'multiplexer_4_1' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'multiplexer_16_1' (3#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/multiplexer_16_1.vhd:44]
INFO: [Synth 8-3491] module 'demultiplexer_1_4' declared at 'C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/demultiplexer_1_4.vhd:34' bound to instance 'demux' of component 'demultiplexer_1_4' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/rete_16_4.vhd:78]
INFO: [Synth 8-638] synthesizing module 'demultiplexer_1_4' [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/demultiplexer_1_4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'demultiplexer_1_4' (4#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/demultiplexer_1_4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'rete_16_4' (5#1) [C:/Users/digig/OneDrive - Università di Napoli Federico II/Desktop/ARC/ProgettoASD_2021-22-main/Esercizio 1/Rete_16_4/Rete_16_4.srcs/sources_1/new/rete_16_4.vhd:45]
