m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/18.1
vbuffer
Z0 !s110 1604876556
!i10b 1
!s100 <f5Cn@jjoMWG0zEWL7W:S1
IJ@Y9SB;UCCZOFlK>bbjnQ1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1
w1604840982
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v
L0 2
Z3 OV;L;10.6d;65
r1
!s85 0
31
!s108 1604876555.000000
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/buffer.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vdigital_synthesizer_tb
!s110 1604876705
!i10b 1
!s100 LmBGMdhW`Me7e:m0hk:??3
IVAWO8am@9Wzm<TZz2<AE?1
R1
R2
w1604876634
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/tb/digital_synthesizer_tb.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/tb/digital_synthesizer_tb.v
L0 5
R3
r1
!s85 0
31
!s108 1604876705.000000
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/tb/digital_synthesizer_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/tb/digital_synthesizer_tb.v|
!i113 1
R4
R5
vdigital_synthesizer_v1
Z6 !s110 1604876558
!i10b 1
!s100 <W7KhBkfZ[KRUT`SP;PCR0
I<:<6TDh^07VA@mI?YVR7_0
R1
R2
w1604853800
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v
L0 2
R3
r1
!s85 0
31
Z7 !s108 1604876558.000000
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/digital_synthesizer_v1.v|
!i113 1
R4
R5
vLFM_phase_accum
R0
!i10b 1
!s100 nZbaW;Tz3k4f=AdLH]TeO0
IdRd4c8XSYoG5N?T]APkOX1
R1
R2
w1604849437
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v
L0 2
R3
r1
!s85 0
31
Z8 !s108 1604876556.000000
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/LFM_phase_accum.v|
!i113 1
R4
R5
n@l@f@m_phase_accum
vLFM_tb
!s110 1604842248
!i10b 1
!s100 3S`KgzNHDa:o[PU5TYo9B1
I^6^=]5WNNj]=>OiZ9Nc7H0
R1
dD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.0
w1604842244
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.0/tb/digital_synthesizer_tb.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.0/tb/digital_synthesizer_tb.v
L0 5
R3
r1
!s85 0
31
!s108 1604842247.000000
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.0/tb/digital_synthesizer_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.0/tb/digital_synthesizer_tb.v|
!i113 1
R4
R5
n@l@f@m_tb
vnoise_generator
R0
!i10b 1
!s100 Zh:ae7IVkhJQFJ>F:Ll5d0
I<>]Wk?GiCCI0n22bFD3<60
R1
R2
w1604876101
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v
L0 2
R3
r1
!s85 0
31
R8
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/noise_generator.v|
!i113 1
R4
R5
voutput_reg
Z9 !s110 1604876557
!i10b 1
!s100 QUnFoWDl`;d`a660<A<<m2
I;bE?R5CRcaQR=QdP0VnFf1
R1
R2
w1604840614
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v
L0 2
R3
r1
!s85 0
31
Z10 !s108 1604876557.000000
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/output_reg.v|
!i113 1
R4
R5
vPSK_phase_accum
R9
!i10b 1
!s100 @`Le:AlNM^HN4j[Fi=2NU3
I:YEYn]^0[5X_16e6DCn^h0
R1
R2
w1604849677
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v
L0 2
R3
r1
!s85 0
31
R10
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/PSK_phase_accum.v|
!i113 1
R4
R5
n@p@s@k_phase_accum
vROM
R9
!i10b 1
!s100 <1AElaG[zDLEhgSkziOT]0
I<FO8La?6PF=^e[b4]MjW?3
R1
R2
w1602280672
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v
L0 39
R3
r1
!s85 0
31
R10
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Quartus/Test_002/ROM.v|
!i113 1
R4
R5
n@r@o@m
vsignal_mux
R6
!i10b 1
!s100 b]F8TkdEFA0FMW@kbAA@e2
IU@__Q=C`O:9I3QW0J<Q<A2
R1
R2
w1604840473
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v
L0 2
R3
r1
!s85 0
31
R7
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/digital_synthesizer_v1.1/src/signal_mux.v|
!i113 1
R4
R5
