29
1 WORK 2 msrv32_top
2 WORK 2 msrv32_pc
3 WORK 2 msrv32_reg_block_1
4 WORK 2 msrv32_imm_generator
5 WORK 2 msrv32_immediate_adder
6 WORK 2 msrv32_integer_file
7 WORK 2 msrv32_wr_en_generator
8 WORK 2 msrv32_instruction_mux
9 WORK 2 msrv32_branch_unit
10 WORK 2 msrv32_decoder
11 WORK 2 msrv32_machine_control
12 WORK 2 msrv32_csr_file
13 WORK 2 data_wr_mux_unit
14 WORK 2 csr_data_mux_unit
15 WORK 2 mstatus_reg
16 WORK 2 misa_and_pre_data
17 WORK 2 mie_reg
18 WORK 2 mtvec_reg
19 WORK 2 mepc_and_mscratch_reg
20 WORK 2 mcause_reg
21 WORK 2 mip_reg
22 WORK 2 mtval_reg
23 WORK 2 machine_counter_setup
24 WORK 2 machine_counter
25 WORK 2 msrv32_reg_block2
26 WORK 2 msrv32_store_unit
27 WORK 2 msrv32_load_unit
28 WORK 2 msrv32_alu
29 WORK 2 msrv32_wb_mux_sel_unit
30
../rtl/msrv32_top.sv 1 457 1 1 64771 3607734003 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_pc.sv 2 44 1 1 64771 3468092924 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_reg_block_1.sv 3 17 1 1 64771 3589911911 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_imm_generator.sv 4 29 1 1 64771 3377733969 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_immediate_adder.sv 5 16 1 1 64771 3371326443 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_integer_file.sv 6 37 1 1 64771 3308074096 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_wr_en_generator.sv 7 20 1 1 64771 13978213878 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_instruction_mux.sv 8 28 1 1 64771 3424165017 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_branch_unit.sv 9 40 1 1 64771 3308074088 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_decoder.sv 10 137 1 1 64771 3263291870 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_machine_control.v 11 270 1 1 64771 3604899768 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_csr_file.v 12 251 1 1 64771 3611758454 0 0 0 0 1 0 0 1 WORK
../rtl/data_wr_mux_unit.v 13 24 1 1 64771 3611758457 0 0 0 0 1 0 0 1 WORK
../rtl/csr_data_mux_unit.v 14 69 1 1 64771 3611758456 0 0 0 0 1 0 0 1 WORK
../rtl/mstatus_reg.v 15 34 1 1 64771 3611758455 0 0 0 0 1 0 0 1 WORK
../rtl/misa_and_pre_data.v 16 20 1 1 64771 3611758453 0 0 0 0 1 0 0 1 WORK
../rtl/mie_reg.v 17 35 1 1 64771 3598231492 0 0 0 0 1 0 0 1 WORK
../rtl/mtvec_reg.v 18 37 1 1 64771 3598311384 0 0 0 0 1 0 0 1 WORK
../rtl/mepc_and_mscratch_reg.v 19 35 1 1 64771 3604899767 0 0 0 0 1 0 0 1 WORK
../rtl/mcause_reg.v 20 38 1 1 64771 3611758460 0 0 0 0 1 0 0 1 WORK
../rtl/mip_reg.v 21 28 1 1 64771 3604899769 0 0 0 0 1 0 0 1 WORK
../rtl/mtval_reg.v 22 27 1 1 64771 3598311362 0 0 0 0 1 0 0 1 WORK
../rtl/machine_counter_setup.v 23 31 1 1 64771 3611758459 0 0 0 0 1 0 0 1 WORK
../rtl/machine_counter.v 24 77 1 1 64771 3611758458 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_reg_block2.sv 25 86 1 1 64771 3308721888 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_store_unit.sv 26 84 1 1 64771 3245986250 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_load_unit.sv 27 47 1 1 64771 3423116480 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_alu.sv 28 53 1 1 64771 3395398779 0 0 0 0 1 0 0 1 WORK
../rtl/msrv32_wb_mux_sel_unit.sv 29 37 1 1 64771 3423116500 0 0 0 0 1 0 0 1 WORK
/home1/BRN49/RuthvikBJ/VLSI_RN/projects/RISC-V/script_linting/vcst_rtdb/spyglass/vc_lint0/msrv32_top/VC_GOAL0/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc 30 -1 7 1 64771 4400209788 0 0 0 0 0 0 0 0 N.A.
1 1 457 1
2 1 44 2
3 1 17 3
4 1 29 4
5 1 16 5
6 1 37 6
7 1 20 7
8 1 28 8
9 1 40 9
10 1 137 10
11 18 270 11
12 32 251 12
13 4 24 13
14 4 69 14
15 2 34 15
16 4 20 16
17 4 35 17
18 2 37 18
19 2 35 19
20 2 38 20
21 2 28 21
22 3 27 22
23 4 31 23
24 2 77 24
25 1 86 25
26 1 84 26
27 1 47 27
28 1 53 28
29 1 37 29
