/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [2:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_65z;
  reg [3:0] celloutsig_0_66z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[16] | ~(celloutsig_1_0z[13]);
  assign celloutsig_1_3z = celloutsig_1_0z[11] | ~(in_data[177]);
  assign celloutsig_0_21z = celloutsig_0_14z[6] | ~(celloutsig_0_4z);
  assign celloutsig_0_24z = in_data[28] | ~(celloutsig_0_2z[1]);
  assign celloutsig_0_41z = celloutsig_0_15z[3] | celloutsig_0_34z;
  assign celloutsig_1_2z = celloutsig_1_0z[1] | in_data[178];
  assign celloutsig_0_10z = celloutsig_0_4z | celloutsig_0_1z[1];
  assign celloutsig_0_0z = in_data[62] ^ in_data[19];
  assign celloutsig_1_18z = celloutsig_1_10z ^ in_data[99];
  assign celloutsig_0_19z = celloutsig_0_17z[2] ^ in_data[25];
  assign celloutsig_0_29z = celloutsig_0_21z ^ celloutsig_0_12z;
  assign celloutsig_1_7z = ~(celloutsig_1_4z[1] ^ celloutsig_1_6z);
  assign celloutsig_0_12z = ~(celloutsig_0_8z ^ in_data[83]);
  assign celloutsig_0_25z = ~(celloutsig_0_24z ^ celloutsig_0_10z);
  assign celloutsig_0_5z = { celloutsig_0_1z[4:0], celloutsig_0_2z } + { in_data[28:26], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_9z[10:1] = { celloutsig_0_5z[3:1], celloutsig_0_1z } + { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z[6:1] };
  assign celloutsig_0_13z = { in_data[77:71], celloutsig_0_5z } + { celloutsig_0_9z[6:1], celloutsig_0_1z[0], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_14z = celloutsig_0_9z[9:1] + { celloutsig_0_9z[7:1], celloutsig_0_1z[0], 1'h1 };
  assign celloutsig_0_15z = { celloutsig_0_5z[1], celloutsig_0_9z[10:1], celloutsig_0_1z[0], celloutsig_0_10z, celloutsig_0_7z } + { celloutsig_0_2z[1:0], celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_34z = { celloutsig_0_15z[4:3], celloutsig_0_26z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_28z, 1'h1, celloutsig_0_1z } === { celloutsig_0_17z[6:1], celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_21z, 1'h1, celloutsig_0_22z, 1'h1, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_26z[9:1] };
  assign celloutsig_1_10z = in_data[116:111] === { in_data[178:176], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[26:14], celloutsig_0_0z, celloutsig_0_7z } === { 1'h0, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_14z[8:5], celloutsig_0_10z } === { celloutsig_0_1z[4:3], 1'h1, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_7z } === { celloutsig_0_17z[4:2], celloutsig_0_20z, celloutsig_0_9z[10:1], celloutsig_0_1z[0], celloutsig_0_19z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_13z[14:7], celloutsig_0_24z } === { celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_32z = celloutsig_0_26z[3:0] === { celloutsig_0_28z, celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_21z ? { celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_23z } : { in_data[92:91], celloutsig_0_8z };
  assign celloutsig_0_65z = celloutsig_0_18z ? { celloutsig_0_5z, celloutsig_0_0z } : { celloutsig_0_14z[6:2], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_45z };
  assign celloutsig_1_0z = in_data[103] ? in_data[164:142] : in_data[152:130];
  assign celloutsig_1_4z = celloutsig_1_3z ? { celloutsig_1_0z[11:6], celloutsig_1_1z } : { celloutsig_1_0z[6:1], celloutsig_1_2z };
  assign celloutsig_0_17z = celloutsig_0_16z ? { celloutsig_0_15z[16:13], celloutsig_0_1z } : { celloutsig_0_13z[13:9], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_19z = - celloutsig_1_4z;
  assign celloutsig_0_26z = - { in_data[41:33], celloutsig_0_0z };
  assign celloutsig_0_3z = | celloutsig_0_1z[3:1];
  assign celloutsig_0_4z = | in_data[76:62];
  assign celloutsig_0_45z = | { celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_41z };
  assign celloutsig_0_16z = | celloutsig_0_5z[2:0];
  assign celloutsig_0_18z = | celloutsig_0_15z[16:9];
  assign celloutsig_0_33z = | { celloutsig_0_17z[1], celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_7z = { celloutsig_0_1z[5:0], celloutsig_0_4z } <<< celloutsig_0_5z[6:0];
  assign celloutsig_0_1z = { in_data[5:0], celloutsig_0_0z } <<< { in_data[81], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~((celloutsig_1_4z[2] & celloutsig_1_4z[6]) | celloutsig_1_3z);
  assign celloutsig_0_22z = ~((celloutsig_0_20z & 1'h1) | celloutsig_0_8z);
  always_latch
    if (clkin_data[32]) celloutsig_0_66z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_66z = celloutsig_0_1z[3:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[16:15], celloutsig_0_0z };
  assign celloutsig_0_9z[0] = celloutsig_0_1z[0];
  assign { out_data[128], out_data[102:96], out_data[40:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
