// Seed: 2314535037
module module_0 (
    input tri1 id_0,
    output wand id_1,
    input supply1 id_2
);
  wire id_4;
  assign module_1.type_5 = 0;
  uwire id_5 = id_0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7,
    output tri1 id_8
);
  assign id_7 = 1;
  wire id_10;
  assign id_8 = id_1;
  assign {id_2 == id_0++} = 1;
  always @(!id_3 == (id_3) or 1) id_0 = 1 == 1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4
  );
endmodule
