# Contains configuration variables and definitions for server side code 
# Used for automated generation of instructions in riscv_gen.py

GPRs = list(range(32))
VREGS = list(range(32))
FREGS = list(range(32))

# Special test registers and immediates to bias toward
SPECIAL_GPRS = [0, 1, 2, 31]  # x0, ra, sp, t6
SPECIAL_FPRS = [0, 1, 31]     # f0, f1, f31
SPECIAL_VREGS = [0, 1, 31]
SPECIAL_SIMMS = [0, 1, -1, (1 << 11) - 1, -(1 << 11)]
SPECIAL_UIMMS = [0, 1, (1 << 12) - 1, (1 << 12), (1 << 10)]

# probability that the special test values are used 
GPR_SPECIAL = 0.2
FPR_SPECIAL = 0.2
VREG_SPECIAL = 0.3
IMM_SPECIAL = 0.875

# probability to generate an extra instruction (with bit/endian flipped)
FLIP_PROBABILITY = 0.5
ENDIAN_PROBABILITY = 0.5

# pseudo instructions:"la"

# "vfmadd.s", "vfmsub.s", "vfnmsub.s", "vfnmadd.s", "vfmadd.d", "vfmsub.d", "vfnmsub.d", "vfnmadd.d"

"vfcvt.s.d", "vfcvt.d.s", "vfcvt.s.l", "vfcvt.s.lu", "vfcvt.s.w",
    "vfcvt.s.wu", "vfcvt.d.l", "vfcvt.d.lu", "vfcvt.d.w", "vfcvt.d.wu", "vfcvt.l.s",
    "vfcvt.lu.s", "vfcvt.w.s", "vfcvt.wu.s", "vfcvt.l.d", "vfcvt.lu.d",
    "vfcvt.w.d", "vfcvt.wu.d"
"vlsb", "vlsh", "vlsw", "vlsd", "vlsbu", "vlshu", "vlswu", "vssb", "vssh", "vssw", "vssd",
    "vlab", "vlah", "vlaw", "vlad", "vlabu", "vlahu", "vlawu", "vsab", "vsah", "vsaw", "vsad"
"vlb", "vlh", "vlw", "vld", "vlbu", "vlhu", "vlwu", "vsb", "vsh", "vsw", "vsd",
  "vlsegb", "vlsegh", "vlsegw", "vlsegd", "vlsegbu", "vlseghu", "vlsegwu", "vssegb", "vssegh", "vssegw", "vssegd",
  "vlstb", "vlsth", "vlstw", "vlstd", "vlstbu", "vlsthu", "vlstwu", "vsstb", "vssth", "vsstw", "vsstd",
  "vlsegstb", "vlsegsth", "vlsegstw", "vlsegstd", "vlsegstbu", "vlsegsthu", "vlsegstwu", "vssegstb", "vssegsth", "vssegstw", "vssegstd",
    "vlxb", "vlxh", "vlxw", "vlxd", "vlxbu", "vlxhu", "vlxwu", "vsxb", "vsxh", "vsxw", "vsxd",
    "vlsegxb", "vlsegxh", "vlsegxw", "vlsegxd", "vlsegxbu", "vlsegxhu", "vlsegxwu", "vssegxb", "vssegxh", "vssegxw", "vssegxd"
"vamoadd.w", "vamoswap.w", "vamoand.w", "vamoor.w", "vamomin.w", "vamominu.w",
    "vamomax.w", "vamomaxu.w", "vamoxor.w", "vamoadd.d", "vamoswap.d", "vamoand.d", "vamoor.d",
    "vamomin.d", "vamominu.d", "vamomax.d", "vamomaxu.d", "vamoxor.d"
"vsetcfg", "vstop", "vsetvl", "veidx", "vf",
    "vmcs", "vmca", "fence"
# vse128.v, vse1024.v
# rvv-bench

###############################################################################################

# Opcodes (7-bit) â€” canonical major opcode values
OP_R        = 0x33  # 0110011
OP_IMM      = 0x13  # 0010011
OP_LUI      = 0x37  # 0110111
OP_AUIPC    = 0x17  # 0010111
OP_JAL      = 0x6f  # 1101111
OP_JALR     = 0x67  # 1100111
OP_BRANCH   = 0x63  # 1100011
OP_LOAD     = 0x03  # 0000011
OP_STORE    = 0x23  # 0100011
OP_MISC     = 0x0f  # 0001111 (fence)
OP_SYSTEM   = 0x73  # 1110011
OP_AMO      = 0x2f  # 0101111 (AMO/Atomic)

# RV64 32-bit operations (w variants)
OP_IMM_32   = 0x1b  # for I-type w instructions
OP_R_32       = 0x3b  # for R-type w instructions 

# Floating-point
OP_FPU      = 0x53   # 1010011 (FP)
OP_LOAD_FP  = 0x07   # floating-point load
OP_STORE_FP = 0x27   # floating-point store

# Vector / RVV / FMA
OP_VECTOR   = 0x57   # 1010111 (RVV, OP-V/OPIVV space)
OP_FMA      = 0x5b   # (fused multiply-add)

# We'll implement many common mnemonics below. CSR mnemonics are intentionally omitted.
RV32I_TEMPLATES = [
    # is_alu
    ("ADD", "R", {"opcode":OP_R, "funct3":0x0, "funct7":0x00}),
    ("SUB", "R", {"opcode":OP_R, "funct3":0x0, "funct7":0x20}),
    ("SLL", "R", {"opcode":OP_R, "funct3":0x1, "funct7":0x00}),
    ("XOR", "R", {"opcode":OP_R, "funct3":0x4, "funct7":0x00}),
    ("SRL", "R", {"opcode":OP_R, "funct3":0x5, "funct7":0x00}),
    ("SRA", "R", {"opcode":OP_R, "funct3":0x5, "funct7":0x20}),
    ("OR",  "R", {"opcode":OP_R, "funct3":0x6, "funct7":0x00}),
    ("AND", "R", {"opcode":OP_R, "funct3":0x7, "funct7":0x00}),

    ("ADDI","I", {"opcode":OP_IMM, "funct3":0x0}),
    ("XORI","I", {"opcode":OP_IMM, "funct3":0x4}),
    ("ORI", "I", {"opcode":OP_IMM, "funct3":0x6}),
    ("ANDI","I", {"opcode":OP_IMM, "funct3":0x7}),

    ("ADDIW", "I", {"opcode": OP_IMM_32, "funct3": 0x0}),

    # M_OPS (R-type, opcode 0x33)
    ("MUL",    "R", {"opcode":OP_R, "funct3":0x0, "funct7":0x01}),   
    ("MULH",   "R", {"opcode":OP_R, "funct3":0x1, "funct7":0x01}),   
    ("MULHSU", "R", {"opcode":OP_R, "funct3":0x2, "funct7":0x01}),   
    ("MULHU",  "R", {"opcode":OP_R, "funct3":0x3, "funct7":0x01}),   
    ("DIV",    "R", {"opcode":OP_R, "funct3":0x4, "funct7":0x01}),   
    ("DIVU",   "R", {"opcode":OP_R, "funct3":0x5, "funct7":0x01}),   
    ("REM",    "R", {"opcode":OP_R, "funct3":0x6, "funct7":0x01}),   
    ("REMU",   "R", {"opcode":OP_R, "funct3":0x7, "funct7":0x01}),    

    # I_SHIFTS (I-type, opcode 0x13)
    ("SLLI",  "SHIFT", {"opcode":OP_IMM, "funct3":0x1, "funct7":0x00}),    
    ("SRLI",  "SHIFT", {"opcode":OP_IMM, "funct3":0x5, "funct7":0x00}),    
    ("SRAI",  "SHIFT", {"opcode":OP_IMM, "funct3":0x5, "funct7":0x20}),  

    ("SLLIW", "SHIFT", {"opcode": OP_IMM_32, "funct3": 0x1, "funct7": 0x00}),
    ("SRLIW", "SHIFT", {"opcode": OP_IMM_32, "funct3": 0x5, "funct7": 0x00}),
    ("SRAIW", "SHIFT", {"opcode": OP_IMM_32, "funct3": 0x5, "funct7": 0x20}),

    ("ADDW",  "R", {"opcode": OP_R_32, "funct3": 0x0, "funct7": 0x00}),
    ("SUBW",  "R", {"opcode": OP_R_32, "funct3": 0x0, "funct7": 0x20}),
    ("SLLW",  "R", {"opcode": OP_R_32, "funct3": 0x1, "funct7": 0x00}),
    ("SRLW",  "R", {"opcode": OP_R_32, "funct3": 0x5, "funct7": 0x00}),
    ("SRAW",  "R", {"opcode": OP_R_32, "funct3": 0x5, "funct7": 0x20}),
    ("MULW",  "R", {"opcode": OP_R_32, "funct3": 0x0, "funct7": 0x01}),
    ("DIVW",  "R", {"opcode": OP_R_32, "funct3": 0x4, "funct7": 0x01}),
    ("DIVUW", "R", {"opcode": OP_R_32, "funct3": 0x5, "funct7": 0x01}),
    ("REMW",  "R", {"opcode": OP_R_32, "funct3": 0x6, "funct7": 0x01}),
    ("REMUW", "R", {"opcode": OP_R_32, "funct3": 0x7, "funct7": 0x01}),

    # is_cmp
    ("SLTI", "I", {"opcode":OP_IMM, "funct3":0x2}),
    ("SLTIU","I", {"opcode":OP_IMM, "funct3":0x3}),
    ("SLT",  "R", {"opcode":OP_R, "funct3":0x2, "funct7":0x00}),
    ("SLTU", "R", {"opcode":OP_R, "funct3":0x3, "funct7":0x00}),  

    # Loads (I-type, opcode 0x03)
    ("LB",  "I", {"opcode":OP_LOAD, "funct3":0x0}),
    ("LH",  "I", {"opcode":OP_LOAD, "funct3":0x1}),
    ("LW",  "I", {"opcode":OP_LOAD, "funct3":0x2}),
    ("LBU", "I", {"opcode":OP_LOAD, "funct3":0x4}),   # missing in your list
    ("LHU", "I", {"opcode":OP_LOAD, "funct3":0x5}),   # missing in your list
    ("LWU", "I", {"opcode":OP_LOAD, "funct3":0x6}),   # RV64 only
    ("LD",  "I", {"opcode":OP_LOAD, "funct3":0x3}),   # RV64 only

    # Stores (S-type, opcode 0x23)
    ("SB", "S", {"opcode":OP_STORE, "funct3":0x0}),
    ("SH", "S", {"opcode":OP_STORE, "funct3":0x1}),
    ("SW", "S", {"opcode":OP_STORE, "funct3":0x2}),
    ("SD", "S", {"opcode":OP_STORE, "funct3":0x3}),     # RV64 only

    # Branches (B-type, opcode 0x63)
    ("BEQ",  "B", {"opcode":OP_BRANCH, "funct3":0x0}),
    ("BNE",  "B", {"opcode":OP_BRANCH, "funct3":0x1}),
    ("BLT",  "B", {"opcode":OP_BRANCH, "funct3":0x4}),
    ("BGE",  "B", {"opcode":OP_BRANCH, "funct3":0x5}),
    ("BLTU", "B", {"opcode":OP_BRANCH, "funct3":0x6}),
    ("BGEU", "B", {"opcode":OP_BRANCH, "funct3":0x7}),

    # Jumps and upper immediates
    ("JAL",   "JAL",  {"opcode":OP_JAL}),
    ("JALR",  "JALR", {"opcode":OP_JALR, "funct3":0x0}),  # I-type
    ("LUI",   "U",  {"opcode":OP_LUI}),
    ("AUIPC", "U",  {"opcode":OP_AUIPC}),

    # fences and misc
    ("FENCE",  "FENCE", {"opcode":OP_MISC,   "funct3":0x00}),
    ("ECALL",  "SYS",   {"opcode":OP_SYSTEM, "imm":0x00}),
    ("EBREAK", "SYS",   {"opcode":OP_SYSTEM, "imm":0x01}),
]
AMO_TEMPLATES = [
    # Atomic AMO (opcode 0x2f)
    ("AMOSWAP.W", "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x01}),
    ("AMOADD.W",  "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x00}),
    ("AMOXOR.W",  "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x04}),
    ("AMOAND.W",  "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x0c}),
    ("AMOOR.W",   "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x08}),
    ("AMOMIN.W",  "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x10}),
    ("AMOMAX.W",  "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x14}),
    ("AMOMINU.W", "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x18}),
    ("AMOMAXU.W", "AMO", {"opcode": OP_AMO, "funct3":0x2,  "funct7":0x1c}),

    # RV64 only 
    ("AMOADD.D",  "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x00}),
    ("AMOSWAP.D", "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x01}),
    ("AMOXOR.D",  "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x04}),
    ("AMOAND.D",  "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x0C}),
    ("AMOOR.D",   "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x08}),
    ("AMOMIN.D",  "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x10}),
    ("AMOMAX.D",  "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x14}),
    ("AMOMINU.D", "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x18}),
    ("AMOMAXU.D", "AMO", {"opcode": OP_AMO, "funct3": 0x3, "funct5": 0x1C}),
]

FLOATING_TEMPLATES = [
    # Floating-point operations (F and D precision) (opcode 0x53)
    ("FADD.S", "F", {"opcode": OP_FPU, "funct3": 0x0, "funct7": 0x00}),
    ("FSUB.S", "F", {"opcode": OP_FPU, "funct3": 0x0, "funct7": 0x08}),
    ("FMUL.S", "F", {"opcode": OP_FPU, "funct3": 0x0, "funct7": 0x10}),
    ("FDIV.S", "F", {"opcode": OP_FPU, "funct3": 0x0, "funct7": 0x18}),

    ("FADD.D", "F", {"opcode": OP_FPU, "funct3": 0x1, "funct7": 0x00}),
    ("FSUB.D", "F", {"opcode": OP_FPU, "funct3": 0x1, "funct7": 0x08}),
    ("FMUL.D", "F", {"opcode": OP_FPU, "funct3": 0x1, "funct7": 0x10}),
    ("FDIV.D", "F", {"opcode": OP_FPU, "funct3": 0x1, "funct7": 0x18}),
    
    # Floating-point loads (FLOAD) (opcode 0x07)
    ("FLW", "FLOAD", {"opcode": OP_LOAD_FP, "funct3": 0x2}),
    ("FLD", "FLOAD", {"opcode": OP_LOAD_FP, "funct3": 0x3}),
    # Floating-point stores (FSTORE) (opcode 0x27)
    ("FSW", "FSTORE", {"opcode": OP_STORE_FP, "funct3": 0x2}),
    ("FSD", "FSTORE", {"opcode": OP_STORE_FP, "funct3": 0x3}),

    ("FSQRT.S",  "R", {"opcode": OP_FPU, "funct7": 0x2A, "funct3":0x00}),
    ("FMIN.S",   "R", {"opcode": OP_FPU, "funct7": 0x01, "funct3":0x01}),
    ("FMAX.S",   "R", {"opcode": OP_FPU, "funct7": 0x01, "funct3":0x01}),
    ("FSGNJ.S",  "R", {"opcode": OP_FPU, "funct7": 0x00, "funct3":0x00}),
    ("FSGNJN.S", "R", {"opcode": OP_FPU, "funct7": 0x00, "funct3":0x01}),
    ("FSGNJX.S", "R", {"opcode": OP_FPU, "funct7": 0x00, "funct3":0x02}),

    # Double-precision
    ("FSQRT.D",  "R", {"opcode": OP_FPU, "funct7": 0x2B, "funct3":0x00}),
    ("FMIN.D",   "R", {"opcode": OP_FPU, "funct7": 0x01, "funct3":0x01}),
    ("FMAX.D",   "R", {"opcode": OP_FPU, "funct7": 0x01, "funct3":0x01}),
    ("FSGNJ.D",  "R", {"opcode": OP_FPU, "funct7": 0x01, "funct3":0x00}),
    ("FSGNJN.D", "R", {"opcode": OP_FPU, "funct7": 0x01, "funct3":0x01}),
    ("FSGNJX.D", "R", {"opcode": OP_FPU, "funct7": 0x01, "funct3":0x02}),

]

# Minimal vector-like templates (R-type with opcode 0x57). These are simple approximations to include vector encodings.
VECTOR_TEMPLATES = [
    ("VADD_VV",  "VR",  {"opcode": OP_VECTOR, "funct6": 0x00, "funct3": 0x0}),
    ("VSUB_VV",  "VR",  {"opcode": OP_VECTOR, "funct6": 0x04, "funct3": 0x0}),
    ("VMUL_VV",  "VR",  {"opcode": OP_VECTOR, "funct6": 0x01, "funct3": 0x0}),
    ("VDIV_VV",  "VR",  {"opcode": OP_VECTOR, "funct6": 0x02, "funct3": 0x0}),
    ("VAND_VV",  "VR",  {"opcode": OP_VECTOR, "funct6": 0x07, "funct3": 0x0}),
    ("VOR_VV",   "VR",  {"opcode": OP_VECTOR, "funct6": 0x06, "funct3": 0x0}),
    ("VXOR_VV",  "VR",  {"opcode": OP_VECTOR, "funct6": 0x05, "funct3": 0x0}),

    # R4-type (e.g. fused multiply-add)
    ("VFMADD_VV",  "VR4", {"opcode": OP_FMA, "funct6": 0x00, "funct3": 0x0}),
    ("VFNMADD_VV", "VR4", {"opcode": OP_FMA, "funct6": 0x01, "funct3": 0x0}),
    ("VFMSUB_VV",  "VR4", {"opcode": OP_FMA, "funct6": 0x02, "funct3": 0x0}),
    ("VFNMSUB_VV", "VR4", {"opcode": OP_FMA, "funct6": 0x03, "funct3": 0x0}),

    # I-type vector instructions (shifts)
    ("VSLL_VI", "VI", {"opcode": OP_VECTOR, "funct6": 0x08, "funct3": 0x1}),
    ("VSRL_VI", "VI", {"opcode": OP_VECTOR, "funct6": 0x09, "funct3": 0x1}),
    ("VSRA_VI", "VI", {"opcode": OP_VECTOR, "funct6": 0x0a, "funct3": 0x1}),

    # M-type (vector mask instructions)
    ("VMAND_MM",   "VM", {"opcode": OP_VECTOR, "funct6": 0x20, "funct3": 0x7}),
    ("VMNAND_MM",  "VM", {"opcode": OP_VECTOR, "funct6": 0x21, "funct3": 0x7}),
    ("VMOR_MM",    "VM", {"opcode": OP_VECTOR, "funct6": 0x22, "funct3": 0x7}),
    ("VMNOR_MM",   "VM", {"opcode": OP_VECTOR, "funct6": 0x23, "funct3": 0x7}),
    ("VMXOR_MM",   "VM", {"opcode": OP_VECTOR, "funct6": 0x24, "funct3": 0x7}),
    ("VMXNOR_MM",  "VM", {"opcode": OP_VECTOR, "funct6": 0x25, "funct3": 0x7}),
    ("VMORNOT_MM", "VM", {"opcode": OP_VECTOR, "funct6": 0x26, "funct3": 0x7}),

    ("VADD_VX",  "VX", {"opcode": OP_VECTOR, "funct3":0x0, "funct6":0x01}),
    ("VSUB_VX",  "VX", {"opcode": OP_VECTOR, "funct3":0x0, "funct6":0x05}),
    ("VMUL_VX",  "VX", {"opcode": OP_VECTOR, "funct3":0x1, "funct6":0x01}),       
]
