# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1 \
    name col_sums_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_31 \
    op interface \
    ports { col_sums_31_address0 { O 1 vector } col_sums_31_ce0 { O 1 bit } col_sums_31_we0 { O 1 bit } col_sums_31_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2 \
    name col_sums_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_30 \
    op interface \
    ports { col_sums_30_address0 { O 1 vector } col_sums_30_ce0 { O 1 bit } col_sums_30_we0 { O 1 bit } col_sums_30_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name col_sums_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_29 \
    op interface \
    ports { col_sums_29_address0 { O 1 vector } col_sums_29_ce0 { O 1 bit } col_sums_29_we0 { O 1 bit } col_sums_29_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name col_sums_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_28 \
    op interface \
    ports { col_sums_28_address0 { O 1 vector } col_sums_28_ce0 { O 1 bit } col_sums_28_we0 { O 1 bit } col_sums_28_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name col_sums_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_27 \
    op interface \
    ports { col_sums_27_address0 { O 1 vector } col_sums_27_ce0 { O 1 bit } col_sums_27_we0 { O 1 bit } col_sums_27_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name col_sums_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_26 \
    op interface \
    ports { col_sums_26_address0 { O 1 vector } col_sums_26_ce0 { O 1 bit } col_sums_26_we0 { O 1 bit } col_sums_26_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name col_sums_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_25 \
    op interface \
    ports { col_sums_25_address0 { O 1 vector } col_sums_25_ce0 { O 1 bit } col_sums_25_we0 { O 1 bit } col_sums_25_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name col_sums_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_24 \
    op interface \
    ports { col_sums_24_address0 { O 1 vector } col_sums_24_ce0 { O 1 bit } col_sums_24_we0 { O 1 bit } col_sums_24_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name col_sums_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_23 \
    op interface \
    ports { col_sums_23_address0 { O 1 vector } col_sums_23_ce0 { O 1 bit } col_sums_23_we0 { O 1 bit } col_sums_23_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name col_sums_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_22 \
    op interface \
    ports { col_sums_22_address0 { O 1 vector } col_sums_22_ce0 { O 1 bit } col_sums_22_we0 { O 1 bit } col_sums_22_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name col_sums_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_21 \
    op interface \
    ports { col_sums_21_address0 { O 1 vector } col_sums_21_ce0 { O 1 bit } col_sums_21_we0 { O 1 bit } col_sums_21_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name col_sums_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_20 \
    op interface \
    ports { col_sums_20_address0 { O 1 vector } col_sums_20_ce0 { O 1 bit } col_sums_20_we0 { O 1 bit } col_sums_20_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name col_sums_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_19 \
    op interface \
    ports { col_sums_19_address0 { O 1 vector } col_sums_19_ce0 { O 1 bit } col_sums_19_we0 { O 1 bit } col_sums_19_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name col_sums_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_18 \
    op interface \
    ports { col_sums_18_address0 { O 1 vector } col_sums_18_ce0 { O 1 bit } col_sums_18_we0 { O 1 bit } col_sums_18_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name col_sums_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_17 \
    op interface \
    ports { col_sums_17_address0 { O 1 vector } col_sums_17_ce0 { O 1 bit } col_sums_17_we0 { O 1 bit } col_sums_17_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name col_sums_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_16 \
    op interface \
    ports { col_sums_16_address0 { O 1 vector } col_sums_16_ce0 { O 1 bit } col_sums_16_we0 { O 1 bit } col_sums_16_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name col_sums_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_15 \
    op interface \
    ports { col_sums_15_address0 { O 1 vector } col_sums_15_ce0 { O 1 bit } col_sums_15_we0 { O 1 bit } col_sums_15_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name col_sums_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_14 \
    op interface \
    ports { col_sums_14_address0 { O 1 vector } col_sums_14_ce0 { O 1 bit } col_sums_14_we0 { O 1 bit } col_sums_14_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name col_sums_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_13 \
    op interface \
    ports { col_sums_13_address0 { O 1 vector } col_sums_13_ce0 { O 1 bit } col_sums_13_we0 { O 1 bit } col_sums_13_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name col_sums_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_12 \
    op interface \
    ports { col_sums_12_address0 { O 1 vector } col_sums_12_ce0 { O 1 bit } col_sums_12_we0 { O 1 bit } col_sums_12_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name col_sums_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_11 \
    op interface \
    ports { col_sums_11_address0 { O 1 vector } col_sums_11_ce0 { O 1 bit } col_sums_11_we0 { O 1 bit } col_sums_11_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name col_sums_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_10 \
    op interface \
    ports { col_sums_10_address0 { O 1 vector } col_sums_10_ce0 { O 1 bit } col_sums_10_we0 { O 1 bit } col_sums_10_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name col_sums_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_9 \
    op interface \
    ports { col_sums_9_address0 { O 1 vector } col_sums_9_ce0 { O 1 bit } col_sums_9_we0 { O 1 bit } col_sums_9_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name col_sums_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_8 \
    op interface \
    ports { col_sums_8_address0 { O 1 vector } col_sums_8_ce0 { O 1 bit } col_sums_8_we0 { O 1 bit } col_sums_8_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name col_sums_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_7 \
    op interface \
    ports { col_sums_7_address0 { O 1 vector } col_sums_7_ce0 { O 1 bit } col_sums_7_we0 { O 1 bit } col_sums_7_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name col_sums_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_6 \
    op interface \
    ports { col_sums_6_address0 { O 1 vector } col_sums_6_ce0 { O 1 bit } col_sums_6_we0 { O 1 bit } col_sums_6_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name col_sums_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_5 \
    op interface \
    ports { col_sums_5_address0 { O 1 vector } col_sums_5_ce0 { O 1 bit } col_sums_5_we0 { O 1 bit } col_sums_5_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name col_sums_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_4 \
    op interface \
    ports { col_sums_4_address0 { O 1 vector } col_sums_4_ce0 { O 1 bit } col_sums_4_we0 { O 1 bit } col_sums_4_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name col_sums_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_3 \
    op interface \
    ports { col_sums_3_address0 { O 1 vector } col_sums_3_ce0 { O 1 bit } col_sums_3_we0 { O 1 bit } col_sums_3_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name col_sums_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_2 \
    op interface \
    ports { col_sums_2_address0 { O 1 vector } col_sums_2_ce0 { O 1 bit } col_sums_2_we0 { O 1 bit } col_sums_2_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name col_sums_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums_1 \
    op interface \
    ports { col_sums_1_address0 { O 1 vector } col_sums_1_ce0 { O 1 bit } col_sums_1_we0 { O 1 bit } col_sums_1_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name col_sums \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename col_sums \
    op interface \
    ports { col_sums_address0 { O 1 vector } col_sums_ce0 { O 1 bit } col_sums_we0 { O 1 bit } col_sums_d0 { O 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'col_sums'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName top_kernel_flow_control_loop_pipe_sequential_init_U
set CompName top_kernel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix top_kernel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


