<!doctype html><html class="not-ready text-sm lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Lines and Triangles - Project F</title><meta name=theme-color><meta name=description content="Welcome back to Exploring FPGA Graphics. It&rsquo;s time to turn our attention to drawing. Most modern computer graphics come down to drawing triangles and colouring them in. So, it seems fitting to begin our drawing tour with triangles and the straight lines that form them. This post will implement Bresenham&rsquo;s line algorithm in Verilog and create lines, triangles, and even a cube (our first sort-of 3D).
In this series, we learn about graphics at the hardware level and get a feel for the power of FPGAs."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.115.4"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta property="og:title" content="Lines and Triangles"><meta property="og:description" content="Welcome back to Exploring FPGA Graphics. It&rsquo;s time to turn our attention to drawing. Most modern computer graphics come down to drawing triangles and colouring them in. So, it seems fitting to begin our drawing tour with triangles and the straight lines that form them. This post will implement Bresenham&rsquo;s line algorithm in Verilog and create lines, triangles, and even a cube (our first sort-of 3D).
In this series, we learn about graphics at the hardware level and get a feel for the power of FPGAs."><meta property="og:type" content="article"><meta property="og:url" content="https://projectf.io/posts/lines-and-triangles/"><meta property="og:image" content="https://projectf.io/img/posts/lines-and-triangles/social-card.jpg"><meta property="article:section" content="posts"><meta property="article:published_time" content="2021-01-28T00:00:00+00:00"><meta property="article:modified_time" content="2023-07-14T00:00:00+00:00"><meta itemprop=name content="Lines and Triangles"><meta itemprop=description content="Welcome back to Exploring FPGA Graphics. It&rsquo;s time to turn our attention to drawing. Most modern computer graphics come down to drawing triangles and colouring them in. So, it seems fitting to begin our drawing tour with triangles and the straight lines that form them. This post will implement Bresenham&rsquo;s line algorithm in Verilog and create lines, triangles, and even a cube (our first sort-of 3D).
In this series, we learn about graphics at the hardware level and get a feel for the power of FPGAs."><meta itemprop=datePublished content="2021-01-28T00:00:00+00:00"><meta itemprop=dateModified content="2023-07-14T00:00:00+00:00"><meta itemprop=wordCount content="5914"><meta itemprop=image content="https://projectf.io/img/posts/lines-and-triangles/social-card.jpg"><meta itemprop=keywords content="graphics,arty-a7,icebreaker,verilator,"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/img/posts/lines-and-triangles/social-card.jpg"><meta name=twitter:title content="Lines and Triangles"><meta name=twitter:description content="Welcome back to Exploring FPGA Graphics. It&rsquo;s time to turn our attention to drawing. Most modern computer graphics come down to drawing triangles and colouring them in. So, it seems fitting to begin our drawing tour with triangles and the straight lines that form them. This post will implement Bresenham&rsquo;s line algorithm in Verilog and create lines, triangles, and even a cube (our first sort-of 3D).
In this series, we learn about graphics at the hardware level and get a feel for the power of FPGAs."></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[5rem] max-w-3xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github</a>
<a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon</a>
<a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-10rem)] max-w-3xl px-8 pt-20 pb-1 dark:prose-invert"><article><header class=mb-1><h1 class="!my-0 pb-2.5">Lines and Triangles</h1><div class="text-sm opacity-60">Published
<time>28 Jan 2021</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>14 Jul 2023</time></span></div></header><section><p>Welcome back to <em>Exploring FPGA Graphics</em>. It&rsquo;s time to turn our attention to drawing. Most modern computer graphics come down to drawing triangles and colouring them in. So, it seems fitting to begin our drawing tour with triangles and the straight lines that form them. This post will implement Bresenham&rsquo;s line algorithm in Verilog and create lines, triangles, and even a cube (our first sort-of 3D).</p><p>In this series, we learn about graphics at the hardware level and get a feel for the power of FPGAs. We&rsquo;ll learn how screens work, play Pong, create starfields and sprites, paint Michelangelo&rsquo;s David, draw lines and triangles, and animate characters and shapes. New to the series? Start with <a href=/posts/fpga-graphics/>Beginning FPGA Graphics</a>.</p><p><img src=/img/posts/lines-and-triangles/banner.png alt title></p><h3 id=series-outline>Series Outline</h3><ul><li><a href=/posts/fpga-graphics/>Beginning FPGA Graphics</a> - video signals and basic graphics</li><li><a href=/posts/racing-the-beam/>Racing the Beam</a> - simple demo effects with minimal logic</li><li><a href=/posts/fpga-pong/>FPGA Pong</a> - recreate the classic arcade on an FPGA</li><li><a href=/posts/display-signals/>Display Signals</a> - revisit display signals and meet colour palettes</li><li><a href=/posts/hardware-sprites/>Hardware Sprites</a> - fast, colourful graphics for games</li><li><a href=/posts/framebuffers/>Framebuffers</a> - bitmap graphics featuring Michelangelo&rsquo;s David</li><li>Lines and Triangles (this post) - drawing lines and triangles</li><li><a href=/posts/fpga-shapes/>2D Shapes</a> - filled shapes and simple pictures</li><li><a href=/posts/animated-shapes/>Animated Shapes</a> - animation and double-buffering</li></ul><h3 id=requirements>Requirements</h3><p>You should be to run these designs on any recent FPGA board. I include everything you need for the <a href=https://docs.icebreaker-fpga.org/hardware/icebreaker/>iCEBreaker</a> with <a href=https://docs.icebreaker-fpga.org/hardware/pmod/dvi/>12-Bit DVI Pmod</a>, <a href=https://digilent.com/reference/programmable-logic/arty-a7/reference-manual>Digilent Arty A7-35T</a> with <a href=https://digilent.com/reference/pmod/pmodvga/reference-manual>Pmod VGA</a>, <a href=https://digilent.com/reference/programmable-logic/nexys-video/reference-manual>Digilent Nexys Video</a> with on-board HDMI output, and <a href=/posts/verilog-sim-verilator-sdl/>Verilator Simulation with SDL</a>. See <a href=/posts/fpga-graphics/#requirements>requirements</a> from <em>Beginning FPGA Graphics</em> for more details.</p><p>This post builds on <a href=/posts/framebuffers/>Framebuffers</a>; I recommend reading that post first if you haven&rsquo;t already.</p><h2 id=new-screen-resolution>New Screen Resolution</h2><p>Choosing your graphics resolution and colour depth are critical decisions in any graphics design. We want a high resolution for this post, but we want to continue using on-FPGA ram for simplicity. Adopting a 16:9 aspect ratio makes scaling on modern displays simpler while keeping memory usage manageable (320x180 &lt; 2<sup>16</sup>).</p><h3 id=320-x-180-in-16-colours>320 x 180 in 16 colours</h3><ul><li>320 x 180 has 57,600 pixels</li><li>16 colours require four bits per pixel</li><li>256 kb (32 kilobytes) buffer required</li><li>Scale up 2x for 640x480 with letterbox</li><li>Scale up 4x for 1280x720 fullscreen</li></ul><h3 id=icebreaker-160x90-in-4-colours>iCEBreaker: 160x90 in 4 colours</h3><ul><li>160 x 90 has 14,400 pixels</li><li>4 colours require two bits per pixel</li><li>32 Kb (4 kilobytes) buffer required</li><li>Scale up 4x for 640x480 with letterbox</li><li>Scale up 8x for 1280x720 fullscreen</li></ul><p>We use a lower resolution on iCEBreaker to continue storing the framebuffer in BRAM. <a href=/posts/spram-ice40-fpga/>iCE40UP SPRAM</a> is large enough to handle 320x180 but I haven&rsquo;t added support yet [<a href=https://github.com/projf/projf-explore/issues/133>issue #133</a>]. If you&rsquo;re already familiar with SPRAM, feel free to use the 320x180 designs with iCEBreaker: the new render modules (discussed later) make this straightforward.</p><h2 id=an-address-for-every-pixel>An Address for Every Pixel</h2><p>A framebuffer is two-dimensional, with an X and Y coordinate for every pixel. Memory addresses are one-dimensional. We need to map a framebuffer coordinate to a memory address <strong>[<a href=https://github.com/projf/projf-explore/blob/main/lib/display/bitmap_addr.sv>bitmap_addr.sv</a>]</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> bitmap_addr #(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> CORDW<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>,  <span style=color:#75715e>// signed coordinate width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>parameter</span> ADDRW<span style=color:#f92672>=</span><span style=color:#ae81ff>24</span>   <span style=color:#75715e>// address width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    ) (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,                      <span style=color:#75715e>// clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] bmpw,  <span style=color:#75715e>// bitmap width
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] bmph,  <span style=color:#75715e>// bitmap height
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x,     <span style=color:#75715e>// horizontal pixel coordinate
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] y,     <span style=color:#75715e>// vertical pixel coordinate
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] offx,  <span style=color:#75715e>// horizontal offset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] offy,  <span style=color:#75715e>// vertical offset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> [ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr,         <span style=color:#75715e>// pixel memory address
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> clip                      <span style=color:#75715e>// pixel coordinate outside bitmap
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr_y1, addr_x1, addr_x2;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] addr_mul;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> clip_t1;  <span style=color:#75715e>// clip check temporary
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#75715e>// step 1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        addr_y1 <span style=color:#f92672>&lt;=</span> y <span style=color:#f92672>+</span> offy;
</span></span><span style=display:flex><span>        addr_x1 <span style=color:#f92672>&lt;=</span> x <span style=color:#f92672>+</span> offx;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>        <span style=color:#75715e>// step 2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        addr_mul <span style=color:#f92672>&lt;=</span> bmpw <span style=color:#f92672>*</span> addr_y1;
</span></span><span style=display:flex><span>        addr_x2  <span style=color:#f92672>&lt;=</span> addr_x1;
</span></span><span style=display:flex><span>        clip_t1  <span style=color:#f92672>&lt;=</span> (addr_x1 <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>0</span> <span style=color:#f92672>||</span> addr_x1 <span style=color:#f92672>&gt;</span> bmpw<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span> <span style=color:#f92672>||</span> addr_y1 <span style=color:#f92672>&lt;</span> <span style=color:#ae81ff>0</span> <span style=color:#f92672>||</span> addr_y1 <span style=color:#f92672>&gt;</span> bmph<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>        <span style=color:#75715e>// step 3
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        clip <span style=color:#f92672>&lt;=</span> clip_t1;
</span></span><span style=display:flex><span>        addr <span style=color:#f92672>&lt;=</span> addr_mul <span style=color:#f92672>+</span> addr_x2;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>This module calculates the memory address for the position <code>(x,y)</code> with an optional offset <code>(offx,offy)</code>. The offset lets you quickly move graphics without adjusting your drawing logic. The <code>clip</code> output signals when the requested coordinate is outside the bitmap.</p><p>The address calculation has a latency of three cycles; we will need to account for this when drawing.</p><blockquote><p><strong>Screen Coordinates: Up and Down</strong><br>Our coordinate system has the origin <code>(0,0)</code> at the top-left of the screen, and the Y-coordinate increases <em>down</em> the screen.
Many 3D systems, such as OpenGL, have the origin at the bottom-left, and the Y-coordinate increases <em>up</em> the screen.</p></blockquote><h3 id=addressing-performance>Addressing Performance</h3><p>We <em>could</em> have performed the calculation in one step:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>addr <span style=color:#f92672>&lt;=</span> bmpw <span style=color:#f92672>*</span> (y <span style=color:#f92672>+</span> offy) <span style=color:#f92672>+</span> x <span style=color:#f92672>+</span> offx;
</span></span></code></pre></div><p>But performance is much worse than the multi-step design. The address calculation becomes the performance bottleneck for our drawing designs.</p><p>This is a valuable reminder of how hardware design differs from software design.</p><p>The one-step calculation generates a hardware design that performs two additions and multiplication in a <em>single clock cycle</em>. Other things being equal, the more complex a single step, the lower the maximum frequency.</p><p>With software, the compiler generates a series of CPU instructions from your source code. Whether you write the calculation as one complex statement or multiple simpler statements has little to no impact on the code generated by the compiler.</p><h2 id=from-point-to-line>From Point to Line</h2><p>We can now draw a point, but we commonly want to draw a line <em>between</em> two points. Bresenham&rsquo;s line algorithm is the definitive way to do this, and <a href=http://members.chello.at/~easyfilter/bresenham.html>The Beauty of Bresenham&rsquo;s Algorithm</a> has just what we need: a clearly written version of the algorithm using integers.</p><p>Here&rsquo;s the C design:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-c data-lang=c><span style=display:flex><span><span style=color:#66d9ef>void</span> <span style=color:#a6e22e>plotLine</span>(<span style=color:#66d9ef>int</span> x0, <span style=color:#66d9ef>int</span> y0, <span style=color:#66d9ef>int</span> x1, <span style=color:#66d9ef>int</span> y1)
</span></span><span style=display:flex><span>{
</span></span><span style=display:flex><span>   <span style=color:#66d9ef>int</span> dx <span style=color:#f92672>=</span>  <span style=color:#a6e22e>abs</span>(x1<span style=color:#f92672>-</span>x0), sx <span style=color:#f92672>=</span> x0<span style=color:#f92672>&lt;</span>x1 <span style=color:#f92672>?</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> <span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>   <span style=color:#66d9ef>int</span> dy <span style=color:#f92672>=</span> <span style=color:#f92672>-</span><span style=color:#a6e22e>abs</span>(y1<span style=color:#f92672>-</span>y0), sy <span style=color:#f92672>=</span> y0<span style=color:#f92672>&lt;</span>y1 <span style=color:#f92672>?</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> <span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>   <span style=color:#66d9ef>int</span> err <span style=color:#f92672>=</span> dx<span style=color:#f92672>+</span>dy, e2; <span style=color:#75715e>/* error value e_xy */</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>   <span style=color:#66d9ef>for</span>(;;){  <span style=color:#75715e>/* loop */</span>
</span></span><span style=display:flex><span>      <span style=color:#a6e22e>setPixel</span>(x0,y0);
</span></span><span style=display:flex><span>      <span style=color:#66d9ef>if</span> (x0<span style=color:#f92672>==</span>x1 <span style=color:#f92672>&amp;&amp;</span> y0<span style=color:#f92672>==</span>y1) <span style=color:#66d9ef>break</span>;
</span></span><span style=display:flex><span>      e2 <span style=color:#f92672>=</span> <span style=color:#ae81ff>2</span><span style=color:#f92672>*</span>err;
</span></span><span style=display:flex><span>      <span style=color:#66d9ef>if</span> (e2 <span style=color:#f92672>&gt;=</span> dy) { err <span style=color:#f92672>+=</span> dy; x0 <span style=color:#f92672>+=</span> sx; } <span style=color:#75715e>/* e_xy+e_x &gt; 0 */</span>
</span></span><span style=display:flex><span>      <span style=color:#66d9ef>if</span> (e2 <span style=color:#f92672>&lt;=</span> dx) { err <span style=color:#f92672>+=</span> dx; y0 <span style=color:#f92672>+=</span> sy; } <span style=color:#75715e>/* e_xy+e_y &lt; 0 */</span>
</span></span><span style=display:flex><span>   }
</span></span><span style=display:flex><span>}
</span></span></code></pre></div><p>For the hows and whys, read <a href=http://members.chello.at/~easyfilter/Bresenham.pdf>A Rasterizing Algorithm for Drawing Curves</a> (PDF). Kudos to Alois Zingl.</p><h2 id=from-c-to-verilog>From C to Verilog</h2><p>There are two stages: calculating the initial values and running the algorithm in the loop.</p><p>As initial values, we need the difference between the start and end coordinates and the sign and absolute value of that difference. We can use a little combinational logic to determine the direction without having to calculate absolute values explicitly:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW:<span style=color:#ae81ff>0</span>] dx, dy;  <span style=color:#75715e>// a bit wider as signed
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>logic</span> right, down;  <span style=color:#75715e>// drawing direction
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    right <span style=color:#f92672>=</span> (x0 <span style=color:#f92672>&lt;</span> x1);
</span></span><span style=display:flex><span>    down  <span style=color:#f92672>=</span> (y0 <span style=color:#f92672>&lt;</span> y1);
</span></span><span style=display:flex><span>    dx <span style=color:#f92672>=</span> right <span style=color:#f92672>?</span> x1 <span style=color:#f92672>-</span> x0 <span style=color:#f92672>:</span> x0 <span style=color:#f92672>-</span> x1;  <span style=color:#75715e>// dx =  abs(x1 - x0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    dy <span style=color:#f92672>=</span> down  <span style=color:#f92672>?</span> y0 <span style=color:#f92672>-</span> y1 <span style=color:#f92672>:</span> y1 <span style=color:#f92672>-</span> y0;  <span style=color:#75715e>// dy = -abs(y1 - y0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p><em>NB. The sign of <code>dy</code> is different from <code>dx</code>; check the C version of the algorithm to see what I mean.</em></p><h3 id=going-loopy>Going Loopy</h3><p>We can quickly bash out an <code>always_ff</code> block to cover the loop. But this isn&rsquo;t software; a trap lurks to catch the unwary.</p><p>Rewriting the C directly in Verilog, we get the following dubious logic:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ...
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (e2 <span style=color:#f92672>&gt;=</span> dy) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        x <span style=color:#f92672>&lt;=</span> (right) <span style=color:#f92672>?</span> x <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> x <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> dy;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (e2 <span style=color:#f92672>&lt;=</span> dx) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        y <span style=color:#f92672>&lt;=</span> (down) <span style=color:#f92672>?</span> y <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> y <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> dx;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p>At first glance, it looks OK, and your tools will almost certainly build it without complaint. Experienced Verilog engineers are probably rolling their eyes, but it&rsquo;s worth discussing when and why this fails.</p><p>Consider what happens if <code>(e2 >= dy)</code> and <code>(e2 &lt;= dx)</code> are <em>both</em> true?</p><p><code>x</code> and <code>y</code> are incremented correctly, but <code>err &lt;= err + dy;</code> is ignored. Huh?!</p><p>The <code>&lt;=</code> assignment is <strong>non-blocking</strong>, and non-blocking assignments happen in parallel. The Verilog standard says that if a variable has multiple non-blocking assignments, <strong>the last assignment wins</strong>.</p><p>We can&rsquo;t calculate the error with just a combinatorial block either: the new error value depends on the previous one (we need to maintain state). Instead, we use a combinational block, with <strong>blocking</strong> assignment, to calculate the change in error, then add it to the previous value in a clocked <code>always_ff</code> block:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW:<span style=color:#ae81ff>0</span>] err, derr;
</span></span><span style=display:flex><span><span style=color:#66d9ef>logic</span> movx, movy;  <span style=color:#75715e>// move in x and/or y required
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    movx <span style=color:#f92672>=</span> (<span style=color:#ae81ff>2</span><span style=color:#f92672>*</span>err <span style=color:#f92672>&gt;=</span> dy);
</span></span><span style=display:flex><span>    movy <span style=color:#f92672>=</span> (<span style=color:#ae81ff>2</span><span style=color:#f92672>*</span>err <span style=color:#f92672>&lt;=</span> dx);
</span></span><span style=display:flex><span>    derr <span style=color:#f92672>=</span> movx <span style=color:#f92672>?</span> dy <span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (movy) derr <span style=color:#f92672>=</span> derr <span style=color:#f92672>+</span> dx;
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ...
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (movx) x <span style=color:#f92672>&lt;=</span> right <span style=color:#f92672>?</span> x <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> x <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>if</span> (movy) y <span style=color:#f92672>&lt;=</span> down  <span style=color:#f92672>?</span> y <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> y <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>    err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> derr;
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p>The two blocking assignments to <code>derr</code> happen one after the other.</p><p>Note how we&rsquo;ve also eliminated the need for <code>e2</code>, replacing it with <code>2*err</code> in our comparisons.</p><p>Our first attempt at a line drawing module:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> draw_line #(<span style=color:#66d9ef>parameter</span> CORDW<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>) (  <span style=color:#75715e>// framebuffer coord width in bits
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,             <span style=color:#75715e>// clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> rst,             <span style=color:#75715e>// reset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> start,           <span style=color:#75715e>// start line drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x0,  <span style=color:#75715e>// point 0 - horizontal position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] y0,  <span style=color:#75715e>// point 0 - vertical position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x1,  <span style=color:#75715e>// point 1 - horizontal position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] y1,  <span style=color:#75715e>// point 1 - vertical position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x,   <span style=color:#75715e>// horizontal drawing position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] y,   <span style=color:#75715e>// vertical drawing position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> drawing,         <span style=color:#75715e>// line is drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> done             <span style=color:#75715e>// line complete (high for one tick)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// line properties
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW:<span style=color:#ae81ff>0</span>] dx, dy;  <span style=color:#75715e>// a bit wider as signed
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> right, down;  <span style=color:#75715e>// drawing direction
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        right <span style=color:#f92672>=</span> (x0 <span style=color:#f92672>&lt;</span> x1);
</span></span><span style=display:flex><span>        down  <span style=color:#f92672>=</span> (y0 <span style=color:#f92672>&lt;</span> y1);
</span></span><span style=display:flex><span>        dx <span style=color:#f92672>=</span> right <span style=color:#f92672>?</span> x1 <span style=color:#f92672>-</span> x0 <span style=color:#f92672>:</span> x0 <span style=color:#f92672>-</span> x1;  <span style=color:#75715e>// dx =  abs(x1 - x0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        dy <span style=color:#f92672>=</span> down  <span style=color:#f92672>?</span> y0 <span style=color:#f92672>-</span> y1 <span style=color:#f92672>:</span> y1 <span style=color:#f92672>-</span> y0;  <span style=color:#75715e>// dy = -abs(y1 - y0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// error values
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW:<span style=color:#ae81ff>0</span>] err, derr;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> movx, movy;  <span style=color:#75715e>// move in x and/or y required
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        movx <span style=color:#f92672>=</span> (<span style=color:#ae81ff>2</span><span style=color:#f92672>*</span>err <span style=color:#f92672>&gt;=</span> dy);
</span></span><span style=display:flex><span>        movy <span style=color:#f92672>=</span> (<span style=color:#ae81ff>2</span><span style=color:#f92672>*</span>err <span style=color:#f92672>&lt;=</span> dx);
</span></span><span style=display:flex><span>        derr <span style=color:#f92672>=</span> movx <span style=color:#f92672>?</span> dy <span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (movy) derr <span style=color:#f92672>=</span> derr <span style=color:#f92672>+</span> dx;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// draw state machine
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>enum</span> {IDLE, DRAW} state;  <span style=color:#75715e>// we&#39;re either idle or drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> drawing <span style=color:#f92672>=</span> (state <span style=color:#f92672>==</span> DRAW);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span> (state)
</span></span><span style=display:flex><span>            DRAW: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (x <span style=color:#f92672>==</span> x1 <span style=color:#f92672>&amp;&amp;</span> y <span style=color:#f92672>==</span> y1) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                    done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                    state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>if</span> (movx) x <span style=color:#f92672>&lt;=</span> right <span style=color:#f92672>?</span> x <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> x <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>if</span> (movy) y <span style=color:#f92672>&lt;=</span> down  <span style=color:#f92672>?</span> y <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> y <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                    err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> derr;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// IDLE
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (start) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                    err <span style=color:#f92672>&lt;=</span> dx <span style=color:#f92672>+</span> dy;
</span></span><span style=display:flex><span>                    x <span style=color:#f92672>&lt;=</span> x0;
</span></span><span style=display:flex><span>                    y <span style=color:#f92672>&lt;=</span> y0;
</span></span><span style=display:flex><span>                    state <span style=color:#f92672>&lt;=</span> DRAW;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (rst) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>            state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>We&rsquo;ve got a good start here, but our module has significant problems we should tackle.</p><h3 id=oh-dear-i-shall-be-too-late>Oh dear! I shall be too late!</h3><p>Line drawing crops up all over the place; if it&rsquo;s slow, it&rsquo;ll be a significant performance bottleneck.</p><p>Our current line drawing design makes direct use of relatively complex combinational logic. For example, we use <code>movy</code> to control our vertical drawing. <code>movy</code> depends on <code>dx</code>, which depends on <code>right</code>. All these signals are purely combinational, with nothing stored in registers. Unsurprisingly, my tests showed this path was the limiting factor for line drawing speed.</p><p>Our first improvement is straightforward: we register <code>dx</code> and <code>dy</code> in an <code>always_ff</code> block. Even better, because <code>dx</code> and <code>dy</code> don&rsquo;t change for a given line, we only have to do this once and don&rsquo;t suffer a latency penalty:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    right <span style=color:#f92672>=</span> (x0 <span style=color:#f92672>&lt;</span> x1);
</span></span><span style=display:flex><span>    down  <span style=color:#f92672>=</span> (y0 <span style=color:#f92672>&lt;</span> y1);
</span></span><span style=display:flex><span><span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    dx <span style=color:#f92672>&lt;=</span> right <span style=color:#f92672>?</span> x1 <span style=color:#f92672>-</span> x0 <span style=color:#f92672>:</span> x0 <span style=color:#f92672>-</span> x1;  <span style=color:#75715e>// dx =  abs(x1 - x0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    dy <span style=color:#f92672>&lt;=</span> down  <span style=color:#f92672>?</span> y0 <span style=color:#f92672>-</span> y1 <span style=color:#f92672>:</span> y1 <span style=color:#f92672>-</span> y0;  <span style=color:#75715e>// dy = -abs(y1 - y0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p>We can further improve timing by removing the combinational <code>derr</code> and using <code>dx</code> and <code>dy</code> directly in the main <code>always_ff</code> block:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    DRAW: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (x <span style=color:#f92672>==</span> xb <span style=color:#f92672>&amp;&amp;</span> y <span style=color:#f92672>==</span> yb) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>            state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>if</span> (movx) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                x <span style=color:#f92672>&lt;=</span> right <span style=color:#f92672>?</span> x <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> x <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> dy;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>if</span> (movy) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                y <span style=color:#f92672>&lt;=</span> y <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// always down
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> dx;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>if</span> (movx <span style=color:#f92672>&amp;&amp;</span> movy) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                x <span style=color:#f92672>&lt;=</span> right <span style=color:#f92672>?</span> x <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> x <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                y <span style=color:#f92672>&lt;=</span> y <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// always down
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> dy <span style=color:#f92672>+</span> dx;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p>This Verilog seems overly verbose compared to the combinational <code>derr</code>, but the timing is much better on simpler FPGAs, such as the iCE40. For example, the cube design we will discuss shortly improves from 22 MHz to 28 MHz with these changes.</p><p>With experience, you&rsquo;ll get a feel for when registering a signal makes sense. For example, back in 2020, I learnt that iCE40 subtraction takes two layers of logic, making registering the initial line values all the more valuable. Both Vivado (Arty) and nextpnr (iCEBreaker) provide timing reports to help you improve the performance of your designs.</p><h3 id=breaking-symmetry>Breaking Symmetry</h3><p>Bresenham&rsquo;s line algorithm is not symmetrical: drawing from <code>(x0,y0)</code> to <code>(x1,y1)</code> is not necessarily the same as drawing from <code>(x1,y1)</code> to <code>(x0,y0)</code>.</p><p>For example, I drew the triangle (2,2) (6,2) (4,6) clockwise then anticlockwise:</p><p><img src=/img/posts/lines-and-triangles/line_drawing_direction.jpg alt="Two triangles that should be identical but aren&rsquo;t" title="The same but not the same."></p><p>Variations in rendering may not matter if you&rsquo;re drawing a single shape, but what happens if we draw two shapes next to each other? We don&rsquo;t want any gaps between the shapes. To ensure one unique rendering of the line <code>(x0,y0)</code> to <code>(x1,y1)</code>, we need a consistent way to order the points. I have chosen to draw <em>down</em> the screen; that is, with the y-coordinate increasing. To achieve this, we look at the y-coordinates and swap them if <code>y0</code> is greater than <code>y1</code>.</p><p>That leaves horizontal lines: the y-coordinate is the same for both points in this case. However, it does not matter which direction we draw horizontal lines: Bresenham&rsquo;s line algorithm is the same in both directions.</p><p>The swapping logic looks like this:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    <span style=color:#75715e>// line properties
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> swap;   <span style=color:#75715e>// swap points to ensure y1 &gt;= y0
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> right;  <span style=color:#75715e>// drawing direction
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] xa, ya;  <span style=color:#75715e>// start point
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] xb, yb;  <span style=color:#75715e>// end point
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x_end, y_end;  <span style=color:#75715e>// register end point
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        swap <span style=color:#f92672>=</span> (y0 <span style=color:#f92672>&gt;</span> y1);  <span style=color:#75715e>// swap points if y0 is below y1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        xa <span style=color:#f92672>=</span> swap <span style=color:#f92672>?</span> x1 <span style=color:#f92672>:</span> x0;
</span></span><span style=display:flex><span>        xb <span style=color:#f92672>=</span> swap <span style=color:#f92672>?</span> x0 <span style=color:#f92672>:</span> x1;
</span></span><span style=display:flex><span>        ya <span style=color:#f92672>=</span> swap <span style=color:#f92672>?</span> y1 <span style=color:#f92672>:</span> y0;
</span></span><span style=display:flex><span>        yb <span style=color:#f92672>=</span> swap <span style=color:#f92672>?</span> y0 <span style=color:#f92672>:</span> y1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p>If we use these new combinational signals directly, our timing will suffer.
To avoid this, we can register the end coordinate and drawing direction:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ...
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    x_end <span style=color:#f92672>&lt;=</span> xb;
</span></span><span style=display:flex><span>    y_end <span style=color:#f92672>&lt;=</span> yb;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// ...
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    right <span style=color:#f92672>&lt;=</span> (xa <span style=color:#f92672>&lt;</span> xb);  <span style=color:#75715e>// draw right to left?
</span></span></span></code></pre></div><h3 id=ready-to-draw>Ready to Draw</h3><p>We&rsquo;re now ready to use our improved line drawing module <strong>[<a href=https://github.com/projf/projf-explore/blob/main/lib/graphics/draw_line.sv>draw_line.sv</a>]</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> draw_line #(<span style=color:#66d9ef>parameter</span> CORDW<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>) (  <span style=color:#75715e>// signed coordinate width
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,             <span style=color:#75715e>// clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> rst,             <span style=color:#75715e>// reset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> start,           <span style=color:#75715e>// start line drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> oe,              <span style=color:#75715e>// output enable
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x0, y0,  <span style=color:#75715e>// point 0
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x1, y1,  <span style=color:#75715e>// point 1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x,  y,   <span style=color:#75715e>// drawing position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> drawing,         <span style=color:#75715e>// actively drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> busy,            <span style=color:#75715e>// drawing request in progress
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> done             <span style=color:#75715e>// drawing is complete (high for one tick)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// line properties
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> swap;   <span style=color:#75715e>// swap points to ensure y1 &gt;= y0
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> right;  <span style=color:#75715e>// drawing direction
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] xa, ya;  <span style=color:#75715e>// start point
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] xb, yb;  <span style=color:#75715e>// end point
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x_end, y_end;  <span style=color:#75715e>// register end point
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        swap <span style=color:#f92672>=</span> (y0 <span style=color:#f92672>&gt;</span> y1);  <span style=color:#75715e>// swap points if y0 is below y1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        xa <span style=color:#f92672>=</span> swap <span style=color:#f92672>?</span> x1 <span style=color:#f92672>:</span> x0;
</span></span><span style=display:flex><span>        xb <span style=color:#f92672>=</span> swap <span style=color:#f92672>?</span> x0 <span style=color:#f92672>:</span> x1;
</span></span><span style=display:flex><span>        ya <span style=color:#f92672>=</span> swap <span style=color:#f92672>?</span> y1 <span style=color:#f92672>:</span> y0;
</span></span><span style=display:flex><span>        yb <span style=color:#f92672>=</span> swap <span style=color:#f92672>?</span> y0 <span style=color:#f92672>:</span> y1;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// error values
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW:<span style=color:#ae81ff>0</span>] err;  <span style=color:#75715e>// a bit wider as signed
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW:<span style=color:#ae81ff>0</span>] dx, dy;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> movx, movy;  <span style=color:#75715e>// horizontal/vertical move required
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        movx <span style=color:#f92672>=</span> (<span style=color:#ae81ff>2</span><span style=color:#f92672>*</span>err <span style=color:#f92672>&gt;=</span> dy);
</span></span><span style=display:flex><span>        movy <span style=color:#f92672>=</span> (<span style=color:#ae81ff>2</span><span style=color:#f92672>*</span>err <span style=color:#f92672>&lt;=</span> dx);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// draw state machine
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>enum</span> {IDLE, INIT_0, INIT_1, DRAW} state;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> drawing <span style=color:#f92672>=</span> (state <span style=color:#f92672>==</span> DRAW <span style=color:#f92672>&amp;&amp;</span> oe);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span> (state)
</span></span><span style=display:flex><span>            DRAW: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (oe) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>if</span> (x <span style=color:#f92672>==</span> x_end <span style=color:#f92672>&amp;&amp;</span> y <span style=color:#f92672>==</span> y_end) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>                        busy <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                        done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        <span style=color:#66d9ef>if</span> (movx) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                            x <span style=color:#f92672>&lt;=</span> right <span style=color:#f92672>?</span> x <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> x <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                            err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> dy;
</span></span><span style=display:flex><span>                        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                        <span style=color:#66d9ef>if</span> (movy) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                            y <span style=color:#f92672>&lt;=</span> y <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// always down
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                            err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> dx;
</span></span><span style=display:flex><span>                        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                        <span style=color:#66d9ef>if</span> (movx <span style=color:#f92672>&amp;&amp;</span> movy) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                            x <span style=color:#f92672>&lt;=</span> right <span style=color:#f92672>?</span> x <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span> <span style=color:#f92672>:</span> x <span style=color:#f92672>-</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                            y <span style=color:#f92672>&lt;=</span> y <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                            err <span style=color:#f92672>&lt;=</span> err <span style=color:#f92672>+</span> dy <span style=color:#f92672>+</span> dx;
</span></span><span style=display:flex><span>                        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            INIT_0: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                state <span style=color:#f92672>&lt;=</span> INIT_1;
</span></span><span style=display:flex><span>                dx <span style=color:#f92672>&lt;=</span> right <span style=color:#f92672>?</span> xb <span style=color:#f92672>-</span> xa <span style=color:#f92672>:</span> xa <span style=color:#f92672>-</span> xb;  <span style=color:#75715e>// dx = abs(xb - xa)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                dy <span style=color:#f92672>&lt;=</span> ya <span style=color:#f92672>-</span> yb;  <span style=color:#75715e>// dy = -abs(yb - ya)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            INIT_1: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                state <span style=color:#f92672>&lt;=</span> DRAW;
</span></span><span style=display:flex><span>                err <span style=color:#f92672>&lt;=</span> dx <span style=color:#f92672>+</span> dy;
</span></span><span style=display:flex><span>                x <span style=color:#f92672>&lt;=</span> xa;
</span></span><span style=display:flex><span>                y <span style=color:#f92672>&lt;=</span> ya;
</span></span><span style=display:flex><span>                x_end <span style=color:#f92672>&lt;=</span> xb;
</span></span><span style=display:flex><span>                y_end <span style=color:#f92672>&lt;=</span> yb;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// IDLE
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (start) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                    state <span style=color:#f92672>&lt;=</span> INIT_0;
</span></span><span style=display:flex><span>                    right <span style=color:#f92672>&lt;=</span> (xa <span style=color:#f92672>&lt;</span> xb);  <span style=color:#75715e>// draw right to left?
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                    busy <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (rst) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>            busy <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>            done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>The pixel to draw is output as <code>(x,y)</code>, and the line coordinates are input as <code>(x0,y0)</code> and <code>(x1,y1)</code>. A high <code>start</code> signal begins drawing, and drawing completion is marked by <code>done</code> (high for one tick). An output enable signal, <code>oe</code>, allows you to pause drawing, which is handy for multiplexing memory access or slowing down the action to make it visible.</p><p>There&rsquo;s a test bench you can use to exercise the module with Vivado: <strong>[<a href=https://github.com/projf/projf-explore/blob/main/lib/graphics/xc7/draw_line_tb.sv>xc7/draw_line_tb.sv</a>]</strong>.</p><p>We test several lines: steep and not steep, drawn upwards, downwards, left to right, and right to left, points, and the longest possible horizontal, vertical, and diagonal lines. A steep line is one in which the vertical change is larger than the horizontal.</p><h2 id=render-module>Render Module</h2><p>In previous posts, we created a separate top module for every demo. Now that our designs are getting a little more complex, breaking each demo rendering into a module makes sense. That way, we can reuse the same top module for multiple demos.</p><p>To support a wide range of FPGAs, I&rsquo;ve created two sets of rendering modules:</p><ul><li>320x180 in 16 colours (256 kb per buffer) - used for Arty and Verilator</li><li>160x90 in 4 colours (32 kb per buffer) - used for iCEBreaker</li></ul><p>Our first rendering module draws a single diagonal line:</p><ul><li><strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/160x90/render_line.sv>160x90/render_line.sv</a></strong></li><li><strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/320x180/render_line.sv>320x180/render_line.sv</a></strong></li></ul><p>The 16-colour 320x180 version is shown below:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> render_line #(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> CORDW<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>,  <span style=color:#75715e>// signed coordinate width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>parameter</span> CIDXW<span style=color:#f92672>=</span><span style=color:#ae81ff>4</span>,   <span style=color:#75715e>// colour index width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>parameter</span> SCALE<span style=color:#f92672>=</span><span style=color:#ae81ff>1</span>    <span style=color:#75715e>// drawing scale: 1=320x180, 2=640x360, 4=1280x720
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    ) (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,    <span style=color:#75715e>// clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> rst,    <span style=color:#75715e>// reset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> oe,     <span style=color:#75715e>// output enable
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> start,  <span style=color:#75715e>// start drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x,  <span style=color:#75715e>// horizontal draw position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] y,  <span style=color:#75715e>// vertical draw position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> [CIDXW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] cidx,  <span style=color:#75715e>// pixel colour
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> drawing,  <span style=color:#75715e>// actively drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> done      <span style=color:#75715e>// drawing is complete (high for one tick)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] vx0, vy0, vx1, vy1;  <span style=color:#75715e>// line coords
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> draw_start, draw_done;  <span style=color:#75715e>// drawing signals
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// draw state machine
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>enum</span> {IDLE, INIT, DRAW, DONE} state;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span> (state)
</span></span><span style=display:flex><span>            INIT: <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// register coordinates and colour
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                vx0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>70</span>; vy0 <span style=color:#f92672>&lt;=</span>   <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                vx1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>249</span>; vy1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>179</span>;
</span></span><span style=display:flex><span>                cidx <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>&#39;h3</span>;  <span style=color:#75715e>// colour index
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                draw_start <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                state <span style=color:#f92672>&lt;=</span> DRAW;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            DRAW: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                draw_start <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (draw_done) state <span style=color:#f92672>&lt;=</span> DONE;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            DONE: state <span style=color:#f92672>&lt;=</span> DONE;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>if</span> (start) state <span style=color:#f92672>&lt;=</span> INIT;  <span style=color:#75715e>// IDLE
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (rst) state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    draw_line #(.CORDW(CORDW)) draw_line_inst (
</span></span><span style=display:flex><span>        .clk,
</span></span><span style=display:flex><span>        .rst,
</span></span><span style=display:flex><span>        .start(draw_start),
</span></span><span style=display:flex><span>        .oe,
</span></span><span style=display:flex><span>        .x0(vx0 <span style=color:#f92672>*</span> SCALE),
</span></span><span style=display:flex><span>        .y0(vy0 <span style=color:#f92672>*</span> SCALE),
</span></span><span style=display:flex><span>        .x1(vx1 <span style=color:#f92672>*</span> SCALE),
</span></span><span style=display:flex><span>        .y1(vy1 <span style=color:#f92672>*</span> SCALE),
</span></span><span style=display:flex><span>        .x,
</span></span><span style=display:flex><span>        .y,
</span></span><span style=display:flex><span>        .drawing,
</span></span><span style=display:flex><span>        .busy(),
</span></span><span style=display:flex><span>        .done(draw_done)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> done <span style=color:#f92672>=</span> (state <span style=color:#f92672>==</span> DONE);
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>The render module takes a <code>SCALE</code> parameter with which you can scale up the drawing. For example, if you have a 640x360 framebuffer, set <code>SCALE=2</code> to fill the screen with the <code>320x180/render_line.sv</code> design.</p><h2 id=demo-driver>Demo Driver</h2><p>It&rsquo;s time to get drawing with actual hardware.</p><p>Plugging our rendering module into the top design from <a href=/posts/framebuffers/>framebuffers</a>, we get our line demo:</p><ul><li>iCEBreaker (iCE40): <strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/ice40/top_demo.sv>ice40/top_demo.sv</a></strong></li><li>Arty (XC7): <strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/xc7/top_demo.sv>xc7/top_demo.sv</a></strong></li><li>Nexys Video (XC7): <strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/xc7-dvi/top_demo.sv>xc7-dvi/top_demo.sv</a></strong></li><li>Verilator Sim: <strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/sim/top_demo.sv>sim/top_demo.sv</a></strong></li></ul><blockquote><p><strong>Building the Designs</strong><br>In the <a href=https://github.com/projf/projf-explore/tree/main/graphics/lines-and-triangles>Lines and Triangles</a> section of the git repo, you&rsquo;ll find the design files, a makefile for iCEBreaker and Verilator, and a Vivado project for Xilinx-based boards. There are also build instructions for boards and simulations.</p></blockquote><p>The Verilator version of <code>top_demo</code> looks like this:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> top_demo #(<span style=color:#66d9ef>parameter</span> CORDW<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>) (  <span style=color:#75715e>// signed coordinate width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk_pix,      <span style=color:#75715e>// pixel clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> rst_pix,      <span style=color:#75715e>// sim reset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sdl_sx,  <span style=color:#75715e>// horizontal SDL position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sdl_sy,  <span style=color:#75715e>// vertical SDL position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> sdl_de,       <span style=color:#75715e>// data enable (low in blanking interval)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> sdl_frame,    <span style=color:#75715e>// high at start of frame
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sdl_r,  <span style=color:#75715e>// 8-bit red
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sdl_g,  <span style=color:#75715e>// 8-bit green
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>7</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sdl_b   <span style=color:#75715e>// 8-bit blue
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// system clock is the same as pixel clock in simulation
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> clk_sys, rst_sys;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        clk_sys <span style=color:#f92672>=</span> clk_pix;
</span></span><span style=display:flex><span>        rst_sys <span style=color:#f92672>=</span> rst_pix;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// display sync signals and coordinates
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] sx, sy;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> de, frame, line;
</span></span><span style=display:flex><span>    display_480p #(.CORDW(CORDW)) display_inst (
</span></span><span style=display:flex><span>        .clk_pix,
</span></span><span style=display:flex><span>        .rst_pix,
</span></span><span style=display:flex><span>        .sx,
</span></span><span style=display:flex><span>        .sy,
</span></span><span style=display:flex><span>        .hsync(),
</span></span><span style=display:flex><span>        .vsync(),
</span></span><span style=display:flex><span>        .de,
</span></span><span style=display:flex><span>        .frame,
</span></span><span style=display:flex><span>        .line
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// library resource path
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> LIB_RES <span style=color:#f92672>=</span> <span style=color:#e6db74>&#34;../../../lib/res&#34;</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// colour parameters
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> CHANW <span style=color:#f92672>=</span> <span style=color:#ae81ff>4</span>;        <span style=color:#75715e>// colour channel width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> COLRW <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span><span style=color:#f92672>*</span>CHANW;  <span style=color:#75715e>// colour width: three channels (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> CIDXW <span style=color:#f92672>=</span> <span style=color:#ae81ff>4</span>;        <span style=color:#75715e>// colour index width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> BG_COLR <span style=color:#f92672>=</span> <span style=color:#ae81ff>&#39;h137</span>;  <span style=color:#75715e>// background colour
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> PAL_FILE <span style=color:#f92672>=</span> {LIB_RES,<span style=color:#e6db74>&#34;/palettes/sweetie16_4b.mem&#34;</span>};  <span style=color:#75715e>// palette file
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// framebuffer (FB)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FB_WIDTH  <span style=color:#f92672>=</span> <span style=color:#ae81ff>320</span>;  <span style=color:#75715e>// framebuffer width in pixels
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FB_HEIGHT <span style=color:#f92672>=</span> <span style=color:#ae81ff>180</span>;  <span style=color:#75715e>// framebuffer height in pixels
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FB_SCALE  <span style=color:#f92672>=</span>   <span style=color:#ae81ff>2</span>;  <span style=color:#75715e>// framebuffer display scale (1-63)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FB_OFFX   <span style=color:#f92672>=</span>   <span style=color:#ae81ff>0</span>;  <span style=color:#75715e>// horizontal offset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FB_OFFY   <span style=color:#f92672>=</span>  <span style=color:#ae81ff>60</span>;  <span style=color:#75715e>// vertical offset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FB_PIXELS <span style=color:#f92672>=</span> FB_WIDTH <span style=color:#f92672>*</span> FB_HEIGHT;  <span style=color:#75715e>// total pixels in buffer
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FB_ADDRW  <span style=color:#f92672>=</span> $clog2(FB_PIXELS);  <span style=color:#75715e>// address width
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FB_DATAW  <span style=color:#f92672>=</span> CIDXW;  <span style=color:#75715e>// colour bits per pixel
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// pixel read and write addresses and colours
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [FB_ADDRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] fb_addr_write, fb_addr_read;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [FB_DATAW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] fb_colr_write, fb_colr_read;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> fb_we;  <span style=color:#75715e>// framebuffer write enable
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// framebuffer memory
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    bram_sdp #(
</span></span><span style=display:flex><span>        .WIDTH(FB_DATAW),
</span></span><span style=display:flex><span>        .DEPTH(FB_PIXELS),
</span></span><span style=display:flex><span>        .INIT_F(<span style=color:#e6db74>&#34;&#34;</span>)
</span></span><span style=display:flex><span>    ) bram_inst (
</span></span><span style=display:flex><span>        .clk_write(clk_sys),
</span></span><span style=display:flex><span>        .clk_read(clk_sys),
</span></span><span style=display:flex><span>        .we(fb_we),
</span></span><span style=display:flex><span>        .addr_write(fb_addr_write),
</span></span><span style=display:flex><span>        .addr_read(fb_addr_read),
</span></span><span style=display:flex><span>        .data_in(fb_colr_write),
</span></span><span style=display:flex><span>        .data_out(fb_colr_read)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// display flags in system clock domain
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> frame_sys, line_sys, line0_sys;
</span></span><span style=display:flex><span>    xd xd_frame (.clk_src(clk_pix), .clk_dst(clk_sys),
</span></span><span style=display:flex><span>        .flag_src(frame), .flag_dst(frame_sys));
</span></span><span style=display:flex><span>    xd xd_line  (.clk_src(clk_pix), .clk_dst(clk_sys),
</span></span><span style=display:flex><span>        .flag_src(line),  .flag_dst(line_sys));
</span></span><span style=display:flex><span>    xd xd_line0 (.clk_src(clk_pix), .clk_dst(clk_sys),
</span></span><span style=display:flex><span>        .flag_src(line <span style=color:#f92672>&amp;&amp;</span> sy<span style=color:#f92672>==</span>FB_OFFY), .flag_dst(line0_sys));
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>//
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>// draw in framebuffer
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// reduce drawing speed to make process visible
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FRAME_WAIT <span style=color:#f92672>=</span> <span style=color:#ae81ff>200</span>;  <span style=color:#75715e>// wait this many frames to start drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [$clog2(FRAME_WAIT)<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] cnt_frame_wait;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> draw_oe;  <span style=color:#75715e>// draw requested
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_sys) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        draw_oe <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;  <span style=color:#75715e>// comment out to draw at full speed
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>if</span> (cnt_frame_wait <span style=color:#f92672>!=</span> FRAME_WAIT<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>) <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// wait for initial frames
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#66d9ef>if</span> (frame_sys) cnt_frame_wait <span style=color:#f92672>&lt;=</span> cnt_frame_wait <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (frame_sys) draw_oe <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// draw one pixel per frame
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// render line/edge/cube/triangles
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>parameter</span> DRAW_SCALE <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// relative to framebuffer dimensions
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> drawing;  <span style=color:#75715e>// actively drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> clip;  <span style=color:#75715e>// location is clipped
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] drx, dry;  <span style=color:#75715e>// draw coordinates
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    render_line #(  <span style=color:#75715e>// switch module name to change demo
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        .CORDW(CORDW),
</span></span><span style=display:flex><span>        .CIDXW(CIDXW),
</span></span><span style=display:flex><span>        .SCALE(DRAW_SCALE)
</span></span><span style=display:flex><span>    ) render_instance (
</span></span><span style=display:flex><span>        .clk(clk_sys),
</span></span><span style=display:flex><span>        .rst(rst_sys),
</span></span><span style=display:flex><span>        .oe(draw_oe),
</span></span><span style=display:flex><span>        .start(frame_sys),
</span></span><span style=display:flex><span>        .x(drx),
</span></span><span style=display:flex><span>        .y(dry),
</span></span><span style=display:flex><span>        .cidx(fb_colr_write),
</span></span><span style=display:flex><span>        .drawing,
</span></span><span style=display:flex><span>        .done()
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// calculate pixel address in framebuffer (three-cycle latency)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    bitmap_addr #(
</span></span><span style=display:flex><span>        .CORDW(CORDW),
</span></span><span style=display:flex><span>        .ADDRW(FB_ADDRW)
</span></span><span style=display:flex><span>    ) bitmap_addr_instance (
</span></span><span style=display:flex><span>        .clk(clk_sys),
</span></span><span style=display:flex><span>        .bmpw(FB_WIDTH),
</span></span><span style=display:flex><span>        .bmph(FB_HEIGHT),
</span></span><span style=display:flex><span>        .x(drx),
</span></span><span style=display:flex><span>        .y(dry),
</span></span><span style=display:flex><span>        .offx(<span style=color:#ae81ff>0</span>),
</span></span><span style=display:flex><span>        .offy(<span style=color:#ae81ff>0</span>),
</span></span><span style=display:flex><span>        .addr(fb_addr_write),
</span></span><span style=display:flex><span>        .clip
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// delay write enable to match address calculation
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> LAT_ADDR <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span>;  <span style=color:#75715e>// latency (cycles)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [LAT_ADDR<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] fb_we_sr;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_sys) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        fb_we_sr <span style=color:#f92672>&lt;=</span> {drawing, fb_we_sr[LAT_ADDR<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>1</span>]};
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (rst_sys) fb_we_sr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> fb_we <span style=color:#f92672>=</span> fb_we_sr[<span style=color:#ae81ff>0</span>] <span style=color:#f92672>&amp;&amp;</span> <span style=color:#f92672>!</span>clip;  <span style=color:#75715e>// check for clipping
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>//
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>// read framebuffer for display output via linebuffer
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#75715e>//
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// count lines for scaling via linebuffer
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [$clog2(FB_SCALE)<span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] cnt_lb_line;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_sys) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (line0_sys) cnt_lb_line <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (line_sys) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            cnt_lb_line <span style=color:#f92672>&lt;=</span> (cnt_lb_line <span style=color:#f92672>==</span> FB_SCALE<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>) <span style=color:#f92672>?</span> <span style=color:#ae81ff>0</span> <span style=color:#f92672>:</span> cnt_lb_line <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// which screen lines need linebuffer?
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> lb_line;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_sys) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (line0_sys) lb_line <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// enable from sy==0
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>if</span> (frame_sys) lb_line <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;  <span style=color:#75715e>// disable at frame start
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// enable linebuffer input
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> lb_en_in;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [$clog2(FB_WIDTH)<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] cnt_lbx;  <span style=color:#75715e>// horizontal pixel counter
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> lb_en_in <span style=color:#f92672>=</span> (lb_line <span style=color:#f92672>&amp;&amp;</span> cnt_lb_line <span style=color:#f92672>==</span> <span style=color:#ae81ff>0</span> <span style=color:#f92672>&amp;&amp;</span> cnt_lbx <span style=color:#f92672>&lt;</span> FB_WIDTH);
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// calculate framebuffer read address for linebuffer
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_sys) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (line_sys) <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// reset horizontal counter at start of line
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            cnt_lbx <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (lb_en_in) <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// increment address when LB enabled
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            fb_addr_read <span style=color:#f92672>&lt;=</span> fb_addr_read <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>            cnt_lbx <span style=color:#f92672>&lt;=</span> cnt_lbx <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (frame_sys) fb_addr_read <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;  <span style=color:#75715e>// reset address at frame start
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// enable linebuffer output
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> lb_en_out;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>localparam</span> LAT_LB <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span>;  <span style=color:#75715e>// output latency compensation: lb_en_out+1, LB+1, CLUT+1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_pix) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        lb_en_out <span style=color:#f92672>&lt;=</span> (sy <span style=color:#f92672>&gt;=</span> FB_OFFY <span style=color:#f92672>&amp;&amp;</span> sy <span style=color:#f92672>&lt;</span> (FB_HEIGHT <span style=color:#f92672>*</span> FB_SCALE) <span style=color:#f92672>+</span> FB_OFFY
</span></span><span style=display:flex><span>            <span style=color:#f92672>&amp;&amp;</span> sx <span style=color:#f92672>&gt;=</span> FB_OFFX <span style=color:#f92672>-</span> LAT_LB <span style=color:#f92672>&amp;&amp;</span> sx <span style=color:#f92672>&lt;</span> (FB_WIDTH <span style=color:#f92672>*</span> FB_SCALE) <span style=color:#f92672>+</span> FB_OFFX <span style=color:#f92672>-</span> LAT_LB);
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// display linebuffer
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [FB_DATAW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] lb_colr_out;
</span></span><span style=display:flex><span>    linebuffer_simple #(
</span></span><span style=display:flex><span>        .DATAW(FB_DATAW),
</span></span><span style=display:flex><span>        .LEN(FB_WIDTH)
</span></span><span style=display:flex><span>    ) linebuffer_instance (
</span></span><span style=display:flex><span>        .clk_sys,
</span></span><span style=display:flex><span>        .clk_pix,
</span></span><span style=display:flex><span>        .line,
</span></span><span style=display:flex><span>        .line_sys,
</span></span><span style=display:flex><span>        .en_in(lb_en_in),
</span></span><span style=display:flex><span>        .en_out(lb_en_out),
</span></span><span style=display:flex><span>        .scale(FB_SCALE),
</span></span><span style=display:flex><span>        .data_in(fb_colr_read),
</span></span><span style=display:flex><span>        .data_out(lb_colr_out)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// colour lookup table (CLUT)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [COLRW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] fb_pix_colr;
</span></span><span style=display:flex><span>    clut_simple #(
</span></span><span style=display:flex><span>        .COLRW(COLRW),
</span></span><span style=display:flex><span>        .CIDXW(CIDXW),
</span></span><span style=display:flex><span>        .F_PAL(PAL_FILE)
</span></span><span style=display:flex><span>        ) clut_instance (
</span></span><span style=display:flex><span>        .clk_write(clk_pix),
</span></span><span style=display:flex><span>        .clk_read(clk_pix),
</span></span><span style=display:flex><span>        .we(<span style=color:#ae81ff>0</span>),
</span></span><span style=display:flex><span>        .cidx_write(<span style=color:#ae81ff>0</span>),
</span></span><span style=display:flex><span>        .cidx_read(lb_colr_out),
</span></span><span style=display:flex><span>        .colr_in(<span style=color:#ae81ff>0</span>),
</span></span><span style=display:flex><span>        .colr_out(fb_pix_colr)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// paint screen
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> paint_area;  <span style=color:#75715e>// area of screen to paint
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [CHANW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] paint_r, paint_g, paint_b;  <span style=color:#75715e>// colour channels
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_comb</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        paint_area <span style=color:#f92672>=</span> (sy <span style=color:#f92672>&gt;=</span> FB_OFFY <span style=color:#f92672>&amp;&amp;</span> sy <span style=color:#f92672>&lt;</span> (FB_HEIGHT <span style=color:#f92672>*</span> FB_SCALE) <span style=color:#f92672>+</span> FB_OFFY
</span></span><span style=display:flex><span>            <span style=color:#f92672>&amp;&amp;</span> sx <span style=color:#f92672>&gt;=</span> FB_OFFX <span style=color:#f92672>&amp;&amp;</span> sx <span style=color:#f92672>&lt;</span> (FB_WIDTH <span style=color:#f92672>*</span> FB_SCALE) <span style=color:#f92672>+</span> FB_OFFX);
</span></span><span style=display:flex><span>        {paint_r, paint_g, paint_b} <span style=color:#f92672>=</span> paint_area <span style=color:#f92672>?</span> fb_pix_colr <span style=color:#f92672>:</span> BG_COLR;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// display colour: paint colour but black in blanking interval
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [CHANW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] display_r, display_g, display_b;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> {display_r, display_g, display_b} <span style=color:#f92672>=</span> (de) <span style=color:#f92672>?</span> {paint_r, paint_g, paint_b} <span style=color:#f92672>:</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// SDL output (8 bits per colour channel)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_pix) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        sdl_sx <span style=color:#f92672>&lt;=</span> sx;
</span></span><span style=display:flex><span>        sdl_sy <span style=color:#f92672>&lt;=</span> sy;
</span></span><span style=display:flex><span>        sdl_de <span style=color:#f92672>&lt;=</span> de;
</span></span><span style=display:flex><span>        sdl_frame <span style=color:#f92672>&lt;=</span> frame;
</span></span><span style=display:flex><span>        sdl_r <span style=color:#f92672>&lt;=</span> {<span style=color:#ae81ff>2</span>{display_r}};
</span></span><span style=display:flex><span>        sdl_g <span style=color:#f92672>&lt;=</span> {<span style=color:#ae81ff>2</span>{display_g}};
</span></span><span style=display:flex><span>        sdl_b <span style=color:#f92672>&lt;=</span> {<span style=color:#ae81ff>2</span>{display_b}};
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>The following section will examine the new module. Refer to <a href=/posts/framebuffers/>Framebuffers</a> if you&rsquo;d like an explanation of the clocks, linebuffer, and the colour lookup table.</p><h3 id=draw-instance>Draw Instance</h3><p>The actual drawing is accomplished by the <code>render_line</code> instance a little after line 100.
This is where you can adjust the drawing scale and switch to other rendering modules (discussed shortly).</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    <span style=color:#75715e>// render line/edge/cube/triangles
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>parameter</span> DRAW_SCALE <span style=color:#f92672>=</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// relative to framebuffer dimensions
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> drawing;  <span style=color:#75715e>// actively drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] drx, dry;  <span style=color:#75715e>// draw coordinates
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    render_line #(  <span style=color:#75715e>// switch module name to change demo
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        .CORDW(CORDW),
</span></span><span style=display:flex><span>        .CIDXW(CIDXW),
</span></span><span style=display:flex><span>        .SCALE(DRAW_SCALE)
</span></span><span style=display:flex><span>    ) render_instance (
</span></span><span style=display:flex><span>        .clk(clk_sys),
</span></span><span style=display:flex><span>        .rst(rst_sys),
</span></span><span style=display:flex><span>        .oe(draw_oe),
</span></span><span style=display:flex><span>        .start(frame_sys),
</span></span><span style=display:flex><span>        .x(drx),
</span></span><span style=display:flex><span>        .y(dry),
</span></span><span style=display:flex><span>        .cidx(fb_colr_write),
</span></span><span style=display:flex><span>        .drawing,
</span></span><span style=display:flex><span>        .done()
</span></span><span style=display:flex><span>    );
</span></span></code></pre></div><h3 id=drawing-speed>Drawing Speed</h3><p>Our line-drawing algorithm runs at over 125+ MHz on the Arty. To see how the line is drawn, we can reduce the drawing speed to one pixel per frame (60 pixels per second):</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    <span style=color:#75715e>// reduce drawing speed to make process visible
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> FRAME_WAIT <span style=color:#f92672>=</span> <span style=color:#ae81ff>200</span>;  <span style=color:#75715e>// wait this many frames to start drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [$clog2(FRAME_WAIT)<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] cnt_frame_wait;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> draw_oe;  <span style=color:#75715e>// draw requested
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_sys) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        draw_oe <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;  <span style=color:#75715e>// comment out to draw at full speed
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>if</span> (cnt_frame_wait <span style=color:#f92672>!=</span> FRAME_WAIT<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>) <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// wait for initial frames
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>            <span style=color:#66d9ef>if</span> (frame_sys) cnt_frame_wait <span style=color:#f92672>&lt;=</span> cnt_frame_wait <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (frame_sys) draw_oe <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;  <span style=color:#75715e>// draw one pixel per frame
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>end</span>
</span></span></code></pre></div><p>The design waits for 200 frames (3.3 seconds) to give the monitor time to show the image before starting to draw. On iCEBreaker, the demo waits for 300 frames (5 seconds) before starting to draw. You can adjust this delay or remove it altogether if you prefer.</p><p>To draw at full speed after the delay, comment out <code>draw_oe &lt;= 0;</code>.</p><h3 id=latency-correction>Latency Correction</h3><p>When we discussed <a href=#an-address-for-every-pixel>address calculation</a> we noted the need for latency correction. We use a shift register to delay the write-enable signal to match the address calculation:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span>    <span style=color:#75715e>// delay write enable to match address calculation
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>localparam</span> LAT_ADDR <span style=color:#f92672>=</span> <span style=color:#ae81ff>3</span>;  <span style=color:#75715e>// latency (cycles)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [LAT_ADDR<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] fb_we_sr;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk_sys) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        fb_we_sr <span style=color:#f92672>&lt;=</span> {drawing, fb_we_sr[LAT_ADDR<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>1</span>]};
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (rst_sys) fb_we_sr <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> fb_we <span style=color:#f92672>=</span> fb_we_sr[<span style=color:#ae81ff>0</span>] <span style=color:#f92672>&amp;&amp;</span> <span style=color:#f92672>!</span>clip;  <span style=color:#75715e>// check for clipping
</span></span></span></code></pre></div><p>To avoid drawing artefacts, we disable <code>fb_we</code> if the position is outside the screen area (clipped).</p><h2 id=that-aint-no-cube>That Ain&rsquo;t No Cube</h2><p>If we can draw one line, we can draw many!</p><p>Let&rsquo;s draw a cube as you&rsquo;ve probably doodled on paper; this requires nine lines.</p><ul><li><strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/160x90/render_cube.sv>160x90/render_cube.sv</a></strong></li><li><strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/320x180/render_cube.sv>320x180/render_cube.sv</a></strong></li></ul><p>The 16-colour 320x180 version is shown below:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> render_cube #(
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>parameter</span> CORDW<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>,  <span style=color:#75715e>// signed coordinate width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>parameter</span> CIDXW<span style=color:#f92672>=</span><span style=color:#ae81ff>4</span>,   <span style=color:#75715e>// colour index width (bits)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>parameter</span> SCALE<span style=color:#f92672>=</span><span style=color:#ae81ff>1</span>    <span style=color:#75715e>// drawing scale: 1=320x180, 2=640x360, 4=1280x720
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    ) (
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,    <span style=color:#75715e>// clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> rst,    <span style=color:#75715e>// reset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> oe,     <span style=color:#75715e>// output enable
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> start,  <span style=color:#75715e>// start drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x,  <span style=color:#75715e>// horizontal draw position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] y,  <span style=color:#75715e>// vertical draw position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> [CIDXW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] cidx,  <span style=color:#75715e>// pixel colour
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> drawing,  <span style=color:#75715e>// actively drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> done      <span style=color:#75715e>// drawing is complete (high for one tick)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>localparam</span> LINE_CNT<span style=color:#f92672>=</span><span style=color:#ae81ff>9</span>;  <span style=color:#75715e>// number of lines to draw
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> [$clog2(LINE_CNT)<span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] line_id;  <span style=color:#75715e>// line identifier
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] vx0, vy0, vx1, vy1;  <span style=color:#75715e>// line coords
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> draw_start, draw_done;  <span style=color:#75715e>// drawing signals
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// draw state machine
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>enum</span> {IDLE, INIT, DRAW, DONE} state;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span> (state)
</span></span><span style=display:flex><span>            INIT: <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// register coordinates and colour
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                draw_start <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                state <span style=color:#f92672>&lt;=</span> DRAW;
</span></span><span style=display:flex><span>                cidx <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>&#39;h2</span>;  <span style=color:#75715e>// colour index
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                <span style=color:#66d9ef>case</span> (line_id)
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>&#39;d0</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        vx0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>130</span>; vy0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>60</span>; vx1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>230</span>; vy1 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>60</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>&#39;d1</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        vx0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>230</span>; vy0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>60</span>; vx1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>230</span>; vy1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>160</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>&#39;d2</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        vx0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>230</span>; vy0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>160</span>; vx1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>130</span>; vy1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>160</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>&#39;d3</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        vx0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>130</span>; vy0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>160</span>; vx1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>130</span>; vy1 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>60</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>&#39;d4</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        vx0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>130</span>; vy0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>160</span>; vx1 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>90</span>; vy1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>120</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>&#39;d5</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        vx0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>90</span>; vy0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>120</span>; vx1 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>90</span>; vy1 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>20</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>&#39;d6</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        vx0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>90</span>; vy0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>20</span>; vx1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>130</span>; vy1 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>60</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#ae81ff>&#39;d7</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        vx0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>90</span>; vy0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>20</span>; vx1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>190</span>; vy1 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>20</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// line_id=8
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                        vx0 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>190</span>; vy0 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>20</span>; vx1 <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>230</span>; vy1 <span style=color:#f92672>&lt;=</span>  <span style=color:#ae81ff>60</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            DRAW: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                draw_start <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (draw_done) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>if</span> (line_id <span style=color:#f92672>==</span> LINE_CNT<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span>) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        state <span style=color:#f92672>&lt;=</span> DONE;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        line_id <span style=color:#f92672>&lt;=</span> line_id <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                        state <span style=color:#f92672>&lt;=</span> INIT;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            DONE: state <span style=color:#f92672>&lt;=</span> DONE;
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>if</span> (start) state <span style=color:#f92672>&lt;=</span> INIT;  <span style=color:#75715e>// IDLE
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (rst) state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    draw_line #(.CORDW(CORDW)) draw_line_inst (
</span></span><span style=display:flex><span>        .clk,
</span></span><span style=display:flex><span>        .rst,
</span></span><span style=display:flex><span>        .start(draw_start),
</span></span><span style=display:flex><span>        .oe,
</span></span><span style=display:flex><span>        .x0(vx0 <span style=color:#f92672>*</span> SCALE),
</span></span><span style=display:flex><span>        .y0(vy0 <span style=color:#f92672>*</span> SCALE),
</span></span><span style=display:flex><span>        .x1(vx1 <span style=color:#f92672>*</span> SCALE),
</span></span><span style=display:flex><span>        .y1(vy1 <span style=color:#f92672>*</span> SCALE),
</span></span><span style=display:flex><span>        .x,
</span></span><span style=display:flex><span>        .y,
</span></span><span style=display:flex><span>        .drawing,
</span></span><span style=display:flex><span>        .busy(),
</span></span><span style=display:flex><span>        .done(draw_done)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_comb</span> done <span style=color:#f92672>=</span> (state <span style=color:#f92672>==</span> DONE);
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><h3 id=cube-demo>Cube Demo</h3><p>To see the cube demo, replace <code>render_*</code> with <code>render_cube</code> in your top module and rebuild.</p><p><img src=/img/posts/lines-and-triangles/cube.jpg alt="Ersatz Cube" title="Nine lines make a cube."></p><p>It looks like a cube, but it&rsquo;s an ersatz cube. Our cube has no real depth; it cannot move in 3D space, nor can we apply realistic lighting. We&rsquo;ll cover real 3D models in a future post, but for now, let&rsquo;s turn our attention to the most critical shape in all of computer graphics: the triangle.</p><h2 id=the-triangle>The Triangle</h2><p>As you gaze upon the beautiful 4K vista from a AAA game in the 2020s, know this: it&rsquo;s all triangles!</p><p>A triangle consists of three lines, so we could issue three requests to <code>draw_line</code>, but it&rsquo;s so valuable that it deserves its own module <strong>[<a href=https://github.com/projf/projf-explore/blob/main/lib/graphics/draw_triangle.sv>draw_triangle.sv</a>]</strong>:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#66d9ef>module</span> draw_triangle #(<span style=color:#66d9ef>parameter</span> CORDW<span style=color:#f92672>=</span><span style=color:#ae81ff>16</span>) (  <span style=color:#75715e>// signed coordinate width
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> clk,             <span style=color:#75715e>// clock
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> rst,             <span style=color:#75715e>// reset
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> start,           <span style=color:#75715e>// start triangle drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> oe,              <span style=color:#75715e>// output enable
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x0, y0,  <span style=color:#75715e>// vertex 0
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x1, y1,  <span style=color:#75715e>// vertex 1
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>input</span>  <span style=color:#66d9ef>wire</span> <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x2, y2,  <span style=color:#75715e>// vertex 2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] x,  y,   <span style=color:#75715e>// drawing position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> drawing,         <span style=color:#75715e>// actively drawing
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> busy,            <span style=color:#75715e>// drawing request in progress
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>output</span>      <span style=color:#66d9ef>logic</span> done             <span style=color:#75715e>// drawing is complete (high for one tick)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    );
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>logic</span> [<span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] line_id;  <span style=color:#75715e>// current line (0, 1, or 2)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> line_start;     <span style=color:#75715e>// start drawing line
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> line_done;      <span style=color:#75715e>// finished drawing current line?
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// current line coordinates
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] lx0, ly0;  <span style=color:#75715e>// point 0 position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>logic</span> <span style=color:#66d9ef>signed</span> [CORDW<span style=color:#f92672>-</span><span style=color:#ae81ff>1</span><span style=color:#f92672>:</span><span style=color:#ae81ff>0</span>] lx1, ly1;  <span style=color:#75715e>// point 1 position
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span>    <span style=color:#75715e>// draw state machine
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>    <span style=color:#66d9ef>enum</span> {IDLE, INIT, DRAW} state;
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>always_ff</span> @(<span style=color:#66d9ef>posedge</span> clk) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>case</span> (state)
</span></span><span style=display:flex><span>            INIT: <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// register coordinates
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                state <span style=color:#f92672>&lt;=</span> DRAW;
</span></span><span style=display:flex><span>                line_start <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (line_id <span style=color:#f92672>==</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;d0</span>) <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// (x0,y0) (x1,y1)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                    lx0 <span style=color:#f92672>&lt;=</span> x0; ly0 <span style=color:#f92672>&lt;=</span> y0;
</span></span><span style=display:flex><span>                    lx1 <span style=color:#f92672>&lt;=</span> x1; ly1 <span style=color:#f92672>&lt;=</span> y1;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>if</span> (line_id <span style=color:#f92672>==</span> <span style=color:#ae81ff>2</span><span style=color:#ae81ff>&#39;d1</span>) <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// (x1,y1) (x2,y2)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                    lx0 <span style=color:#f92672>&lt;=</span> x1; ly0 <span style=color:#f92672>&lt;=</span> y1;
</span></span><span style=display:flex><span>                    lx1 <span style=color:#f92672>&lt;=</span> x2; ly1 <span style=color:#f92672>&lt;=</span> y2;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// (x2,y2) (x0,y0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                    lx0 <span style=color:#f92672>&lt;=</span> x2; ly0 <span style=color:#f92672>&lt;=</span> y2;
</span></span><span style=display:flex><span>                    lx1 <span style=color:#f92672>&lt;=</span> x0; ly1 <span style=color:#f92672>&lt;=</span> y0;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            DRAW: <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                line_start <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (line_done) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>if</span> (line_id <span style=color:#f92672>==</span> <span style=color:#ae81ff>2</span>) <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// final line
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                        state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>                        busy <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                        done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span> <span style=color:#66d9ef>else</span> <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                        state <span style=color:#f92672>&lt;=</span> INIT;
</span></span><span style=display:flex><span>                        line_id <span style=color:#f92672>&lt;=</span> line_id <span style=color:#f92672>+</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>default</span><span style=color:#f92672>:</span> <span style=color:#66d9ef>begin</span>  <span style=color:#75715e>// IDLE
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>                done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>if</span> (start) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>                    state <span style=color:#f92672>&lt;=</span> INIT;
</span></span><span style=display:flex><span>                    line_id <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>                    busy <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>1</span>;
</span></span><span style=display:flex><span>                <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>            <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>endcase</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>if</span> (rst) <span style=color:#66d9ef>begin</span>
</span></span><span style=display:flex><span>            state <span style=color:#f92672>&lt;=</span> IDLE;
</span></span><span style=display:flex><span>            line_id <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>            line_start <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>            busy <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>            done <span style=color:#f92672>&lt;=</span> <span style=color:#ae81ff>0</span>;
</span></span><span style=display:flex><span>        <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>    <span style=color:#66d9ef>end</span>
</span></span><span style=display:flex><span>
</span></span><span style=display:flex><span>    draw_line #(.CORDW(CORDW)) draw_line_inst (
</span></span><span style=display:flex><span>        .clk,
</span></span><span style=display:flex><span>        .rst,
</span></span><span style=display:flex><span>        .start(line_start),
</span></span><span style=display:flex><span>        .oe,
</span></span><span style=display:flex><span>        .x0(lx0),
</span></span><span style=display:flex><span>        .y0(ly0),
</span></span><span style=display:flex><span>        .x1(lx1),
</span></span><span style=display:flex><span>        .y1(ly1),
</span></span><span style=display:flex><span>        .x,
</span></span><span style=display:flex><span>        .y,
</span></span><span style=display:flex><span>        .drawing,
</span></span><span style=display:flex><span>        .busy(),
</span></span><span style=display:flex><span>        .done(line_done)
</span></span><span style=display:flex><span>    );
</span></span><span style=display:flex><span><span style=color:#66d9ef>endmodule</span>
</span></span></code></pre></div><p>There&rsquo;s a test bench you can use to exercise the module with Vivado: <strong>[<a href=https://github.com/projf/projf-explore/blob/main/lib/graphics/xc7/draw_triangle_tb.sv>xc7/draw_triangle_tb.sv</a>]</strong>.</p><h3 id=the-magic-number>The Magic Number</h3><p><img src=/img/posts/lines-and-triangles/lines-and-triangles-sim.png alt="Triangles Sim" title="Three tasty triangles"></p><p>Let&rsquo;s create a render module to draw three triangles:</p><ul><li><strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/160x90/render_triangles.sv>160x90/render_triangles.sv</a></strong></li><li><strong><a href=https://github.com/projf/projf-explore/blob/main/graphics/lines-and-triangles/320x180/render_triangles.sv>320x180/render_triangles.sv</a></strong></li></ul><p>Replace <code>render_*</code> with <code>render_triangles</code> in your top module and rebuild.</p><p>We can draw millions of pixels per second, but drawing one per frame is fun to watch:</p><p><img src=/img/posts/lines-and-triangles/drawing-triangles.gif alt="Drawing Triangles" title="There are no secrets that time does not reveal."></p><h2 id=explore>Explore</h2><p>I hope you enjoyed this instalment of <em>Exploring FPGA Graphics</em>, but nothing beats creating your own designs. Here are a few suggestions to get you started:</p><ul><li>Experiment with different lines, triangles, and colours</li><li>What&rsquo;s the most impressive thing you can draw with a handful of straight lines?</li><li>We drew a cube, but how about the other <a href=https://en.wikipedia.org/wiki/Platonic_solid>Platonic solids</a>?</li><li>Draw a landscape with <a href="https://www.youtube.com/watch?v=bjhkxFDvD78">one-point perspective</a> (YouTube example)</li></ul><h2 id=whats-next>What&rsquo;s Next?</h2><p>Next time, in <a href=/posts/fpga-shapes/>2D Shapes</a>, well draw rectangles and circles as well as triangles, then learn to colour them in. Check out <a href=/demos/>demos</a> and <a href=/tutorials/>tutorials</a> for more FPGA projects.</p><p>Have a question or suggestion? Contact <a href=https://mastodon.social/@WillFlux>@WillFlux</a> or join me on <a href=https://github.com/projf/projf-explore/discussions>Project F Discussions</a> or <a href=https://discord.gg/cf869yDbXf>1BitSquared Discord</a>. If you like what I do, consider <a href=https://github.com/sponsors/WillGreen>sponsoring me</a> on GitHub. Thank you.</p></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/graphics>graphics</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/arty-a7>arty-a7</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/icebreaker>icebreaker</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/verilator>verilator</a></footer><nav class="mt-24 flex rounded-lg bg-black/[3%] text-lg dark:bg-white/[8%]"><a class="flex w-1/2 items-center rounded-l-md p-6 pr-3 no-underline hover:bg-black/[2%] dark:hover:bg-white/[3%]" href=https://projectf.io/posts/hello-nexys-2/><span class=mr-1.5></span><span>Hello Nexys - Part 2</span></a>
<a class="ml-auto flex w-1/2 items-center justify-end rounded-r-md p-6 pl-3 no-underline hover:bg-black/[2%] dark:hover:bg-white/[3%]" href=https://projectf.io/posts/verilog-lint-with-verilator/><span>Verilog Lint with Verilator</span><span class=ml-1.5></span></a></nav></article></main><footer class="opaco mx-auto flex h-[5rem] max-w-3xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io>Project F</a>
&copy; 2023 Will Green.</div></footer></body></html>