Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: adau1761_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "adau1761_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "adau1761_top"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : adau1761_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\ipcore_dir\fft_8192.v" into library work
Parsing module <fft_8192>.
Analyzing Verilog file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\BRAM.v" into library work
Parsing module <BRAM>.
Analyzing Verilog file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\speech_algo.v" into library work
Parsing module <speech_algo>.
Analyzing Verilog file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\fft_8192.v" into library work
Parsing module <fft_FULL>.
Analyzing Verilog file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\debounce.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\CCP_controller.v" into library work
Parsing module <CCP_controller>.
Analyzing Verilog file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\bramController.v" into library work
Parsing module <bramController>.
Analyzing Verilog file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" into library work
Parsing module <audio_manip>.
WARNING:HDLCompiler:751 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" Line 84: Redeclaration of ansi port FFT_DONE is not allowed
Parsing VHDL file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i3c2.vhd" into library work
Parsing entity <i3c2>.
Parsing architecture <Behavioral> of entity <i3c2>.
Parsing VHDL file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\adau1761_configuration_data.vhd" into library work
Parsing entity <adau1761_configuration_data>.
Parsing architecture <Behavioral> of entity <adau1761_configuration_data>.
Parsing VHDL file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2s_data_interface.vhd" into library work
Parsing entity <i2s_data_interface>.
Parsing architecture <Behavioral> of entity <i2s_data_interface>.
Parsing VHDL file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd" into library work
Parsing entity <i2c>.
Parsing architecture <Behavioral> of entity <i2c>.
Parsing VHDL file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\ADAU1761_interface.vhd" into library work
Parsing entity <ADAU1761_interface>.
Parsing architecture <Behavioral> of entity <adau1761_interface>.
Parsing VHDL file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\clocking.vhd" into library work
Parsing entity <clocking>.
Parsing architecture <xilinx> of entity <clocking>.
Parsing VHDL file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\adau1761_izedboard.vhd" into library work
Parsing entity <adau1761_izedboard>.
Parsing architecture <Behavioral> of entity <adau1761_izedboard>.
Parsing VHDL file "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\adau1761_top.vhd" into library work
Parsing entity <adau1761_top>.
Parsing architecture <Behavioral> of entity <adau1761_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <adau1761_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clocking> (architecture <xilinx>) from library <work>.

Elaborating entity <adau1761_izedboard> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2c> (architecture <Behavioral>) from library <work>.

Elaborating entity <adau1761_configuration_data> (architecture <Behavioral>) from library <work>.

Elaborating entity <i3c2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ADAU1761_interface> (architecture <Behavioral>) from library <work>.

Elaborating entity <i2s_data_interface> (architecture <Behavioral>) from library <work>.
Going to verilog side to elaborate module audio_manip

Elaborating module <audio_manip(ADDR_WIDTH=13,WORD_WIDTH=24)>.

Elaborating module <debouncer>.

Elaborating module <fft_FULL>.

Elaborating module <fft_8192>.
WARNING:HDLCompiler:1127 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" Line 79: Assignment to FFT_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" Line 80: Assignment to FFT_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" Line 81: Assignment to out_index ignored, since the identifier is never used

Elaborating module <speech_algo>.
WARNING:HDLCompiler:1127 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\speech_algo.v" Line 45: Assignment to counter ignored, since the identifier is never used

Elaborating module <CCP_controller>.

Elaborating module <bramController(WORD_WIDTH=24,ADDR_WIDTH=13)>.

Elaborating module <BRAM(WORD_WIDTH=24,ADDR_WIDTH=13)>.
WARNING:HDLCompiler:189 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" Line 178: Size mismatch in connection of port <readAddress>. Formal port size is 13-bit while actual signal size is 32-bit.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <adau1761_top>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\adau1761_top.vhd".
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\adau1761_top.vhd" line 111: Output port <LOCKED> of the instance <i_clocking> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <adau1761_top> synthesized.

Synthesizing Unit <clocking>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\clocking.vhd".
    Summary:
	no macro.
Unit <clocking> synthesized.

Synthesizing Unit <adau1761_izedboard>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\adau1761_izedboard.vhd".
    Summary:
	no macro.
Unit <adau1761_izedboard> synthesized.

Synthesizing Unit <i2c>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd".
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd" line 58: Output port <outputs> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd" line 58: Output port <reg_addr> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd" line 58: Output port <reg_data> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd" line 58: Output port <reg_write> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd" line 58: Output port <debug_scl> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd" line 58: Output port <debug_sda> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2c.vhd" line 58: Output port <error> of the instance <Inst_i3c2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <i2c> synthesized.

Synthesizing Unit <adau1761_configuration_data>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\adau1761_configuration_data.vhd".
    Found 9-bit register for signal <data>.
    Found 1024x9-bit Read Only RAM for signal <address[9]_GND_43_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <adau1761_configuration_data> synthesized.

Synthesizing Unit <i3c2>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i3c2.vhd".
        clk_divide = "01111000"
    Found 1-bit register for signal <i2c_scl>.
    Found 1-bit register for signal <debug_scl>.
    Found 1-bit register for signal <i2c_sda_t>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <bitcount>.
    Found 9-bit register for signal <i2c_data>.
    Found 8-bit register for signal <reg_data>.
    Found 1-bit register for signal <ack_flag>.
    Found 10-bit register for signal <pcnext>.
    Found 4-bit register for signal <i2c_bits_left>.
    Found 16-bit register for signal <delay>.
    Found 1-bit register for signal <skip>.
    Found 1-bit register for signal <i2c_doing_read>.
    Found 5-bit register for signal <reg_addr>.
    Found 16-bit register for signal <outputs>.
    Found 1-bit register for signal <i2c_started>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 22                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <pcnext[9]_GND_44_o_add_56_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_44_o_GND_44_o_sub_42_OUT<3:0>> created at line 1308.
    Found 8-bit subtractor for signal <GND_44_o_GND_44_o_sub_58_OUT<7:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_44_o_GND_44_o_sub_66_OUT<15:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred 127 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i3c2> synthesized.

Synthesizing Unit <ADAU1761_interface>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\ADAU1761_interface.vhd".
    Found 1-bit register for signal <master_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ADAU1761_interface> synthesized.

Synthesizing Unit <i2s_data_interface>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\i2s_data_interface.vhd".
    Found 127-bit register for signal <sr_in>.
    Found 1-bit register for signal <i2s_d_out>.
    Found 24-bit register for signal <audio_l_out>.
    Found 24-bit register for signal <audio_r_out>.
    Found 64-bit register for signal <sr_out>.
    Found 1-bit register for signal <i2s_lr_last>.
    Found 10-bit register for signal <bclk_delay>.
    Found 1-bit register for signal <i2s_d_in_last>.
    Found 1-bit register for signal <new_sample>.
    Summary:
	inferred 253 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <i2s_data_interface> synthesized.

Synthesizing Unit <audio_manip>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v".
        ADDR_WIDTH = 13
        WORD_WIDTH = 24
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" line 76: Output port <xn_index> of the instance <myFFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" line 76: Output port <xk_index> of the instance <myFFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" line 76: Output port <rfd> of the instance <myFFT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\audio_manip.v" line 76: Output port <busy> of the instance <myFFT> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <read_enable>.
    Found 24-bit register for signal <bram_in>.
    Found 1-bit register for signal <FFT_DONE>.
    Found 24-bit register for signal <out_r>.
    Found 24-bit register for signal <out_l>.
    Found 1-bit register for signal <write_enable>.
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <audio_manip> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\debounce.v".
    Found 1-bit register for signal <PB_sync_1>.
    Found 16-bit register for signal <PB_cnt>.
    Found 1-bit register for signal <PB_state>.
    Found 1-bit register for signal <PB_sync_0>.
    Found 16-bit adder for signal <PB_cnt[15]_GND_65_o_add_2_OUT> created at line 31.
    Found 1-bit comparator equal for signal <PB_state_PB_sync_1_equal_7_o> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debouncer> synthesized.

Synthesizing Unit <fft_FULL>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\fft_8192.v".
    Summary:
	no macro.
Unit <fft_FULL> synthesized.

Synthesizing Unit <speech_algo>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\speech_algo.v".
        COMPARATOR = 64'b0000000000000000000000000000000000010001101000010000110111001100
    Found 64-bit register for signal <avg>.
    Found 64-bit register for signal <sum>.
    Found 1-bit register for signal <alpha>.
    Found 1-bit register for signal <zulu>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit adder for signal <re[37]_im[37]_add_4_OUT> created at line 68.
    Found 64-bit adder for signal <n0055> created at line 74.
    Found 64-bit adder for signal <sum[63]_im[37]_add_10_OUT> created at line 74.
    Found 38x38-bit multiplier for signal <n0036> created at line 74.
    Found 38x38-bit multiplier for signal <n0038> created at line 74.
    Found 64-bit comparator greater for signal <GND_68_o_avg[63]_LessThan_14_o> created at line 87
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred 130 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <speech_algo> synthesized.

Synthesizing Unit <CCP_controller>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\CCP_controller.v".
    Found 1-bit register for signal <signalB>.
    Found 1-bit register for signal <signalA>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <CCP_controller> synthesized.

Synthesizing Unit <bramController>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\bramController.v".
        WORD_WIDTH = 24
        ADDR_WIDTH = 13
WARNING:Xst:647 - Input <readAddress> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <read_write>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <readReady>.
    Found 1-bit register for signal <writeComplete>.
    Found 3-bit register for signal <counter>.
    Found 13-bit register for signal <rw_Address>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit adder for signal <rw_Address[12]_GND_71_o_add_3_OUT> created at line 85.
    Found 3-bit adder for signal <counter[2]_GND_71_o_add_11_OUT> created at line 121.
    Found 1-bit 4-to-1 multiplexer for signal <_n0088> created at line 61.
    Found 13-bit 4-to-1 multiplexer for signal <_n0108> created at line 61.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <bramController> synthesized.

Synthesizing Unit <BRAM>.
    Related source file is "C:\Users\ssshahin\Desktop\12_11v2\12_11v2\Project_Base\BRAM.v".
        WORD_WIDTH = 24
        ADDR_WIDTH = 13
WARNING:Xst:647 - Input <clear> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8192x24-bit single-port RAM <Mram_registers> for signal <registers>.
    Found 24-bit register for signal <data_out>.
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <BRAM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x9-bit single-port Read Only RAM                  : 1
 8192x24-bit single-port RAM                           : 1
# Multipliers                                          : 2
 38x38-bit multiplier                                  : 2
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit subtractor                                      : 1
 64-bit adder                                          : 2
 8-bit subtractor                                      : 1
# Registers                                            : 56
 1-bit register                                        : 31
 10-bit register                                       : 2
 127-bit register                                      : 1
 13-bit register                                       : 1
 16-bit register                                       : 5
 24-bit register                                       : 6
 3-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 1
 64-bit register                                       : 3
 8-bit register                                        : 2
 9-bit register                                        : 2
# Comparators                                          : 4
 1-bit comparator equal                                : 3
 64-bit comparator greater                             : 1
# Multiplexers                                         : 144
 1-bit 2-to-1 multiplexer                              : 81
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 14
 13-bit 2-to-1 multiplexer                             : 4
 13-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 15
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fft_8192.ngc>.
Loading core <fft_8192> for timing and area information for instance <my_fft>.
INFO:Xst:1901 - Instance blk0000009f in unit blk0000009f of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a0 in unit blk000000a0 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a1 in unit blk000000a1 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a2 in unit blk000000a2 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a3 in unit blk000000a3 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a4 in unit blk000000a4 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a5 in unit blk000000a5 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a6 in unit blk000000a6 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a7 in unit blk000000a7 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a8 in unit blk000000a8 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000a9 in unit blk000000a9 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000aa in unit blk000000aa of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000ab in unit blk000000ab of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000ac in unit blk000000ac of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000ad in unit blk000000ad of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000ae in unit blk000000ae of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk000000af in unit blk000000af of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000014c in unit blk0000014c of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000014d in unit blk0000014d of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000014e in unit blk0000014e of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000014f in unit blk0000014f of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000150 in unit blk00000150 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000151 in unit blk00000151 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000152 in unit blk00000152 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000153 in unit blk00000153 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000154 in unit blk00000154 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000155 in unit blk00000155 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000156 in unit blk00000156 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000157 in unit blk00000157 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000158 in unit blk00000158 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000159 in unit blk00000159 of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000015a in unit blk0000015a of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000015b in unit blk0000015b of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000015c in unit blk0000015c of type RAMB18 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000105a in unit blk0000105a of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000105b in unit blk0000105b of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000105c in unit blk0000105c of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000105d in unit blk0000105d of type DSP48E has been replaced by DSP48E1
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000105a in unit blk0000105a is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000105b in unit blk0000105b is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000105c in unit blk0000105c is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance blk0000105d in unit blk0000105d is not supported
INFO:Xst:2261 - The FF/Latch <avg_51> in Unit <ALGO> is equivalent to the following 12 FFs/Latches, which will be removed : <avg_52> <avg_53> <avg_54> <avg_55> <avg_56> <avg_57> <avg_58> <avg_59> <avg_60> <avg_61> <avg_62> <avg_63> 
WARNING:Xst:1293 - FF/Latch <avg_51> has a constant value of 0 in block <ALGO>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <bramController>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3226 - The RAM <myMem/Mram_registers> will be implemented as a BLOCK RAM, absorbing the following register(s): <myMem/data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 24-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <read_write>    | high     |
    |     addrA          | connected to signal <rw_Address>    |          |
    |     diA            | connected to signal <inData>        |          |
    |     doA            | connected to signal <outData>       |          |
    |     dorstA         | connected to signal <read_write>    | high     |
    | reset value        | 000000000000000000000000                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <bramController> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <PB_cnt>: 1 register on signal <PB_cnt>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <i2c>.
INFO:Xst:3226 - The RAM <Inst_adau1761_configuration_data/Mram_address[9]_GND_43_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <Inst_adau1761_configuration_data/data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 9-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inst_address>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <inst_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <i2c> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 1024x9-bit single-port block Read Only RAM            : 1
 8192x24-bit single-port block RAM                     : 1
# Multipliers                                          : 2
 38x38-bit multiplier                                  : 2
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 16-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 64-bit adder                                          : 2
 8-bit subtractor                                      : 1
# Counters                                             : 4
 16-bit up counter                                     : 3
 3-bit up counter                                      : 1
# Registers                                            : 538
 Flip-Flops                                            : 538
# Comparators                                          : 4
 1-bit comparator equal                                : 3
 64-bit comparator greater                             : 1
# Multiplexers                                         : 117
 1-bit 2-to-1 multiplexer                              : 58
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 14
 13-bit 2-to-1 multiplexer                             : 4
 13-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 6
 24-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 11
 9-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <avg_51> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_52> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_53> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_54> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_55> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_56> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_57> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_58> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_59> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_60> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_61> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_62> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avg_63> has a constant value of 0 in block <speech_algo>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_adau1761_izedboard/Inst_i2c/FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0011  | 001
 0010  | 010
 0001  | 011
 0100  | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <audio_manip1/ALGO/FSM_1> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <audio_manip1/BC/FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00
 00001 | 01
 00010 | 11
 00011 | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n0036_submult_13> of sequential type is unconnected in block <speech_algo>.
WARNING:Xst:2677 - Node <Mmult_n0038_submult_13> of sequential type is unconnected in block <speech_algo>.
WARNING:Xst:1293 - FF/Latch <sr_out_0> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_1> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_2> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_3> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_4> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_5> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_6> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_out_7> has a constant value of 0 in block <i2s_data_interface>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <adau1761_top> ...

Optimizing unit <i2s_data_interface> ...

Optimizing unit <i2c> ...
WARNING:Xst:1710 - FF/Latch <Inst_i3c2/bitcount_7> (without init value) has a constant value of 0 in block <i2c>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <audio_manip> ...

Optimizing unit <debouncer> ...

Optimizing unit <speech_algo> ...

Optimizing unit <bramController> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block adau1761_top, actual ratio is 4.

Final Macro Processing ...

Processing Unit <adau1761_top> :
	Found 9-bit shift register for signal <Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_103>.
	Found 72-bit shift register for signal <Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_71>.
	Found 2-bit shift register for signal <Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_8>.
	Found 6-bit shift register for signal <Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_1>.
	Found 2-bit shift register for signal <audio_manip1/debounce_rst/PB_sync_1>.
	Found 2-bit shift register for signal <audio_manip1/debounce_Start_Read/PB_sync_1>.
	Found 2-bit shift register for signal <audio_manip1/debounce_Start_Write/PB_sync_1>.
Unit <adau1761_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 480
 Flip-Flops                                            : 480
# Shift Registers                                      : 7
 2-bit shift register                                  : 4
 6-bit shift register                                  : 1
 72-bit shift register                                 : 1
 9-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : adau1761_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2906
#      GND                         : 61
#      INV                         : 83
#      LUT1                        : 60
#      LUT2                        : 314
#      LUT3                        : 549
#      LUT4                        : 173
#      LUT5                        : 105
#      LUT6                        : 404
#      MUXCY                       : 515
#      MUXF7                       : 54
#      MUXF8                       : 25
#      VCC                         : 52
#      XORCY                       : 511
# FlipFlops/Latches                : 2441
#      FD                          : 444
#      FDE                         : 1034
#      FDR                         : 59
#      FDRE                        : 902
#      FDS                         : 2
# RAMS                             : 43
#      RAMB18E1                    : 36
#      RAMB36E1                    : 7
# Shift Registers                  : 465
#      SRL16E                      : 166
#      SRLC16E                     : 269
#      SRLC32E                     : 30
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 24
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 15
# DSPs                             : 29
#      DSP48E1                     : 29
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2441  out of  106400     2%  
 Number of Slice LUTs:                 2153  out of  53200     4%  
    Number used as Logic:              1688  out of  53200     3%  
    Number used as Memory:              465  out of  17400     2%  
       Number used as SRL:              465

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3054
   Number with an unused Flip Flop:     613  out of   3054    20%  
   Number with an unused LUT:           901  out of   3054    29%  
   Number of fully used LUT-FF pairs:  1540  out of   3054    50%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    200    12%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               25  out of    140    17%  
    Number using Block RAM only:         25
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DSP48E1s:                     29  out of    220    13%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+--------------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                      | Load  |
-------------------------------------+--------------------------------------------+-------+
i_clocking/clkout0                   | BUFG                                       | 2964  |
audio_manip1/myFFT/my_fft/sig00000001| NONE(audio_manip1/myFFT/my_fft/blk00000f37)| 1     |
-------------------------------------+--------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                   | Buffer(FF name)                                                                                                | Load  |
-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+
audio_manip1/myFFT/my_fft/sig00000811(audio_manip1/myFFT/my_fft/blk00000001:P)                                   | NONE(audio_manip1/myFFT/my_fft/blk00000f36)                                                                    | 128   |
audio_manip1/myFFT/my_fft/sig00000001(audio_manip1/myFFT/my_fft/blk00000002:G)                                   | NONE(audio_manip1/myFFT/my_fft/blk00000f36)                                                                    | 78    |
audio_manip1/myFFT/my_fft/blk00000003/blk0000009f/N0(audio_manip1/myFFT/my_fft/blk00000003/blk0000009f/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk0000009f/blk0000009f)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a0/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a0/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a0/blk000000a0)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a1/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a1/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a1/blk000000a1)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a2/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a2/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a2/blk000000a2)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a3/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a3/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a3/blk000000a3)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a4/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a4/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a4/blk000000a4)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a5/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a5/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a5/blk000000a5)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a6/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a6/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a6/blk000000a6)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a7/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a7/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a7/blk000000a7)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a8/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a8/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a8/blk000000a8)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a9/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000a9/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a9/blk000000a9)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000aa/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000aa/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000aa/blk000000aa)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000ab/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000ab/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000ab/blk000000ab)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000ac/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000ac/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000ac/blk000000ac)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000ad/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000ad/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000ad/blk000000ad)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000ae/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000ae/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000ae/blk000000ae)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000af/N0(audio_manip1/myFFT/my_fft/blk00000003/blk000000af/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000af/blk000000af)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000014c/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014c/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014c/blk0000014c)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000014d/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014d/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014d/blk0000014d)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000014e/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014e/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014e/blk0000014e)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000014f/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014f/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014f/blk0000014f)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000150/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000150/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000150/blk00000150)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000151/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000151/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000151/blk00000151)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000152/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000152/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000152/blk00000152)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000153/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000153/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000153/blk00000153)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000154/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000154/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000154/blk00000154)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000155/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000155/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000155/blk00000155)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000156/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000156/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000156/blk00000156)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000157/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000157/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000157/blk00000157)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000158/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000158/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000158/blk00000158)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000159/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk00000159/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000159/blk00000159)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000015a/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015a/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015a/blk0000015a)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000015b/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015b/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015b/blk0000015b)                                            | 6     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000015c/N0(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015c/XST_GND:G)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015c/blk0000015c)                                            | 6     |
audio_manip1/myFFT/my_fft/blk00000003/blk0000009f/N1(audio_manip1/myFFT/my_fft/blk00000003/blk0000009f/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk0000009f/blk0000009f)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a0/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a0/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a0/blk000000a0)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a1/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a1/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a1/blk000000a1)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a2/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a2/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a2/blk000000a2)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a3/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a3/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a3/blk000000a3)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a4/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a4/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a4/blk000000a4)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a5/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a5/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a5/blk000000a5)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a6/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a6/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a6/blk000000a6)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a7/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a7/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a7/blk000000a7)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a8/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a8/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a8/blk000000a8)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000a9/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000a9/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000a9/blk000000a9)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000aa/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000aa/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000aa/blk000000aa)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000ab/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000ab/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000ab/blk000000ab)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000ac/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000ac/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000ac/blk000000ac)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000ad/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000ad/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000ad/blk000000ad)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000ae/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000ae/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000ae/blk000000ae)                                            | 4     |
audio_manip1/myFFT/my_fft/blk00000003/blk000000af/N1(audio_manip1/myFFT/my_fft/blk00000003/blk000000af/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk00000003/blk000000af/blk000000af)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000014c/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014c/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014c/blk0000014c)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000014d/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014d/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014d/blk0000014d)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000014e/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014e/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014e/blk0000014e)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000014f/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014f/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000014f/blk0000014f)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000150/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000150/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000150/blk00000150)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000151/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000151/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000151/blk00000151)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000152/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000152/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000152/blk00000152)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000153/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000153/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000153/blk00000153)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000154/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000154/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000154/blk00000154)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000155/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000155/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000155/blk00000155)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000156/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000156/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000156/blk00000156)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000157/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000157/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000157/blk00000157)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000158/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000158/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000158/blk00000158)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk00000159/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk00000159/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk00000159/blk00000159)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000015a/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015a/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015a/blk0000015a)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000015b/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015b/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015b/blk0000015b)                                            | 4     |
audio_manip1/myFFT/my_fft/blk000000b0/blk0000015c/N1(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015c/XST_VCC:P)| NONE(audio_manip1/myFFT/my_fft/blk000000b0/blk0000015c/blk0000015c)                                            | 4     |
Inst_adau1761_izedboard/i_i2s_sda_obuf(XST_GND:G)                                                                | NONE(Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuration_data/Mram_address[9]_GND_43_o_wide_mux_0_OUT)| 2     |
-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.881ns (Maximum Frequency: 101.200MHz)
   Minimum input arrival time before clock: 0.985ns
   Maximum output required time after clock: 0.521ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clocking/clkout0'
  Clock period: 9.881ns (frequency: 101.200MHz)
  Total number of paths / destination ports: 402108331184 / 6052
-------------------------------------------------------------------------
Delay:               9.881ns (Levels of Logic = 40)
  Source:            audio_manip1/myFFT/my_fft/blk000008e3 (FF)
  Destination:       audio_manip1/ALGO/sum_63 (FF)
  Source Clock:      i_clocking/clkout0 rising
  Destination Clock: i_clocking/clkout0 rising

  Data Path: audio_manip1/myFFT/my_fft/blk000008e3 to audio_manip1/ALGO/sum_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.232   0.293  blk000008e3 (xk_re<16>)
     end scope: 'audio_manip1/myFFT/my_fft:xk_re<16>'
     DSP48E1:A16->PCOUT47    1   2.970   0.000  audio_manip1/ALGO/Mmult_n0036_submult_0 (audio_manip1/ALGO/Mmult_n0036_submult_0_PCOUT_to_Mmult_n0036_submult_01_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  audio_manip1/ALGO/Mmult_n0036_submult_01 (audio_manip1/ALGO/Mmult_n0036_submult_01_PCOUT_to_Mmult_n0036_submult_02_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.255   0.000  audio_manip1/ALGO/Mmult_n0036_submult_02 (audio_manip1/ALGO/Mmult_n0036_submult_02_PCOUT_to_Mmult_n0036_submult_03_PCIN_47)
     DSP48E1:PCIN47->P0    1   1.107   0.289  audio_manip1/ALGO/Mmult_n0036_submult_03 (audio_manip1/ALGO/Mmult_n0036_submult_0_34)
     LUT2:I1->O            1   0.043   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_lut<34> (audio_manip1/ALGO/Mmult_n0036_Madd_lut<34>)
     MUXCY:S->O            1   0.230   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<34> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<34>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<35> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<35>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<36> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<36>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<37> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<37>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<38> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<38>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<39> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<39>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<40> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<40>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<41> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<41>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<42> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<42>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<43> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<43>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<44> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<44>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<45> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<45>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<46> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<46>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<47> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<47>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<48> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<48>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<49> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<49>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<50> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<50>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<51> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<51>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<52> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<52>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<53> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<53>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<54> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<54>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<55> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<55>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<56> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<56>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<57> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<57>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<58> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<58>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<59> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<59>)
     MUXCY:CI->O           1   0.013   0.000  audio_manip1/ALGO/Mmult_n0036_Madd_cy<60> (audio_manip1/ALGO/Mmult_n0036_Madd_cy<60>)
     XORCY:CI->O           2   0.251   0.293  audio_manip1/ALGO/Mmult_n0036_Madd_xor<61> (audio_manip1/ALGO/n0036<61>)
     LUT2:I1->O            1   0.043   0.000  audio_manip1/ALGO/Madd_n0055_lut<61> (audio_manip1/ALGO/Madd_n0055_lut<61>)
     MUXCY:S->O            1   0.230   0.000  audio_manip1/ALGO/Madd_n0055_cy<61> (audio_manip1/ALGO/Madd_n0055_cy<61>)
     XORCY:CI->O           1   0.251   0.289  audio_manip1/ALGO/Madd_n0055_xor<62> (audio_manip1/ALGO/n0055<62>)
     LUT4:I3->O            1   0.043   0.000  audio_manip1/ALGO/Mmux__n0064_rs_lut<62> (audio_manip1/ALGO/Mmux__n0064_rs_lut<62>)
     MUXCY:S->O            0   0.230   0.000  audio_manip1/ALGO/Mmux__n0064_rs_cy<62> (audio_manip1/ALGO/Mmux__n0064_rs_cy<62>)
     XORCY:CI->O           1   0.251   0.000  audio_manip1/ALGO/Mmux__n0064_rs_xor<63> (audio_manip1/ALGO/_n0064<63>)
     FDRE:D                   -0.001          audio_manip1/ALGO/sum_63
    ----------------------------------------
    Total                      9.881ns (8.716ns logic, 1.165ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clocking/clkout0'
  Total number of paths / destination ports: 114 / 114
-------------------------------------------------------------------------
Offset:              0.985ns (Levels of Logic = 2)
  Source:            AC_GPIO3 (PAD)
  Destination:       Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_23 (FF)
  Destination Clock: i_clocking/clkout0 rising

  Data Path: AC_GPIO3 to Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_r_out_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            58   0.000   0.400  AC_GPIO3_IBUF (AC_GPIO3_IBUF)
     LUT4:I3->O           49   0.043   0.389  Inst_adau1761_izedboard/Inst_i2s_data_interface/_n0047_inv1 (Inst_adau1761_izedboard/Inst_i2s_data_interface/new_sample_rstpot)
     FDE:CE                    0.153          Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_0
    ----------------------------------------
    Total                      0.985ns (0.196ns logic, 0.789ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clocking/clkout0'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.521ns (Levels of Logic = 1)
  Source:            audio_manip1/BC/writeComplete (FF)
  Destination:       writeComplete (PAD)
  Source Clock:      i_clocking/clkout0 rising

  Data Path: audio_manip1/BC/writeComplete to writeComplete
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.232   0.289  audio_manip1/BC/writeComplete (audio_manip1/BC/writeComplete)
     OBUF:I->O                 0.000          writeComplete_OBUF (writeComplete)
    ----------------------------------------
    Total                      0.521ns (0.232ns logic, 0.289ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 1)
  Source:            clk_100 (PAD)
  Destination:       i_clocking/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: clk_100 to i_clocking/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.000   0.000  i_clocking/clkin1_buf (i_clocking/clkin1)
    MMCME2_ADV:CLKIN1          0.000          i_clocking/mmcm_adv_inst
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clocking/clkout0
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
audio_manip1/myFFT/my_fft/sig00000001|    0.914|         |         |         |
i_clocking/clkout0                   |    9.881|         |         |         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.92 secs
 
--> 

Total memory usage is 496428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :   55 (   0 filtered)

