#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 12 17:20:45 2023
# Process ID: 19741
# Current directory: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1
# Command line: vivado -log DataMemory_unit.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source DataMemory_unit.tcl -notrace
# Log file: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/DataMemory_unit.vdi
# Journal file: /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source DataMemory_unit.tcl -notrace
Command: open_checkpoint /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/DataMemory_unit.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1159.797 ; gain = 0.000 ; free physical = 716 ; free virtual = 12882
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1864.336 ; gain = 704.539 ; free physical = 181 ; free virtual = 12238
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1909.352 ; gain = 45.016 ; free physical = 173 ; free virtual = 12224

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 173 ; free virtual = 12224

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225
Ending Logic Optimization Task | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e85ab7e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e85ab7e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1909.352 ; gain = 0.000 ; free physical = 174 ; free virtual = 12225
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/DataMemory_unit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DataMemory_unit_drc_opted.rpt -pb DataMemory_unit_drc_opted.pb -rpx DataMemory_unit_drc_opted.rpx
Command: report_drc -file DataMemory_unit_drc_opted.rpt -pb DataMemory_unit_drc_opted.pb -rpx DataMemory_unit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/DataMemory_unit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.355 ; gain = 0.000 ; free physical = 151 ; free virtual = 12175
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 254ca36d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1917.355 ; gain = 0.000 ; free physical = 151 ; free virtual = 12175
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.355 ; gain = 0.000 ; free physical = 151 ; free virtual = 12175

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 45390da0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1943.352 ; gain = 25.996 ; free physical = 151 ; free virtual = 12174

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 46282ab2

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1974.996 ; gain = 57.641 ; free physical = 147 ; free virtual = 12175

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 46282ab2

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1974.996 ; gain = 57.641 ; free physical = 147 ; free virtual = 12175
Phase 1 Placer Initialization | Checksum: 46282ab2

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1974.996 ; gain = 57.641 ; free physical = 147 ; free virtual = 12175

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 46282ab2

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1974.996 ; gain = 57.641 ; free physical = 147 ; free virtual = 12174
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 144c69411

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 140 ; free virtual = 12167

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 144c69411

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 140 ; free virtual = 12167

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 4741e940

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 140 ; free virtual = 12168

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 96b63702

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 140 ; free virtual = 12168

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 96b63702

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 140 ; free virtual = 12168

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e7356e83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 65ba4a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 65ba4a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166
Phase 3 Detail Placement | Checksum: 65ba4a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 65ba4a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 65ba4a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 65ba4a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 65ba4a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 65ba4a00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166
Ending Placer Task | Checksum: 35a1e6b5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2015.016 ; gain = 97.660 ; free physical = 138 ; free virtual = 12166
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2015.016 ; gain = 0.000 ; free physical = 137 ; free virtual = 12166
INFO: [Common 17-1381] The checkpoint '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/DataMemory_unit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file DataMemory_unit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2015.016 ; gain = 0.000 ; free physical = 134 ; free virtual = 12162
INFO: [runtcl-4] Executing : report_utilization -file DataMemory_unit_utilization_placed.rpt -pb DataMemory_unit_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2015.016 ; gain = 0.000 ; free physical = 132 ; free virtual = 12152
INFO: [runtcl-4] Executing : report_control_sets -verbose -file DataMemory_unit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2015.016 ; gain = 0.000 ; free physical = 119 ; free virtual = 12145
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 10554348 ConstDB: 0 ShapeSum: 254ca36d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3e037a00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2037.672 ; gain = 22.656 ; free physical = 152 ; free virtual = 12061
Post Restoration Checksum: NetGraph: 2e0826fa NumContArr: ffb5306 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 3e037a00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 151 ; free virtual = 12060

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3e037a00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 163 ; free virtual = 12064

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3e037a00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 165 ; free virtual = 12064
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 175b79d10

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055
Phase 2 Router Initialization | Checksum: 175b79d10

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16da4d845

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055
Phase 4 Rip-up And Reroute | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055
Phase 5 Delay and Skew Optimization | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055
Phase 6.1 Hold Fix Iter | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055
Phase 6 Post Hold Fix | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0437694 %
  Global Horizontal Routing Utilization  = 0.048152 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2102.672 ; gain = 87.656 ; free physical = 158 ; free virtual = 12055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14e331fa4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2104.672 ; gain = 89.656 ; free physical = 157 ; free virtual = 12054

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1510e8e35

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2104.672 ; gain = 89.656 ; free physical = 157 ; free virtual = 12054

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1510e8e35

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2104.672 ; gain = 89.656 ; free physical = 157 ; free virtual = 12054
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2104.672 ; gain = 89.656 ; free physical = 165 ; free virtual = 12062

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2104.672 ; gain = 89.656 ; free physical = 165 ; free virtual = 12062
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2104.672 ; gain = 0.000 ; free physical = 161 ; free virtual = 12059
INFO: [Common 17-1381] The checkpoint '/home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/DataMemory_unit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file DataMemory_unit_drc_routed.rpt -pb DataMemory_unit_drc_routed.pb -rpx DataMemory_unit_drc_routed.rpx
Command: report_drc -file DataMemory_unit_drc_routed.rpt -pb DataMemory_unit_drc_routed.pb -rpx DataMemory_unit_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/DataMemory_unit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file DataMemory_unit_methodology_drc_routed.rpt -pb DataMemory_unit_methodology_drc_routed.pb -rpx DataMemory_unit_methodology_drc_routed.rpx
Command: report_methodology -file DataMemory_unit_methodology_drc_routed.rpt -pb DataMemory_unit_methodology_drc_routed.pb -rpx DataMemory_unit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tkammoun/4A/projet-sys-files/RISK_processor/RISK_processor.runs/impl_1/DataMemory_unit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file DataMemory_unit_power_routed.rpt -pb DataMemory_unit_power_summary_routed.pb -rpx DataMemory_unit_power_routed.rpx
Command: report_power -file DataMemory_unit_power_routed.rpt -pb DataMemory_unit_power_summary_routed.pb -rpx DataMemory_unit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file DataMemory_unit_route_status.rpt -pb DataMemory_unit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file DataMemory_unit_timing_summary_routed.rpt -pb DataMemory_unit_timing_summary_routed.pb -rpx DataMemory_unit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file DataMemory_unit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file DataMemory_unit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file DataMemory_unit_bus_skew_routed.rpt -pb DataMemory_unit_bus_skew_routed.pb -rpx DataMemory_unit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 12 17:21:55 2023...
