$date
	Fri Nov 29 18:20:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbenchCnt $end
$var wire 1 ! cnt_outU $end
$var reg 1 " clkU $end
$var reg 1 # numU $end
$var reg 1 $ rst_cntU $end
$scope module cnt_u $end
$var wire 1 " clk $end
$var wire 1 # num $end
$var wire 1 $ rst_cnt $end
$var reg 1 ! cnt_out $end
$var reg 3 % contador [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
0$
0#
0"
x!
$end
#5000
1"
#10000
0"
1$
#15000
0!
b0 %
1"
#20000
0"
0$
#25000
1"
#30000
0"
1#
#35000
b1 %
1"
#40000
0"
0#
#45000
1"
#50000
0"
1#
#55000
b10 %
1"
#60000
0"
0#
#65000
1"
#70000
0"
1#
#75000
b11 %
1"
#80000
0"
0#
#85000
1"
#90000
0"
1#
#95000
1!
b100 %
1"
#100000
0"
0#
#105000
1"
#110000
0"
1#
#115000
1"
#120000
0"
0#
#125000
1"
#130000
0"
1$
#135000
0!
b0 %
1"
#140000
0"
0$
#145000
1"
#150000
0"
#155000
1"
#160000
0"
1#
#165000
b1 %
1"
#170000
0"
0#
#175000
1"
#180000
0"
1#
#185000
b10 %
1"
#190000
0"
0#
#195000
1"
#200000
0"
1#
#205000
b11 %
1"
#210000
0"
0#
#215000
1"
#220000
0"
1#
#225000
1!
b100 %
1"
#230000
0"
0#
#235000
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
1"
#270000
0"
#275000
1"
#280000
0"
#285000
1"
#290000
0"
#295000
1"
#300000
0"
#305000
1"
#310000
0"
#315000
1"
#320000
0"
#325000
1"
#330000
0"
