v 20110115 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=20130111
T 53900 40500 5 10 1 1 0 0 1
rev=1.0
T 53900 40200 5 10 1 1 0 0 1
auth=jpd
T 53200 40900 5 14 1 1 0 4 1
title=Video ASIC
T 50500 40200 5 10 1 1 0 0 1
page=6
T 51900 40200 5 10 1 1 0 0 1
pages=7
}
C 44300 48300 1 0 0 LVRP.sym
{
T 44550 48650 5 8 1 1 0 0 1
device=LVRP
T 44800 49000 5 10 1 1 0 0 1
refdes=XR1
}
C 43300 48600 1 0 0 SwitchableTerminator.sym
{
T 43800 48600 5 10 1 1 0 0 1
refdes=XT1
}
C 42100 48100 1 0 0 PDTH-1.sym
{
T 42300 49000 5 10 1 1 0 0 1
refdes=XP62
T 42200 50000 5 10 0 0 0 0 1
symversion=1.0
}
N 43300 48900 43300 48500 4
N 43300 48500 44300 48500 4
N 44100 48900 44300 48900 4
C 42100 49300 1 0 0 PDTH-1.sym
{
T 42300 50200 5 10 1 1 0 0 1
refdes=XP63
T 42200 51200 5 10 0 0 0 0 1
symversion=1.0
}
N 43300 49700 44300 49700 4
N 44300 49700 44300 48900 4
C 42300 50000 1 180 0 io.sym
{
T 41450 49750 5 10 1 1 180 0 1
refdes=P63
}
C 42300 48800 1 180 0 io.sym
{
T 41450 48550 5 10 1 1 180 0 1
refdes=P62
}
C 44800 49900 1 0 1 INV1P-1.sym
{
T 44400 50500 5 10 1 1 0 6 1
refdes=XB1
T 44000 50600 5 10 0 0 0 6 1
symversion=1.0
}
N 43700 49200 43700 50200 4
C 44300 45700 1 0 0 LVRP.sym
{
T 44550 46050 5 8 1 1 0 0 1
device=LVRP
T 44800 46400 5 10 1 1 0 0 1
refdes=XR2
}
C 43300 46000 1 0 0 SwitchableTerminator.sym
{
T 43800 46000 5 10 1 1 0 0 1
refdes=XT2
}
C 42100 45500 1 0 0 PDTH-1.sym
{
T 42300 46400 5 10 1 1 0 0 1
refdes=XP64
T 42200 47400 5 10 0 0 0 0 1
symversion=1.0
}
N 43300 46300 43300 45900 4
N 43300 45900 44300 45900 4
N 44100 46300 44300 46300 4
C 42100 46700 1 0 0 PDTH-1.sym
{
T 42300 47600 5 10 1 1 0 0 1
refdes=XP65
T 42200 48600 5 10 0 0 0 0 1
symversion=1.0
}
N 43300 47100 44300 47100 4
N 44300 47100 44300 46300 4
C 42300 47400 1 180 0 io.sym
{
T 41450 47150 5 10 1 1 180 0 1
refdes=P65
}
C 42300 46200 1 180 0 io.sym
{
T 41450 45950 5 10 1 1 180 0 1
refdes=P64
}
C 44800 47300 1 0 1 INV1P-1.sym
{
T 44400 47900 5 10 1 1 0 6 1
refdes=XB2
T 44000 48000 5 10 0 0 0 6 1
symversion=1.0
}
N 43700 46600 43700 47600 4
C 44300 43100 1 0 0 LVRP.sym
{
T 44550 43450 5 8 1 1 0 0 1
device=LVRP
T 44800 43800 5 10 1 1 0 0 1
refdes=XR3
}
C 43300 43400 1 0 0 SwitchableTerminator.sym
{
T 43800 43400 5 10 1 1 0 0 1
refdes=XT3
}
C 42100 42900 1 0 0 PDTH-1.sym
{
T 42300 43800 5 10 1 1 0 0 1
refdes=XP66
T 42200 44800 5 10 0 0 0 0 1
symversion=1.0
}
N 43300 43700 43300 43300 4
N 43300 43300 44300 43300 4
N 44100 43700 44300 43700 4
C 42100 44100 1 0 0 PDTH-1.sym
{
T 42300 45000 5 10 1 1 0 0 1
refdes=XP67
T 42200 46000 5 10 0 0 0 0 1
symversion=1.0
}
N 43300 44500 44300 44500 4
N 44300 44500 44300 43700 4
C 42300 44800 1 180 0 io.sym
{
T 41450 44550 5 10 1 1 180 0 1
refdes=P67
}
C 42300 43600 1 180 0 io.sym
{
T 41450 43350 5 10 1 1 180 0 1
refdes=P66
}
C 44800 44700 1 0 1 INV1P-1.sym
{
T 44400 45300 5 10 1 1 0 6 1
refdes=XB3
T 44000 45400 5 10 0 0 0 6 1
symversion=1.0
}
N 43700 44000 43700 45000 4
C 44300 40500 1 0 0 LVRP.sym
{
T 44550 40850 5 8 1 1 0 0 1
device=LVRP
T 44800 41200 5 10 1 1 0 0 1
refdes=XR4
}
C 43300 40800 1 0 0 SwitchableTerminator.sym
{
T 43800 40800 5 10 1 1 0 0 1
refdes=XT4
}
C 42100 40300 1 0 0 PDTH-1.sym
{
T 42300 41200 5 10 1 1 0 0 1
refdes=XP70
T 42200 42200 5 10 0 0 0 0 1
symversion=1.0
}
N 43300 41100 43300 40700 4
N 43300 40700 44300 40700 4
N 44100 41100 44300 41100 4
C 42100 41500 1 0 0 PDTH-1.sym
{
T 42300 42400 5 10 1 1 0 0 1
refdes=XP71
T 42200 43400 5 10 0 0 0 0 1
symversion=1.0
}
N 43300 41900 44300 41900 4
N 44300 41900 44300 41100 4
C 42300 42200 1 180 0 io.sym
{
T 41450 41950 5 10 1 1 180 0 1
refdes=P71
}
C 42300 41000 1 180 0 io.sym
{
T 41450 40750 5 10 1 1 180 0 1
refdes=P70
}
C 44800 42100 1 0 1 INV1P-1.sym
{
T 44400 42700 5 10 1 1 0 6 1
refdes=XB4
T 44000 42800 5 10 0 0 0 6 1
symversion=1.0
}
N 43700 41400 43700 42400 4
N 45300 48700 45700 48700 4
{
T 45900 48700 5 10 1 1 0 0 1
netname=Int
}
N 45300 46100 45700 46100 4
{
T 45900 46100 5 10 1 1 0 0 1
netname=Clamp
}
N 45300 43500 45700 43500 4
{
T 45900 43500 5 10 1 1 0 0 1
netname=Deint
}
N 45300 40900 45700 40900 4
{
T 45900 40900 5 10 1 1 0 0 1
netname=CClk
}
C 48900 47100 1 0 0 PDIN-1.sym
{
T 49100 48000 5 10 1 1 0 0 1
refdes=XP34
T 49000 49000 5 10 0 0 0 0 1
symversion=1.0
}
N 44800 50200 47100 50200 4
N 47100 50200 47100 42400 4
N 47100 42400 44800 42400 4
N 44800 45000 47100 45000 4
N 47100 47600 44800 47600 4
C 49100 47800 1 180 0 io.sym
{
T 48250 47550 5 10 1 1 180 0 1
refdes=P34
}
N 50500 47500 50500 46100 4
N 47100 46100 50500 46100 4
N 44800 48300 47400 48300 4
N 47400 48300 47400 40500 4
N 47400 40500 44800 40500 4
N 44800 43100 47400 43100 4
N 44800 45700 47400 45700 4
C 48100 43400 1 0 0 Bias10uA.sym
{
T 48300 43700 5 8 1 1 90 0 1
model-name=Bias10uA
T 48100 44600 5 10 1 1 0 0 1
refdes=XVH
}
N 48900 44300 48900 45000 4
N 48900 45000 47400 45000 4
C 50600 44600 1 0 1 PATHR-1.sym
{
T 50400 45500 5 10 1 1 0 6 1
refdes=XP37
T 50500 46500 5 10 0 0 0 6 1
symversion=1.0
}
C 50600 43400 1 0 1 PATHR-1.sym
{
T 50400 44300 5 10 1 1 0 6 1
refdes=XP36
T 50500 45300 5 10 0 0 0 6 1
symversion=1.0
}
C 50400 45300 1 180 1 io.sym
{
T 51250 45050 5 10 1 1 180 6 1
refdes=P37
}
C 50400 44100 1 180 1 io.sym
{
T 51250 43850 5 10 1 1 180 6 1
refdes=P36
}
C 48900 46400 1 0 0 resistor-1.sym
{
T 49100 46700 5 10 1 1 0 0 1
refdes=RP34
T 49600 46600 5 10 1 1 0 0 1
value=10k
}
N 48900 46500 48900 47500 4
C 49700 46200 1 0 0 Vss1.sym
T 49400 41200 9 20 1 0 0 0 1
LVDS Inputs
