Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 29 15:35:27 2022
| Host         : DESKTOP-27AES16 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_ScreenSaver_top_control_sets_placed.rpt
| Design       : vga_ScreenSaver_top
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           15 |
| No           | No                    | Yes                    |              54 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              69 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------+------------------+------------------+----------------+--------------+
|    Clock Signal    |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+----------------------+------------------+------------------+----------------+--------------+
|  U4/inst/clk_out1  |                      |                  |                1 |              1 |         1.00 |
|  U20/inst/clk_out1 |                      |                  |                1 |              1 |         1.00 |
|  clk190_BUFG       |                      | BTNC_IBUF        |                2 |              4 |         2.00 |
|  clk190_BUFG       | U13/drv              | BTNC_IBUF        |                4 |              9 |         2.25 |
|  clk190_BUFG       | U2/delay2_reg_0[0]   | BTNC_IBUF        |                3 |              9 |         3.00 |
|  U1/out_BUFG[0]    |                      | BTNC_IBUF        |                4 |             10 |         2.50 |
|  U1/out_BUFG[0]    | U10/vsenable_reg_n_0 | BTNC_IBUF        |                2 |             10 |         5.00 |
|  U20/inst/clk_out1 |                      | BTNC_IBUF        |                3 |             10 |         3.33 |
|  U20/inst/clk_out1 | U15/vsenable_reg_n_0 | BTNC_IBUF        |                3 |             10 |         3.33 |
|  U4/inst/clk_out1  |                      | BTNC_IBUF        |                3 |             11 |         3.67 |
|  U4/inst/clk_out1  | U5/vsenable_reg_n_0  | BTNC_IBUF        |                3 |             11 |         3.67 |
|  CLK100MHZ_IBUF    |                      | BTNC_IBUF        |                5 |             19 |         3.80 |
|  clk190_BUFG       | U2/delay2_reg_1[0]   | BTNC_IBUF        |                8 |             20 |         2.50 |
|  U1/out_BUFG[0]    |                      |                  |               13 |             21 |         1.62 |
+--------------------+----------------------+------------------+------------------+----------------+--------------+


