

================================================================
== Vivado HLS Report for 'sum_engine_1'
================================================================
* Date:           Mon Sep 14 06:20:12 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 1.882 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 3.000 ns | 3.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%t6_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %t6_V)" [net_hls.cc:196]   --->   Operation 3 'read' 't6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%t5_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %t5_V)" [net_hls.cc:196]   --->   Operation 4 'read' 't5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t4_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %t4_V)" [net_hls.cc:196]   --->   Operation 5 'read' 't4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t3_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %t3_V)" [net_hls.cc:196]   --->   Operation 6 'read' 't3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%t2_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %t2_V)" [net_hls.cc:196]   --->   Operation 7 'read' 't2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t1_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %t1_V)" [net_hls.cc:196]   --->   Operation 8 'read' 't1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t0_V_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %t0_V)" [net_hls.cc:196]   --->   Operation 9 'read' 't0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lhs_V = sext i9 %t0_V_read to i10" [net_hls.cc:196]   --->   Operation 10 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rhs_V = sext i9 %t1_V_read to i10" [net_hls.cc:196]   --->   Operation 11 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.92ns)   --->   "%ret_V = add nsw i10 %lhs_V, %rhs_V" [net_hls.cc:196]   --->   Operation 12 'add' 'ret_V' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i9 %t2_V_read to i10" [net_hls.cc:197]   --->   Operation 13 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i9 %t3_V_read to i10" [net_hls.cc:197]   --->   Operation 14 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.92ns)   --->   "%ret_V_1 = add nsw i10 %lhs_V_1, %rhs_V_1" [net_hls.cc:197]   --->   Operation 15 'add' 'ret_V_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i9 %t4_V_read to i10" [net_hls.cc:198]   --->   Operation 16 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i9 %t5_V_read to i10" [net_hls.cc:198]   --->   Operation 17 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.92ns)   --->   "%ret_V_2 = add nsw i10 %lhs_V_2, %rhs_V_2" [net_hls.cc:198]   --->   Operation 18 'add' 'ret_V_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add2_V = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %ret_V_2, i2 0)" [net_hls.cc:198]   --->   Operation 19 'bitconcatenate' 'add2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %add2_V to i13" [net_hls.cc:198]   --->   Operation 20 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_cast2 = sext i10 %ret_V_1 to i11" [net_hls.cc:197]   --->   Operation 21 'sext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i10 %ret_V to i11" [net_hls.cc:200]   --->   Operation 22 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.93ns)   --->   "%add_ln1192 = add i11 %p_cast2, %sext_ln1192" [net_hls.cc:200]   --->   Operation 23 'add' 'add_ln1192' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %t6_V_read, i2 0)" [net_hls.cc:201]   --->   Operation 24 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i11 %rhs_V_3 to i13" [net_hls.cc:201]   --->   Operation 25 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.96ns)   --->   "%ret_V_3 = add i13 %sext_ln728, %sext_ln728_1" [net_hls.cc:201]   --->   Operation 26 'add' 'ret_V_3' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:193]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %add_ln1192, i2 0)" [net_hls.cc:200]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_6 = sext i13 %tmp to i14" [net_hls.cc:200]   --->   Operation 29 'sext' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%add4_V = sext i13 %ret_V_3 to i14" [net_hls.cc:201]   --->   Operation 30 'sext' 'add4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%ret_V_4 = add i14 %p_Val2_6, %add4_V" [net_hls.cc:203]   --->   Operation 31 'add' 'ret_V_4' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret i14 %ret_V_4" [net_hls.cc:203]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1.88ns
The critical path consists of the following:
	wire read on port 't5_V' (net_hls.cc:196) [10]  (0 ns)
	'add' operation ('ret.V', net_hls.cc:198) [24]  (0.921 ns)
	'add' operation ('ret.V', net_hls.cc:201) [34]  (0.962 ns)

 <State 2>: 0.975ns
The critical path consists of the following:
	'add' operation ('ret.V', net_hls.cc:203) [36]  (0.975 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
