{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641389467180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641389467180 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov5640_sdram_hdmi EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ov5640_sdram_hdmi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641389467199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641389467233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641389467233 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641389467263 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 -90 -2000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -90 degrees (-2000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641389467263 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641389467263 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 25 52 0 0 " "Implementing clock multiplication of 25, clock division of 52, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641389467263 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1641389467263 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] multiplication of 297 multiplication of 52 " "Can't achieve requested value multiplication of 297 for clock output pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter multiplication factor -- achieved value of multiplication of 52" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1641389467264 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] division of 40 division of 7 " "Can't achieve requested value division of 40 for clock output pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter division factor -- achieved value of division of 7" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1641389467264 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] 52 35 0 0 " "Implementing clock multiplication of 52, clock division of 35, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641389467264 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] 52 7 0 0 " "Implementing clock multiplication of 52, clock division of 7, and phase shift of 0 degrees (0 ps) for pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1641389467264 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1641389467264 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1641389467265 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1641389467265 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467321 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467321 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467322 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467322 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467322 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467322 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467322 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467323 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467323 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467323 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467323 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467323 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467323 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467323 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467324 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_mks1:auto_generated\|altsyncram_lr81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_lr81.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/altsyncram_lr81.tdf" 38 2 0 } } { "db/dcfifo_mks1.tdf" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/dcfifo_mks1.tdf" 65 0 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 161 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1641389467324 "|ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641389467330 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641389467333 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641389467410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641389467410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641389467410 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641389467410 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 6879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641389467414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 6881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641389467414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 6883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641389467414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 6885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641389467414 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 6887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641389467414 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641389467414 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641389467417 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641389467449 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 and the PLL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 25 " "The value of the parameter \"M\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 25" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 52 " "The value of the parameter \"M\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 52" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M INITIAL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M INITIAL\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 3 " "The value of the parameter \"M INITIAL\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 3" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M INITIAL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1 " "The value of the parameter \"M INITIAL\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 7 " "The value of the parameter \"N\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 7" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "VCO POST SCALE pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"VCO POST SCALE\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "VCO POST SCALE pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 2 " "The value of the parameter \"VCO POST SCALE\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Min VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 1666 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 1666" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 3333 " "The value of the parameter \"Max VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 3333" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Center VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Center VCO Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 769 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 769" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Center VCO Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 1538 " "The value of the parameter \"Center VCO Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 1538" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 19225 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 19225" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 11425 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 11425" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 41650 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 41650" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 24759 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 24759" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M_PH pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 " "The values of the parameter \"M_PH\" do not match for the PLL atoms pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 and PLL pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 4 " "The value of the parameter \"M_PH\" for the PLL atom pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 is 4" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M_PH pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 0 " "The value of the parameter \"M_PH\" for the PLL atom pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 is 0" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1641389467692 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1641389467692 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mks1 " "Entity dcfifo_mks1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641389467961 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641389467961 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641389467961 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ohs1 " "Entity dcfifo_ohs1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641389467961 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1641389467961 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1641389467961 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1641389467961 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ov5640_sdram_hdmi.sdc " "Synopsys Design Constraints File file not found: 'ov5640_sdram_hdmi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641389467970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641389467971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641389467972 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641389467992 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641389467993 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641389467994 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468127 ""}  } { { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 6856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468127 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468127 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468127 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468127 ""}  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468127 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468128 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CKE " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CKE" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/command.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "camera_init:camera_init\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\|i2c_sclk " "Destination node camera_init:camera_init\|i2c_control:i2c_control\|i2c_bit_shift:i2c_bit_shift\|i2c_sclk" {  } { { "rtl/camera_init/i2c_bit_shift.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/camera_init/i2c_bit_shift.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CS_N\[0\] " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CS_N\[0\]" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/command.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|WE_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|WE_N" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/command.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CAS_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CAS_N" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/command.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|RAS_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|RAS_N" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/command.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|SA\[10\] " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|SA\[10\]" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/command.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sobel:sobel_processor\|oDATA\[0\] " "Destination node sobel:sobel_processor\|oDATA\[0\]" {  } { { "rtl/sobel/sobel.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/sobel/sobel.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~1 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~1" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 435 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 3413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|oe4 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|oe4" {  } { { "rtl/Sdram_Control_4Port/command.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/command.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1641389468128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641389468128 ""}  } { { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 6857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DVP_Capture:DVP_Capture\|ImageState  " "Automatically promoted node DVP_Capture:DVP_Capture\|ImageState " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~1 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~1" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 435 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 3413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~7 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~7" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 435 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 3583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DVP_Capture:DVP_Capture\|ImageState~0 " "Destination node DVP_Capture:DVP_Capture\|ImageState~0" {  } { { "rtl/DVP_Capture.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/DVP_Capture.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 3600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|rWR1_ADDR\[14\]~52 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|rWR1_ADDR\[14\]~52" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 387 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 3938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|rWR1_ADDR\[14\]~53 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|rWR1_ADDR\[14\]~53" {  } { { "rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v" 387 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 3939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641389468128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641389468128 ""}  } { { "rtl/DVP_Capture.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/DVP_Capture.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 1381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641389468128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641389468414 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641389468416 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641389468416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641389468420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641389468424 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641389468428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641389468526 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641389468528 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641389468528 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/ip/pll.v" 102 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 44 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 6 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641389468570 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] camera_xclk~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"camera_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/ip/pll.v" 102 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 44 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641389468571 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 0 " "PLL \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll_hdmi:pll_hdmi_inst\|altpll:altpll_component\|pll_hdmi_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/ip/pll_hdmi.v" 94 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 52 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 2 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1641389468574 ""}  } { { "db/pll_hdmi_altpll.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/db/pll_hdmi_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip/pll_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/ip/pll_hdmi.v" 94 0 0 } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 52 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1641389468574 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641389468612 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641389468616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641389469017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641389469315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641389469337 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641389471267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641389471267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641389471634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641389472596 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641389472596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641389473485 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641389473485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641389473488 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.45 " "Total time spent on timing analysis during the Fitter is 1.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641389473600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641389473616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641389473823 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641389473824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641389474090 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641389474566 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "30 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL R3 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL T3 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL R4 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL T4 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL R5 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL T5 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL R6 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL R8 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL R9 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL K9 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL L9 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL K8 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at K8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL L8 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL M8 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL N8 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL P9 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_sdat 3.3-V LVTTL R7 " "Pin camera_sdat uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_sdat } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_sdat" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL E16 " "Pin rst_n uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { rst_n } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_pclk 3.3-V LVTTL M2 " "Pin camera_pclk uses I/O standard 3.3-V LVTTL at M2" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_pclk } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_pclk" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_vsync 3.3-V LVTTL M6 " "Pin camera_vsync uses I/O standard 3.3-V LVTTL at M6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_vsync } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_vsync" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_href 3.3-V LVTTL N3 " "Pin camera_href uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_href } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_href" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[0\] 3.3-V LVTTL K10 " "Pin camera_data\[0\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[0] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[0\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[1\] 3.3-V LVTTL P8 " "Pin camera_data\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[1] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[1\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[2\] 3.3-V LVTTL M7 " "Pin camera_data\[2\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[2] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[2\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[3\] 3.3-V LVTTL T6 " "Pin camera_data\[3\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[3] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[3\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[4\] 3.3-V LVTTL N6 " "Pin camera_data\[4\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[4] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[4\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[5\] 3.3-V LVTTL P6 " "Pin camera_data\[5\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[5] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[5\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[6\] 3.3-V LVTTL L7 " "Pin camera_data\[6\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[6] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[6\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "camera_data\[7\] 3.3-V LVTTL P3 " "Pin camera_data\[7\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { camera_data[7] } } } { "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "camera_data\[7\]" } } } } { "rtl/ov5640_sdram_hdmi.v" "" { Text "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/rtl/ov5640_sdram_hdmi.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1641389474818 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1641389474818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/output_files/ov5640_sdram_hdmi.fit.smsg " "Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/yt3817_fig_sys/output_files/ov5640_sdram_hdmi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641389474929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5838 " "Peak virtual memory: 5838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641389475358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 05 21:31:15 2022 " "Processing ended: Wed Jan 05 21:31:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641389475358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641389475358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641389475358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641389475358 ""}
