=====
SETUP
28.317
12.794
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n192_s3
11.695
12.794
i_tm1638/counter_3_s0
12.794
=====
SETUP
28.357
12.754
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n194_s3
11.722
12.754
i_tm1638/counter_1_s0
12.754
=====
SETUP
28.357
12.754
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n193_s5
11.722
12.754
i_tm1638/counter_2_s0
12.754
=====
SETUP
28.841
12.269
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n184_s3
11.237
12.269
i_tm1638/counter_11_s0
12.269
=====
SETUP
28.841
12.269
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n183_s3
11.237
12.269
i_tm1638/counter_12_s0
12.269
=====
SETUP
28.857
12.254
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n186_s3
11.222
12.254
i_tm1638/counter_9_s0
12.254
=====
SETUP
29.063
12.048
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n182_s3
11.226
12.048
i_tm1638/counter_13_s0
12.048
=====
SETUP
29.063
12.048
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n177_s3
11.226
12.048
i_tm1638/counter_18_s0
12.048
=====
SETUP
29.066
12.402
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_2_s1
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.291
6.390
i_tm1638/tm1638_sio/ctr_d_2_s6
7.690
8.512
i_tm1638/tm1638_sio/data_out_d_4_s6
8.517
9.319
i_tm1638/tm1638_sio/dio_out_s5
9.744
10.369
i_tm1638/tm1638_sio/dio_out_s0
12.402
=====
SETUP
29.074
12.037
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n191_s3
11.215
12.037
i_tm1638/counter_4_s0
12.037
=====
SETUP
29.074
12.037
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n185_s3
11.215
12.037
i_tm1638/counter_10_s0
12.037
=====
SETUP
29.217
11.894
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.359
i_tm1638/n189_s3
10.795
11.894
i_tm1638/counter_6_s0
11.894
=====
SETUP
29.250
11.861
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n179_s3
11.235
11.861
i_tm1638/counter_16_s0
11.861
=====
SETUP
29.250
11.861
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n178_s3
11.235
11.861
i_tm1638/counter_17_s0
11.861
=====
SETUP
29.250
11.861
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n176_s3
11.235
11.861
i_tm1638/counter_19_s0
11.861
=====
SETUP
29.265
11.845
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n187_s6
11.219
11.845
i_tm1638/counter_8_s0
11.845
=====
SETUP
29.265
11.845
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n181_s3
11.219
11.845
i_tm1638/counter_14_s0
11.845
=====
SETUP
29.265
11.845
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.379
i_tm1638/n180_s3
11.219
11.845
i_tm1638/counter_15_s0
11.845
=====
SETUP
29.288
11.823
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.359
i_tm1638/n190_s5
10.791
11.823
i_tm1638/counter_5_s0
11.823
=====
SETUP
29.288
11.823
41.111
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n194_s4
9.557
10.359
i_tm1638/n188_s3
10.791
11.823
i_tm1638/counter_7_s0
11.823
=====
SETUP
29.324
12.144
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/instruction_step_5_s2
9.561
10.622
i_tm1638/instruction_step_5_s0
12.144
=====
SETUP
29.846
11.622
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/instruction_step_3_s2
9.892
10.918
i_tm1638/instruction_step_3_s0
11.622
=====
SETUP
30.067
11.400
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/tm_rw_s3
9.077
9.879
i_tm1638/tm_rw_s0
11.400
=====
SETUP
30.109
11.358
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/cur_state_0_s1
4.474
4.932
i_tm1638/n110_s1
6.236
7.268
i_tm1638/n212_s2
8.103
9.135
i_tm1638/tm_latch_s8
9.961
11.022
i_tm1638/tm_latch_s0
11.358
=====
SETUP
30.137
11.330
41.467
CLK_ibuf
0.000
4.230
i_tm1638/tm1638_sio/sclk_q_2_s1
4.474
4.932
i_tm1638/tm1638_sio/sclk_d_4_s6
5.291
6.390
i_tm1638/tm1638_sio/ctr_d_2_s6
7.690
8.512
i_tm1638/tm1638_sio/data_out_d_4_s6
8.517
9.319
i_tm1638/tm1638_sio/cur_state_0_s3
9.740
10.542
i_tm1638/tm1638_sio/cur_state_1_s1
11.330
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_microphone/ws_s2
3.311
3.644
i_microphone/n44_s3
3.647
4.019
i_microphone/ws_s2
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_2_s1
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_2_s5
3.647
4.019
i_tm1638/tm1638_sio/sclk_q_2_s1
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_2_s0
3.311
3.644
i_tm1638/tm1638_sio/n60_s0
3.647
4.019
i_tm1638/tm1638_sio/ctr_q_2_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm_latch_s0
3.311
3.644
i_tm1638/n204_s10
3.647
4.019
i_tm1638/tm_latch_s0
4.019
=====
HOLD
0.708
4.019
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_18_s0
3.311
3.644
i_tm1638/n177_s3
3.647
4.019
i_tm1638/counter_18_s0
4.019
=====
HOLD
0.708
0.892
0.185
i_lcd/H_PixelCount_11_s0
0.185
0.518
i_lcd/n102_s2
0.520
0.892
i_lcd/H_PixelCount_11_s0
0.892
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_microphone/cnt_0_s0
3.311
3.644
i_microphone/n16_s2
3.648
4.020
i_microphone/cnt_0_s0
4.020
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_9_s1
0.185
0.518
i_lcd/n56_s1
0.521
0.893
i_lcd/V_PixelCount_9_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_11_s1
0.185
0.518
i_lcd/n54_s1
0.521
0.893
i_lcd/V_PixelCount_11_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/V_PixelCount_12_s1
0.185
0.518
i_lcd/n53_s1
0.521
0.893
i_lcd/V_PixelCount_12_s1
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_0_s0
0.185
0.518
i_lcd/n113_s3
0.521
0.893
i_lcd/H_PixelCount_0_s0
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_7_s0
0.185
0.518
i_lcd/n106_s2
0.521
0.893
i_lcd/H_PixelCount_7_s0
0.893
=====
HOLD
0.709
0.893
0.185
i_lcd/H_PixelCount_12_s0
0.185
0.518
i_lcd/n101_s2
0.521
0.893
i_lcd/H_PixelCount_12_s0
0.893
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/ctr_q_1_s0
3.311
3.644
i_tm1638/tm1638_sio/n61_s0
3.648
4.020
i_tm1638/tm1638_sio/ctr_q_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_3_s0
3.311
3.644
i_tm1638/n192_s3
3.648
4.020
i_tm1638/counter_3_s0
4.020
=====
HOLD
0.709
4.020
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_9_s0
3.311
3.644
i_tm1638/n186_s3
3.648
4.020
i_tm1638/counter_9_s0
4.020
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_2_s1
0.185
0.518
i_lcd/n63_s1
0.523
0.895
i_lcd/V_PixelCount_2_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/V_PixelCount_3_s1
0.185
0.518
i_lcd/n62_s1
0.523
0.895
i_lcd/V_PixelCount_3_s1
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_4_s0
0.185
0.518
i_lcd/n109_s2
0.523
0.895
i_lcd/H_PixelCount_4_s0
0.895
=====
HOLD
0.710
0.895
0.185
i_lcd/H_PixelCount_9_s0
0.185
0.518
i_lcd/n104_s2
0.523
0.895
i_lcd/H_PixelCount_9_s0
0.895
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_3_s3
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_3_s9
3.649
4.021
i_tm1638/tm1638_sio/sclk_q_3_s3
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_0_s0
3.311
3.644
i_tm1638/n195_s4
3.649
4.021
i_tm1638/counter_0_s0
4.021
=====
HOLD
0.710
4.021
3.311
CLK_ibuf
0.000
3.126
i_tm1638/counter_4_s0
3.311
3.644
i_tm1638/n191_s3
3.649
4.021
i_tm1638/counter_4_s0
4.021
=====
HOLD
0.711
0.896
0.185
i_lcd/V_PixelCount_8_s1
0.185
0.518
i_lcd/n57_s4
0.524
0.896
i_lcd/V_PixelCount_8_s1
0.896
=====
HOLD
0.711
4.022
3.311
CLK_ibuf
0.000
3.126
i_tm1638/tm1638_sio/sclk_q_4_s4
3.311
3.644
i_tm1638/tm1638_sio/sclk_d_4_s8
3.650
4.022
i_tm1638/tm1638_sio/sclk_q_4_s4
4.022
