

================================================================
== Vitis HLS Report for 'dense_2'
================================================================
* Date:           Wed Apr 19 17:49:12 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2013|     2013|  20.130 us|  20.130 us|  2013|  2013|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add75_loc = alloca i64 1"   --->   Operation 17 'alloca' 'add75_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add7_16_loc = alloca i64 1"   --->   Operation 18 'alloca' 'add7_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add7_27_loc = alloca i64 1"   --->   Operation 19 'alloca' 'add7_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add7_38_loc = alloca i64 1"   --->   Operation 20 'alloca' 'add7_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add7_49_loc = alloca i64 1"   --->   Operation 21 'alloca' 'add7_49_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add7_510_loc = alloca i64 1"   --->   Operation 22 'alloca' 'add7_510_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add7_611_loc = alloca i64 1"   --->   Operation 23 'alloca' 'add7_611_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add7_712_loc = alloca i64 1"   --->   Operation 24 'alloca' 'add7_712_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add7_813_loc = alloca i64 1"   --->   Operation 25 'alloca' 'add7_813_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add7_914_loc = alloca i64 1"   --->   Operation 26 'alloca' 'add7_914_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dense_array = alloca i64 1" [dense.cc:46]   --->   Operation 27 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dense.2_Pipeline_1, i32 %dense_array"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dense.2_Pipeline_1, i32 %dense_array"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr i32 %dense_array, i64 0, i64 0"   --->   Operation 30 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%dense_array_addr_46 = getelementptr i32 %dense_array, i64 0, i64 1"   --->   Operation 31 'getelementptr' 'dense_array_addr_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.15ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [dense.cc:56]   --->   Operation 32 'load' 'dense_array_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 33 [2/2] (2.15ns)   --->   "%dense_array_load_46 = load i4 %dense_array_addr_46" [dense.cc:56]   --->   Operation 33 'load' 'dense_array_load_46' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%dense_array_addr_47 = getelementptr i32 %dense_array, i64 0, i64 2"   --->   Operation 35 'getelementptr' 'dense_array_addr_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%dense_array_addr_48 = getelementptr i32 %dense_array, i64 0, i64 3"   --->   Operation 36 'getelementptr' 'dense_array_addr_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (2.15ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [dense.cc:56]   --->   Operation 37 'load' 'dense_array_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 38 [1/2] (2.15ns)   --->   "%dense_array_load_46 = load i4 %dense_array_addr_46" [dense.cc:56]   --->   Operation 38 'load' 'dense_array_load_46' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 39 [2/2] (2.15ns)   --->   "%dense_array_load_47 = load i4 %dense_array_addr_47" [dense.cc:56]   --->   Operation 39 'load' 'dense_array_load_47' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 40 [2/2] (2.15ns)   --->   "%dense_array_load_48 = load i4 %dense_array_addr_48" [dense.cc:56]   --->   Operation 40 'load' 'dense_array_load_48' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%dense_array_addr_49 = getelementptr i32 %dense_array, i64 0, i64 4"   --->   Operation 41 'getelementptr' 'dense_array_addr_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%dense_array_addr_50 = getelementptr i32 %dense_array, i64 0, i64 5"   --->   Operation 42 'getelementptr' 'dense_array_addr_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (2.15ns)   --->   "%dense_array_load_47 = load i4 %dense_array_addr_47" [dense.cc:56]   --->   Operation 43 'load' 'dense_array_load_47' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 44 [1/2] (2.15ns)   --->   "%dense_array_load_48 = load i4 %dense_array_addr_48" [dense.cc:56]   --->   Operation 44 'load' 'dense_array_load_48' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 45 [2/2] (2.15ns)   --->   "%dense_array_load_49 = load i4 %dense_array_addr_49" [dense.cc:56]   --->   Operation 45 'load' 'dense_array_load_49' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 46 [2/2] (2.15ns)   --->   "%dense_array_load_50 = load i4 %dense_array_addr_50" [dense.cc:56]   --->   Operation 46 'load' 'dense_array_load_50' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%dense_array_addr_51 = getelementptr i32 %dense_array, i64 0, i64 6"   --->   Operation 47 'getelementptr' 'dense_array_addr_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%dense_array_addr_52 = getelementptr i32 %dense_array, i64 0, i64 7"   --->   Operation 48 'getelementptr' 'dense_array_addr_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/2] (2.15ns)   --->   "%dense_array_load_49 = load i4 %dense_array_addr_49" [dense.cc:56]   --->   Operation 49 'load' 'dense_array_load_49' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 50 [1/2] (2.15ns)   --->   "%dense_array_load_50 = load i4 %dense_array_addr_50" [dense.cc:56]   --->   Operation 50 'load' 'dense_array_load_50' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 51 [2/2] (2.15ns)   --->   "%dense_array_load_51 = load i4 %dense_array_addr_51" [dense.cc:56]   --->   Operation 51 'load' 'dense_array_load_51' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 52 [2/2] (2.15ns)   --->   "%dense_array_load_52 = load i4 %dense_array_addr_52" [dense.cc:56]   --->   Operation 52 'load' 'dense_array_load_52' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%dense_array_addr_53 = getelementptr i32 %dense_array, i64 0, i64 8"   --->   Operation 53 'getelementptr' 'dense_array_addr_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%dense_array_addr_54 = getelementptr i32 %dense_array, i64 0, i64 9"   --->   Operation 54 'getelementptr' 'dense_array_addr_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/2] (2.15ns)   --->   "%dense_array_load_51 = load i4 %dense_array_addr_51" [dense.cc:56]   --->   Operation 55 'load' 'dense_array_load_51' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 56 [1/2] (2.15ns)   --->   "%dense_array_load_52 = load i4 %dense_array_addr_52" [dense.cc:56]   --->   Operation 56 'load' 'dense_array_load_52' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 57 [2/2] (2.15ns)   --->   "%dense_array_load_53 = load i4 %dense_array_addr_53" [dense.cc:56]   --->   Operation 57 'load' 'dense_array_load_53' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 58 [2/2] (2.15ns)   --->   "%dense_array_load_54 = load i4 %dense_array_addr_54" [dense.cc:56]   --->   Operation 58 'load' 'dense_array_load_54' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 3.76>
ST_8 : Operation 59 [1/2] (2.15ns)   --->   "%dense_array_load_53 = load i4 %dense_array_addr_53" [dense.cc:56]   --->   Operation 59 'load' 'dense_array_load_53' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 60 [1/2] (2.15ns)   --->   "%dense_array_load_54 = load i4 %dense_array_addr_54" [dense.cc:56]   --->   Operation 60 'load' 'dense_array_load_54' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 61 [2/2] (1.61ns)   --->   "%call_ln56 = call void @dense.2_Pipeline_dense_for_flat, i32 %dense_array_load_54, i32 %dense_array_load_53, i32 %dense_array_load_52, i32 %dense_array_load_51, i32 %dense_array_load_50, i32 %dense_array_load_49, i32 %dense_array_load_48, i32 %dense_array_load_47, i32 %dense_array_load_46, i32 %dense_array_load, i32 %flat_to_dense_streams_2, i32 %add7_914_loc, i32 %add7_813_loc, i32 %add7_712_loc, i32 %add7_611_loc, i32 %add7_510_loc, i32 %add7_49_loc, i32 %add7_38_loc, i32 %add7_27_loc, i32 %add7_16_loc, i32 %add75_loc, i32 %dense_weights_74, i32 %dense_weights_67, i32 %dense_weights_60, i32 %dense_weights_53, i32 %dense_weights_46, i32 %dense_weights_39, i32 %dense_weights_32, i32 %dense_weights_25, i32 %dense_weights_18, i32 %dense_weights_11" [dense.cc:56]   --->   Operation 61 'call' 'call_ln56' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln56 = call void @dense.2_Pipeline_dense_for_flat, i32 %dense_array_load_54, i32 %dense_array_load_53, i32 %dense_array_load_52, i32 %dense_array_load_51, i32 %dense_array_load_50, i32 %dense_array_load_49, i32 %dense_array_load_48, i32 %dense_array_load_47, i32 %dense_array_load_46, i32 %dense_array_load, i32 %flat_to_dense_streams_2, i32 %add7_914_loc, i32 %add7_813_loc, i32 %add7_712_loc, i32 %add7_611_loc, i32 %add7_510_loc, i32 %add7_49_loc, i32 %add7_38_loc, i32 %add7_27_loc, i32 %add7_16_loc, i32 %add75_loc, i32 %dense_weights_74, i32 %dense_weights_67, i32 %dense_weights_60, i32 %dense_weights_53, i32 %dense_weights_46, i32 %dense_weights_39, i32 %dense_weights_32, i32 %dense_weights_25, i32 %dense_weights_18, i32 %dense_weights_11" [dense.cc:56]   --->   Operation 62 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%add7_16_loc_load = load i32 %add7_16_loc"   --->   Operation 63 'load' 'add7_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%add75_loc_load = load i32 %add75_loc"   --->   Operation 64 'load' 'add75_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add75_loc_load, i4 %dense_array_addr" [dense.cc:56]   --->   Operation 65 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 66 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_16_loc_load, i4 %dense_array_addr_46" [dense.cc:56]   --->   Operation 66 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%add7_38_loc_load = load i32 %add7_38_loc"   --->   Operation 67 'load' 'add7_38_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%add7_27_loc_load = load i32 %add7_27_loc"   --->   Operation 68 'load' 'add7_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_27_loc_load, i4 %dense_array_addr_47" [dense.cc:56]   --->   Operation 69 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 70 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_38_loc_load, i4 %dense_array_addr_48" [dense.cc:56]   --->   Operation 70 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%add7_510_loc_load = load i32 %add7_510_loc"   --->   Operation 71 'load' 'add7_510_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%add7_49_loc_load = load i32 %add7_49_loc"   --->   Operation 72 'load' 'add7_49_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_49_loc_load, i4 %dense_array_addr_49" [dense.cc:56]   --->   Operation 73 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 74 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_510_loc_load, i4 %dense_array_addr_50" [dense.cc:56]   --->   Operation 74 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%add7_712_loc_load = load i32 %add7_712_loc"   --->   Operation 75 'load' 'add7_712_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%add7_611_loc_load = load i32 %add7_611_loc"   --->   Operation 76 'load' 'add7_611_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_611_loc_load, i4 %dense_array_addr_51" [dense.cc:56]   --->   Operation 77 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 78 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_712_loc_load, i4 %dense_array_addr_52" [dense.cc:56]   --->   Operation 78 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%add7_914_loc_load = load i32 %add7_914_loc"   --->   Operation 79 'load' 'add7_914_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%add7_813_loc_load = load i32 %add7_813_loc"   --->   Operation 80 'load' 'add7_813_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 81 'wait' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_813_loc_load, i4 %dense_array_addr_53" [dense.cc:56]   --->   Operation 82 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 83 [1/1] (2.15ns)   --->   "%store_ln56 = store i32 %add7_914_loc_load, i4 %dense_array_addr_54" [dense.cc:56]   --->   Operation 83 'store' 'store_ln56' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 84 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dense.2_Pipeline_VITIS_LOOP_60_2, i32 %dense_array, i32 %dense_to_softmax_streams_2"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_2, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dense.2_Pipeline_VITIS_LOOP_60_2, i32 %dense_array, i32 %dense_to_softmax_streams_2"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [dense.cc:64]   --->   Operation 89 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.15ns
The critical path consists of the following:
	'getelementptr' operation ('dense_array_addr') [27]  (0 ns)
	'load' operation ('dense_array_load', dense.cc:56) on array 'dense_array', dense.cc:46 [37]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'load' operation ('dense_array_load', dense.cc:56) on array 'dense_array', dense.cc:46 [37]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'load' operation ('dense_array_load_47', dense.cc:56) on array 'dense_array', dense.cc:46 [39]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'load' operation ('dense_array_load_49', dense.cc:56) on array 'dense_array', dense.cc:46 [41]  (2.15 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'load' operation ('dense_array_load_51', dense.cc:56) on array 'dense_array', dense.cc:46 [43]  (2.15 ns)

 <State 8>: 3.76ns
The critical path consists of the following:
	'load' operation ('dense_array_load_53', dense.cc:56) on array 'dense_array', dense.cc:46 [45]  (2.15 ns)
	'call' operation ('call_ln56', dense.cc:56) to 'dense.2_Pipeline_dense_for_flat' [48]  (1.61 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 2.15ns
The critical path consists of the following:
	'load' operation ('add75_loc_load') on local variable 'add75_loc' [58]  (0 ns)
	'store' operation ('store_ln56', dense.cc:56) of variable 'add75_loc_load' on array 'dense_array', dense.cc:46 [60]  (2.15 ns)

 <State 11>: 2.15ns
The critical path consists of the following:
	'load' operation ('add7_27_loc_load') on local variable 'add7_27_loc' [56]  (0 ns)
	'store' operation ('store_ln56', dense.cc:56) of variable 'add7_27_loc_load' on array 'dense_array', dense.cc:46 [62]  (2.15 ns)

 <State 12>: 2.15ns
The critical path consists of the following:
	'load' operation ('add7_49_loc_load') on local variable 'add7_49_loc' [54]  (0 ns)
	'store' operation ('store_ln56', dense.cc:56) of variable 'add7_49_loc_load' on array 'dense_array', dense.cc:46 [64]  (2.15 ns)

 <State 13>: 2.15ns
The critical path consists of the following:
	'load' operation ('add7_611_loc_load') on local variable 'add7_611_loc' [52]  (0 ns)
	'store' operation ('store_ln56', dense.cc:56) of variable 'add7_611_loc_load' on array 'dense_array', dense.cc:46 [66]  (2.15 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'load' operation ('add7_813_loc_load') on local variable 'add7_813_loc' [50]  (0 ns)
	'store' operation ('store_ln56', dense.cc:56) of variable 'add7_813_loc_load' on array 'dense_array', dense.cc:46 [68]  (2.15 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
