Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Fri Aug 13 19:57:00 2021
| Host              : DESKTOP-UCL1PSP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file hnn_fpga_wrapper_timing_summary_routed.rpt -pb hnn_fpga_wrapper_timing_summary_routed.pb -rpx hnn_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : hnn_fpga_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.913        0.000                      0                20628        0.012        0.000                      0                20628        3.500        0.000                       0                 10131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.913        0.000                      0                20436        0.012        0.000                      0                20436        3.500        0.000                       0                 10131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.732        0.000                      0                  192        0.187        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1RDATA[45]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 0.536ns (10.724%)  route 4.462ns (89.276%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 11.583 - 10.000 ) 
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.670ns (routing 0.667ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.601ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.670     1.833    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X39Y99         FDSE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.912 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_mi_word_reg/Q
                         net (fo=22, routed)          0.179     2.091    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X39Y97         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110     2.201 r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rdata[127]_INST_0_i_8/O
                         net (fo=1, routed)           0.167     2.368    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_0
    SLICE_X39Y97         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.492 r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6/O
                         net (fo=1, routed)           0.047     2.539    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_6_n_0
    SLICE_X39Y97         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.662 r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2/O
                         net (fo=132, routed)         2.045     4.707    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[127]_INST_0_i_2_n_0
    SLICE_X16Y181        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     4.807 r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[45]_INST_0/O
                         net (fo=1, routed)           2.024     6.831    hnn_fpga_i/zynq_ultra_ps_e_0/U0/maxigp1_rdata[45]
    PS8_X0Y0             PS8                                          r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1RDATA[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.453    11.583    hnn_fpga_i/zynq_ultra_ps_e_0/U0/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.148    11.731    
                         clock uncertainty           -0.130    11.602    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1RDATA[45])
                                                     -0.858    10.744    hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.744    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.818ns (50.529%)  route 2.759ns (49.471%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 11.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.601ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.839     7.515    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X66Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.559    11.689    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X66Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.158    11.847    
                         clock uncertainty           -0.130    11.718    
    SLICE_X66Y46         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    11.644    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.818ns (50.529%)  route 2.759ns (49.471%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 11.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.601ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.839     7.515    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X66Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.559    11.689    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X66Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.158    11.847    
                         clock uncertainty           -0.130    11.718    
    SLICE_X66Y46         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    11.644    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.818ns (50.529%)  route 2.759ns (49.471%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 11.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.601ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.839     7.515    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X66Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.559    11.689    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X66Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.158    11.847    
                         clock uncertainty           -0.130    11.718    
    SLICE_X66Y46         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    11.644    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.818ns (50.529%)  route 2.759ns (49.471%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 11.689 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.601ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.839     7.515    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X66Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.559    11.689    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X66Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.158    11.847    
                         clock uncertainty           -0.130    11.718    
    SLICE_X66Y46         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    11.644    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         11.644    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.818ns (50.366%)  route 2.777ns (49.634%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.601ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.857     7.533    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X68Y49         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.580    11.710    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X68Y49         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.158    11.868    
                         clock uncertainty           -0.130    11.738    
    SLICE_X68Y49         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    11.664    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.818ns (50.366%)  route 2.777ns (49.634%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.601ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.857     7.533    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X68Y49         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.580    11.710    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X68Y49         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[33]/C
                         clock pessimism              0.158    11.868    
                         clock uncertainty           -0.130    11.738    
    SLICE_X68Y49         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074    11.664    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[33]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.595ns  (logic 2.818ns (50.366%)  route 2.777ns (49.634%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 11.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.601ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.857     7.533    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X68Y49         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.580    11.710    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X68Y49         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[34]/C
                         clock pessimism              0.158    11.868    
                         clock uncertainty           -0.130    11.738    
    SLICE_X68Y49         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    11.664    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[34]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.818ns (51.218%)  route 2.684ns (48.782%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.601ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.764     7.440    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X64Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.562    11.692    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X64Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.158    11.850    
                         clock uncertainty           -0.130    11.721    
    SLICE_X64Y46         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    11.647    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
                            (rising edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 2.818ns (51.218%)  route 2.684ns (48.782%))
  Logic Levels:           17  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.667ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.601ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.775     1.938    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/CLK
    DSP48E2_X12Y17       DSP_ALU                                      r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y17       DSP_ALU (Prop_DSP_ALU_DSP48E2_CLK_ALU_OUT[1])
                                                      0.893     2.831 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[1]
                         net (fo=1, routed)           0.000     2.831    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<1>
    DSP48E2_X12Y17       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[1]_P[1])
                                                      0.109     2.940 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/P[1]
                         net (fo=2, routed)           0.428     3.368    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/mult_out[18]
    SLICE_X61Y40         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.458 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/ARG_carry__1_i_2/O
                         net (fo=1, routed)           0.016     3.474    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low_n_69
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.591 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.617    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__1_n_0
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.632 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2/CO[7]
                         net (fo=1, routed)           0.026     3.658    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__2_n_0
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.673 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3/CO[7]
                         net (fo=1, routed)           0.026     3.699    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__3_n_0
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.714 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4/CO[7]
                         net (fo=1, routed)           0.026     3.740    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__4_n_0
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.755 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5/CO[7]
                         net (fo=1, routed)           0.026     3.781    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__5_n_0
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.837 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/ARG_carry__6/O[0]
                         net (fo=24, routed)          0.332     4.169    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/DSP[0]
    SLICE_X60Y38         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.315 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.010     4.325    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/DSP[1]
    SLICE_X60Y38         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[2])
                                                      0.058     4.383 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[2]
                         net (fo=1, routed)           0.292     4.675    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[1]
    DSP48E2_X12Y18       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     4.840 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     4.840    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X12Y18       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     5.381 f  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.381    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y18       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     5.490 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=12, routed)          0.412     5.902    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/P[0]
    SLICE_X59Y39         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     5.992 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__3/O
                         net (fo=1, routed)           0.009     6.001    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/A[0]
    SLICE_X59Y39         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[5])
                                                      0.199     6.200 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_gt_bias_sub1/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[5]
                         net (fo=2, routed)           0.196     6.396    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/CARRY_OUT
    SLICE_X58Y40         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     6.544 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[61]_i_5/O
                         net (fo=12, routed)          0.095     6.639    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_1
    SLICE_X58Y41         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.676 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q[50]_i_1/O
                         net (fo=51, routed)          0.764     7.440    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X64Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.562    11.692    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X64Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.158    11.850    
                         clock uncertainty           -0.130    11.721    
    SLICE_X64Y46         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074    11.647    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         11.647    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  4.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/reg_1471_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.498ns (routing 0.601ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.667ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.498     1.628    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X45Y53         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.687 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[25]/Q
                         net (fo=2, routed)           0.110     1.797    hnn_fpga_i/hnn_fpga_0/U0/m_axis_result_tdata[25]
    SLICE_X47Y51         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1471_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.713     1.876    hnn_fpga_i/hnn_fpga_0/U0/ap_clk
    SLICE_X47Y51         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1471_reg[25]/C
                         clock pessimism             -0.153     1.723    
    SLICE_X47Y51         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.785    hnn_fpga_i/hnn_fpga_0/U0/reg_1471_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Net Delay (Source):      1.477ns (routing 0.601ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.667ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.477     1.607    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y71         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.667 r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.079     1.746    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[2]
    SLICE_X47Y72         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.707     1.870    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X47Y72         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.198     1.672    
    SLICE_X47Y72         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.732    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.497ns (routing 0.601ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.667ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.497     1.627    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X45Y56         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.685 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[47]/Q
                         net (fo=2, routed)           0.121     1.806    hnn_fpga_i/hnn_fpga_0/U0/m_axis_result_tdata[47]
    SLICE_X42Y55         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.720     1.883    hnn_fpga_i/hnn_fpga_0/U0/ap_clk
    SLICE_X42Y55         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[47]/C
                         clock pessimism             -0.153     1.730    
    SLICE_X42Y55         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.792    hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/reg_1471_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.493ns (routing 0.601ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.667ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.493     1.623    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X46Y57         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.681 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=2, routed)           0.122     1.803    hnn_fpga_i/hnn_fpga_0/U0/m_axis_result_tdata[57]
    SLICE_X44Y58         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1471_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.717     1.880    hnn_fpga_i/hnn_fpga_0/U0/ap_clk
    SLICE_X44Y58         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1471_reg[57]/C
                         clock pessimism             -0.153     1.727    
    SLICE_X44Y58         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.789    hnn_fpga_i/hnn_fpga_0/U0/reg_1471_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/reg_1376_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.061ns (32.620%)  route 0.126ns (67.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.535ns (routing 0.601ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.667ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.535     1.665    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/aclk
    SLICE_X60Y46         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.726 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=5, routed)           0.126     1.852    hnn_fpga_i/hnn_fpga_0/U0/grp_fu_1286_p2[46]
    SLICE_X63Y47         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1376_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.769     1.932    hnn_fpga_i/hnn_fpga_0/U0/ap_clk
    SLICE_X63Y47         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1376_reg[46]/C
                         clock pessimism             -0.158     1.774    
    SLICE_X63Y47         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.836    hnn_fpga_i/hnn_fpga_0/U0/reg_1376_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.080ns (43.478%)  route 0.104ns (56.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.485ns (routing 0.601ns, distribution 0.884ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.667ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.485     1.615    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X43Y40         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.673 r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[1]/Q
                         net (fo=8, routed)           0.075     1.748    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[1]
    SLICE_X41Y40         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.770 r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[5]_i_1__0/O
                         net (fo=1, routed)           0.029     1.799    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/p_0_in__0[5]
    SLICE_X41Y40         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.713     1.876    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X41Y40         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[5]/C
                         clock pessimism             -0.153     1.723    
    SLICE_X41Y40         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.783    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.058ns (32.044%)  route 0.123ns (67.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.497ns (routing 0.601ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.667ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.497     1.627    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X45Y50         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.685 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/Q
                         net (fo=2, routed)           0.123     1.808    hnn_fpga_i/hnn_fpga_0/U0/m_axis_result_tdata[2]
    SLICE_X42Y50         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.719     1.882    hnn_fpga_i/hnn_fpga_0/U0/ap_clk
    SLICE_X42Y50         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[2]/C
                         clock pessimism             -0.153     1.729    
    SLICE_X42Y50         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.791    hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Net Delay (Source):      1.478ns (routing 0.601ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.667ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.478     1.608    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X46Y83         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.666 r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.063     1.729    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X45Y83         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.022     1.751 r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.024     1.775    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X45Y83         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.683     1.846    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X45Y83         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.148     1.698    
    SLICE_X45Y83         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.758    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.058ns (36.250%)  route 0.102ns (63.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.554ns (routing 0.601ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.759ns (routing 0.667ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.554     1.684    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/clk
    SLICE_X67Y38         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y38         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.742 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2A/g_rom_table_lat1.mem_reg[0]/Q
                         net (fo=1, routed)           0.102     1.844    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/result[0]
    SLICE_X68Y38         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.759     1.922    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/aclk
    SLICE_X68Y38         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.158     1.764    
    SLICE_X68Y38         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.824    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.c_high_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      1.496ns (routing 0.601ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.713ns (routing 0.667ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.496     1.626    hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X45Y53         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.684 r  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_ddiv_64nfYi_U5/hnn_fpga_ap_ddiv_15_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/Q
                         net (fo=2, routed)           0.120     1.804    hnn_fpga_i/hnn_fpga_0/U0/m_axis_result_tdata[21]
    SLICE_X47Y51         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.713     1.876    hnn_fpga_i/hnn_fpga_0/U0/ap_clk
    SLICE_X47Y51         FDRE                                         r  hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[21]/C
                         clock pessimism             -0.153     1.723    
    SLICE_X47Y51         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.783    hnn_fpga_i/hnn_fpga_0/U0/reg_1466_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y11  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X5Y11  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y36  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y36  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][10]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y36  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]_srl5/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X56Y36  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_9_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]_srl5/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y11  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y11  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg/CLKARDCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y11  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y11  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y11  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_V/gen_write[1].mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y10  hnn_fpga_i/hnn_fpga_0/U0/hnn_fpga_AXILiteS_s_axi_U/int_U/gen_write[1].mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.131ns (13.575%)  route 0.834ns (86.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.667ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.601ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.746     1.909    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y120        FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.989 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     2.152    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y120        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.203 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.671     2.874    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y122        FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.520    11.650    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y122        FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.152    11.802    
                         clock uncertainty           -0.130    11.672    
    SLICE_X38Y122        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066    11.606    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.131ns (13.575%)  route 0.834ns (86.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.667ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.601ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.746     1.909    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y120        FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.989 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     2.152    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y120        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.203 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.671     2.874    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y122        FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.520    11.650    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y122        FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.152    11.802    
                         clock uncertainty           -0.130    11.672    
    SLICE_X38Y122        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.606    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.131ns (13.575%)  route 0.834ns (86.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.667ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.601ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.746     1.909    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y120        FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.989 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     2.152    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y120        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.203 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.671     2.874    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y122        FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.520    11.650    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y122        FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.152    11.802    
                         clock uncertainty           -0.130    11.672    
    SLICE_X38Y122        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.606    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.131ns (13.575%)  route 0.834ns (86.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.667ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.601ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.746     1.909    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y120        FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.989 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.163     2.152    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y120        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.203 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.671     2.874    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y122        FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.520    11.650    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y122        FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.152    11.802    
                         clock uncertainty           -0.130    11.672    
    SLICE_X38Y122        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.606    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.229ns (22.809%)  route 0.775ns (77.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.607 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.667ns, distribution 1.008ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.601ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.675     1.838    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y111        FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.917 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.238     2.155    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X43Y111        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     2.305 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.537     2.842    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X43Y109        FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.477    11.607    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X43Y109        FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.197    11.804    
                         clock uncertainty           -0.130    11.674    
    SLICE_X43Y109        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066    11.608    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.170ns (18.785%)  route 0.735ns (81.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.667ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.601ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.717     1.880    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.961 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.196    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.285 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.500     2.785    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y51         FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.504    11.634    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y51         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.153    11.787    
                         clock uncertainty           -0.130    11.657    
    SLICE_X41Y51         FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066    11.591    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -2.785    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.170ns (18.785%)  route 0.735ns (81.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.667ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.601ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.717     1.880    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.961 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.196    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.285 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.500     2.785    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y51         FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.504    11.634    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y51         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.153    11.787    
                         clock uncertainty           -0.130    11.657    
    SLICE_X41Y51         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.591    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -2.785    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.170ns (18.785%)  route 0.735ns (81.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.667ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.601ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.717     1.880    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.961 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.196    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.285 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.500     2.785    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y51         FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.504    11.634    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y51         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.153    11.787    
                         clock uncertainty           -0.130    11.657    
    SLICE_X41Y51         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.591    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -2.785    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.170ns (18.785%)  route 0.735ns (81.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.667ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.601ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.717     1.880    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.961 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.196    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.285 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.500     2.785    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y51         FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.504    11.634    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y51         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.153    11.787    
                         clock uncertainty           -0.130    11.657    
    SLICE_X41Y51         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.591    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -2.785    
  -------------------------------------------------------------------
                         slack                                  8.806    

Slack (MET) :             8.806ns  (required time - arrival time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.170ns (18.785%)  route 0.735ns (81.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.717ns (routing 0.667ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.504ns (routing 0.601ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.717     1.880    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y49         FDRE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.961 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.235     2.196    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.285 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.500     2.785    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y51         FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105    10.105    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.130 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.504    11.634    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y51         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.153    11.787    
                         clock uncertainty           -0.130    11.657    
    SLICE_X41Y51         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.591    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.591    
                         arrival time                          -2.785    
  -------------------------------------------------------------------
                         slack                                  8.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.061ns (33.702%)  route 0.120ns (66.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.946ns (routing 0.364ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.410ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.946     1.039    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.078 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.131    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.153 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.220    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y49         FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.074     1.190    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.137     1.053    
    SLICE_X38Y49         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.033    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.061ns (33.702%)  route 0.120ns (66.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.946ns (routing 0.364ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.410ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.946     1.039    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.078 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.131    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.153 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.220    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y49         FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.074     1.190    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.137     1.053    
    SLICE_X38Y49         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.033    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.061ns (33.702%)  route 0.120ns (66.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.946ns (routing 0.364ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.410ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.946     1.039    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.078 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.131    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.153 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.220    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y49         FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.074     1.190    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.137     1.053    
    SLICE_X38Y49         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.033    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.061ns (33.702%)  route 0.120ns (66.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.946ns (routing 0.364ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.410ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.946     1.039    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.078 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.131    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.153 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.220    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y49         FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.074     1.190    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.137     1.053    
    SLICE_X38Y49         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.033    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.061ns (33.702%)  route 0.120ns (66.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.946ns (routing 0.364ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.410ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.946     1.039    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.078 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.131    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.153 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.220    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y49         FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.074     1.190    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.137     1.053    
    SLICE_X38Y49         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.033    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.061ns (33.702%)  route 0.120ns (66.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.946ns (routing 0.364ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.410ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.946     1.039    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.078 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.131    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.153 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.220    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y49         FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.074     1.190    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y49         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.137     1.053    
    SLICE_X38Y49         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.033    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.061ns (33.702%)  route 0.120ns (66.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.946ns (routing 0.364ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.410ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.946     1.039    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.078 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.131    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.153 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.067     1.220    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y49         FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.074     1.190    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y49         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.137     1.053    
    SLICE_X38Y49         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.033    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.061ns (32.620%)  route 0.126ns (67.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.946ns (routing 0.364ns, distribution 0.582ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.410ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.946     1.039    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y49         FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.078 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.053     1.131    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y49         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     1.153 f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.073     1.226    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X37Y49         FDCE                                         f  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.073     1.189    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y49         FDCE                                         r  hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.137     1.052    
    SLICE_X37Y49         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.032    hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.075ns (37.500%)  route 0.125ns (62.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.913ns (routing 0.364ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.410ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.913     1.006    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y101        FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.046 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.100    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y102        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.135 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.206    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y102        FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.044     1.160    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y102        FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.128     1.032    
    SLICE_X38Y102        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.012    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.075ns (37.500%)  route 0.125ns (62.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.913ns (routing 0.364ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.410ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       0.913     1.006    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y101        FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.046 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.054     1.100    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y102        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.135 f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.206    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X38Y102        FDPE                                         f  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    hnn_fpga_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  hnn_fpga_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=10300, routed)       1.044     1.160    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X38Y102        FDPE                                         r  hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.128     1.032    
    SLICE_X38Y102        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.012    hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.194    





