<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › i2c › busses › i2c-sh7760.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>i2c-sh7760.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * I2C bus driver for the SH7760 I2C Interfaces.</span>
<span class="cm"> *</span>
<span class="cm"> * (c) 2005-2008 MSC Vertriebsges.m.b.H, Manuel Lauss &lt;mlau@msc-ge.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * licensed under the terms outlined in the file COPYING.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/completion.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &lt;asm/clock.h&gt;</span>
<span class="cp">#include &lt;asm/i2c-sh7760.h&gt;</span>

<span class="cm">/* register offsets */</span>
<span class="cp">#define I2CSCR		0x0		</span><span class="cm">/* slave ctrl		*/</span><span class="cp"></span>
<span class="cp">#define I2CMCR		0x4		</span><span class="cm">/* master ctrl		*/</span><span class="cp"></span>
<span class="cp">#define I2CSSR		0x8		</span><span class="cm">/* slave status		*/</span><span class="cp"></span>
<span class="cp">#define I2CMSR		0xC		</span><span class="cm">/* master status	*/</span><span class="cp"></span>
<span class="cp">#define I2CSIER		0x10		</span><span class="cm">/* slave irq enable	*/</span><span class="cp"></span>
<span class="cp">#define I2CMIER		0x14		</span><span class="cm">/* master irq enable	*/</span><span class="cp"></span>
<span class="cp">#define I2CCCR		0x18		</span><span class="cm">/* clock dividers	*/</span><span class="cp"></span>
<span class="cp">#define I2CSAR		0x1c		</span><span class="cm">/* slave address	*/</span><span class="cp"></span>
<span class="cp">#define I2CMAR		0x20		</span><span class="cm">/* master address	*/</span><span class="cp"></span>
<span class="cp">#define I2CRXTX		0x24		</span><span class="cm">/* data port		*/</span><span class="cp"></span>
<span class="cp">#define I2CFCR		0x28		</span><span class="cm">/* fifo control		*/</span><span class="cp"></span>
<span class="cp">#define I2CFSR		0x2C		</span><span class="cm">/* fifo status		*/</span><span class="cp"></span>
<span class="cp">#define I2CFIER		0x30		</span><span class="cm">/* fifo irq enable	*/</span><span class="cp"></span>
<span class="cp">#define I2CRFDR		0x34		</span><span class="cm">/* rx fifo count	*/</span><span class="cp"></span>
<span class="cp">#define I2CTFDR		0x38		</span><span class="cm">/* tx fifo count	*/</span><span class="cp"></span>

<span class="cp">#define REGSIZE		0x3C</span>

<span class="cp">#define MCR_MDBS	0x80		</span><span class="cm">/* non-fifo mode switch	*/</span><span class="cp"></span>
<span class="cp">#define MCR_FSCL	0x40		</span><span class="cm">/* override SCL pin	*/</span><span class="cp"></span>
<span class="cp">#define MCR_FSDA	0x20		</span><span class="cm">/* override SDA pin	*/</span><span class="cp"></span>
<span class="cp">#define MCR_OBPC	0x10		</span><span class="cm">/* override pins	*/</span><span class="cp"></span>
<span class="cp">#define MCR_MIE		0x08		</span><span class="cm">/* master if enable	*/</span><span class="cp"></span>
<span class="cp">#define MCR_TSBE	0x04</span>
<span class="cp">#define MCR_FSB		0x02		</span><span class="cm">/* force stop bit	*/</span><span class="cp"></span>
<span class="cp">#define MCR_ESG		0x01		</span><span class="cm">/* en startbit gen.	*/</span><span class="cp"></span>

<span class="cp">#define MSR_MNR		0x40		</span><span class="cm">/* nack received	*/</span><span class="cp"></span>
<span class="cp">#define MSR_MAL		0x20		</span><span class="cm">/* arbitration lost	*/</span><span class="cp"></span>
<span class="cp">#define MSR_MST		0x10		</span><span class="cm">/* sent a stop		*/</span><span class="cp"></span>
<span class="cp">#define MSR_MDE		0x08</span>
<span class="cp">#define MSR_MDT		0x04</span>
<span class="cp">#define MSR_MDR		0x02</span>
<span class="cp">#define MSR_MAT		0x01		</span><span class="cm">/* slave addr xfer done	*/</span><span class="cp"></span>

<span class="cp">#define MIE_MNRE	0x40		</span><span class="cm">/* nack irq en		*/</span><span class="cp"></span>
<span class="cp">#define MIE_MALE	0x20		</span><span class="cm">/* arblos irq en	*/</span><span class="cp"></span>
<span class="cp">#define MIE_MSTE	0x10		</span><span class="cm">/* stop irq en		*/</span><span class="cp"></span>
<span class="cp">#define MIE_MDEE	0x08</span>
<span class="cp">#define MIE_MDTE	0x04</span>
<span class="cp">#define MIE_MDRE	0x02</span>
<span class="cp">#define MIE_MATE	0x01		</span><span class="cm">/* address sent irq en	*/</span><span class="cp"></span>

<span class="cp">#define FCR_RFRST	0x02		</span><span class="cm">/* reset rx fifo	*/</span><span class="cp"></span>
<span class="cp">#define FCR_TFRST	0x01		</span><span class="cm">/* reset tx fifo	*/</span><span class="cp"></span>

<span class="cp">#define FSR_TEND	0x04		</span><span class="cm">/* last byte sent	*/</span><span class="cp"></span>
<span class="cp">#define FSR_RDF		0x02		</span><span class="cm">/* rx fifo trigger	*/</span><span class="cp"></span>
<span class="cp">#define FSR_TDFE	0x01		</span><span class="cm">/* tx fifo empty	*/</span><span class="cp"></span>

<span class="cp">#define FIER_TEIE	0x04		</span><span class="cm">/* tx fifo empty irq en	*/</span><span class="cp"></span>
<span class="cp">#define FIER_RXIE	0x02		</span><span class="cm">/* rx fifo trig irq en	*/</span><span class="cp"></span>
<span class="cp">#define FIER_TXIE	0x01		</span><span class="cm">/* tx fifo trig irq en	*/</span><span class="cp"></span>

<span class="cp">#define FIFO_SIZE	16</span>

<span class="k">struct</span> <span class="n">cami2c</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">iobase</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">adap</span><span class="p">;</span>

	<span class="cm">/* message processing */</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span>	<span class="o">*</span><span class="n">msg</span><span class="p">;</span>
<span class="cp">#define IDF_SEND	1</span>
<span class="cp">#define IDF_RECV	2</span>
<span class="cp">#define IDF_STOP	4</span>
	<span class="kt">int</span>		<span class="n">flags</span><span class="p">;</span>

<span class="cp">#define IDS_DONE	1</span>
<span class="cp">#define IDS_ARBLOST	2</span>
<span class="cp">#define IDS_NACK	4</span>
	<span class="kt">int</span>		<span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="n">xfer_done</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">ioarea</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">OUT32</span><span class="p">(</span><span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">cam</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">cam</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">IN32</span><span class="p">(</span><span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">cam</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">cam</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sh7760_i2c_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">id</span> <span class="o">=</span> <span class="n">ptr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msg</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">msr</span><span class="p">,</span> <span class="n">fsr</span><span class="p">,</span> <span class="n">fier</span><span class="p">,</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">msr</span> <span class="o">=</span> <span class="n">IN32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMSR</span><span class="p">);</span>
	<span class="n">fsr</span> <span class="o">=</span> <span class="n">IN32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFSR</span><span class="p">);</span>

	<span class="cm">/* arbitration lost */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="n">MSR_MAL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSAR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">|=</span> <span class="n">IDS_DONE</span> <span class="o">|</span> <span class="n">IDS_ARBLOST</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="n">MSR_MNR</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* NACK handling is very screwed up.  After receiving a</span>
<span class="cm">		 * NAK IRQ one has to wait a bit  before writing to any</span>
<span class="cm">		 * registers, or the ctl will lock up. After that delay</span>
<span class="cm">		 * do a normal i2c stop. Then wait at least 1 ms before</span>
<span class="cm">		 * attempting another transfer or ctl will stop working</span>
<span class="cm">		 */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>	<span class="cm">/* wait or risk ctl hang */</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFCR</span><span class="p">,</span> <span class="n">FCR_RFRST</span> <span class="o">|</span> <span class="n">FCR_TFRST</span><span class="p">);</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="n">MCR_MIE</span> <span class="o">|</span> <span class="n">MCR_FSB</span><span class="p">);</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMIER</span><span class="p">,</span> <span class="n">MIE_MSTE</span><span class="p">);</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSAR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">|=</span> <span class="n">IDS_NACK</span><span class="p">;</span>
		<span class="n">msr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSR_MAT</span><span class="p">;</span>
		<span class="n">fsr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="cm">/* In some cases the MST bit is also set. */</span>
	<span class="p">}</span>

	<span class="cm">/* i2c-stop was sent */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="n">MSR_MST</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">|=</span> <span class="n">IDS_DONE</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* i2c slave addr was sent; set to &quot;normal&quot; operation */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="n">MSR_MAT</span><span class="p">)</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="n">MCR_MIE</span><span class="p">);</span>

	<span class="n">fier</span> <span class="o">=</span> <span class="n">IN32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="n">FSR_RDF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">IN32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CRFDR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="n">len</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IDF_STOP</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="n">MCR_MIE</span> <span class="o">|</span> <span class="n">MCR_FSB</span><span class="p">);</span>
				<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="cm">/* manual says: wait &gt;= 0.5 SCL times */</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
				<span class="cm">/* next int should be MST */</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">|=</span> <span class="n">IDS_DONE</span><span class="p">;</span>
				<span class="cm">/* keep the RDF bit: ctrl holds SCL low</span>
<span class="cm">				 * until the setup for the next i2c_msg</span>
<span class="cm">				 * clears this bit.</span>
<span class="cm">				 */</span>
				<span class="n">fsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FSR_RDF</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&amp;&amp;</span> <span class="n">len</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">data</span><span class="o">++</span> <span class="o">=</span> <span class="n">IN32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CRXTX</span><span class="p">);</span>
			<span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="o">--</span><span class="p">;</span>
			<span class="n">len</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="n">FIFO_SIZE</span><span class="p">)</span> <span class="o">?</span> <span class="n">FIFO_SIZE</span> <span class="o">-</span> <span class="mi">1</span>
						      <span class="o">:</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

			<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFCR</span><span class="p">,</span> <span class="n">FCR_TFRST</span> <span class="o">|</span> <span class="p">((</span><span class="n">len</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">));</span>
		<span class="p">}</span>

	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IDF_SEND</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="n">FSR_TEND</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IDF_STOP</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="n">MCR_MIE</span> <span class="o">|</span> <span class="n">MCR_FSB</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">|=</span> <span class="n">IDS_DONE</span><span class="p">;</span>
				<span class="cm">/* keep the TEND bit: ctl holds SCL low</span>
<span class="cm">				 * until the setup for the next i2c_msg</span>
<span class="cm">				 * clears this bit.</span>
<span class="cm">				 */</span>
				<span class="n">fsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FSR_TEND</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fsr</span> <span class="o">&amp;</span> <span class="n">FSR_TDFE</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">IN32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CTFDR</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">FIFO_SIZE</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CRXTX</span><span class="p">,</span> <span class="o">*</span><span class="n">data</span><span class="o">++</span><span class="p">);</span>
				<span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="o">--</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">fier</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FIER_TXIE</span><span class="p">;</span>
				<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">,</span> <span class="n">fier</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="n">FIFO_SIZE</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFCR</span><span class="p">,</span>
					  <span class="n">FCR_RFRST</span> <span class="o">|</span> <span class="p">((</span><span class="n">len</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IDS_DONE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">xfer_done</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* clear status flags and ctrl resumes work */</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMSR</span><span class="p">,</span> <span class="o">~</span><span class="n">msr</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFSR</span><span class="p">,</span> <span class="o">~</span><span class="n">fsr</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/* prepare and start a master receive operation */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh7760_i2c_mrecv</span><span class="p">(</span><span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">id</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IDF_RECV</span><span class="p">;</span>

	<span class="cm">/* set the slave addr reg; otherwise rcv wont work! */</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSAR</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMAR</span><span class="p">,</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* adjust rx fifo trigger */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="n">FIFO_SIZE</span><span class="p">)</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">FIFO_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* trigger at fifo full */</span>
	<span class="k">else</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* trigger before all received */</span>

	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFCR</span><span class="p">,</span> <span class="n">FCR_RFRST</span> <span class="o">|</span> <span class="n">FCR_TFRST</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFCR</span><span class="p">,</span> <span class="n">FCR_TFRST</span> <span class="o">|</span> <span class="p">((</span><span class="n">len</span> <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">));</span>

	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="n">MCR_MIE</span> <span class="o">|</span> <span class="n">MCR_ESG</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMIER</span><span class="p">,</span> <span class="n">MIE_MNRE</span> <span class="o">|</span> <span class="n">MIE_MALE</span> <span class="o">|</span> <span class="n">MIE_MSTE</span> <span class="o">|</span> <span class="n">MIE_MATE</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">,</span> <span class="n">FIER_RXIE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* prepare and start a master send operation */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sh7760_i2c_msend</span><span class="p">(</span><span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>

	<span class="n">id</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IDF_SEND</span><span class="p">;</span>

	<span class="cm">/* set the slave addr reg; otherwise xmit wont work! */</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSAR</span><span class="p">,</span> <span class="mh">0xfe</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMAR</span><span class="p">,</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* adjust tx fifo trigger */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="n">FIFO_SIZE</span><span class="p">)</span>
		<span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>	<span class="cm">/* trig: 2 bytes left in TX fifo */</span>
	<span class="k">else</span>
		<span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* trig: 8 bytes left in TX fifo */</span>

	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFCR</span><span class="p">,</span> <span class="n">FCR_RFRST</span> <span class="o">|</span> <span class="n">FCR_TFRST</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFCR</span><span class="p">,</span> <span class="n">FCR_RFRST</span> <span class="o">|</span> <span class="p">((</span><span class="n">len</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">));</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&amp;&amp;</span> <span class="n">IN32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CTFDR</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">FIFO_SIZE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CRXTX</span><span class="p">,</span> <span class="o">*</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">));</span>
		<span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">)</span><span class="o">--</span><span class="p">;</span>
		<span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">)</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="n">MCR_MIE</span> <span class="o">|</span> <span class="n">MCR_ESG</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMIER</span><span class="p">,</span> <span class="n">MIE_MNRE</span> <span class="o">|</span> <span class="n">MIE_MALE</span> <span class="o">|</span> <span class="n">MIE_MSTE</span> <span class="o">|</span> <span class="n">MIE_MATE</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">,</span> <span class="n">FIER_TEIE</span> <span class="o">|</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">?</span> <span class="n">FIER_TXIE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">sh7760_i2c_busy_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">IN32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MCR_FSDA</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh7760_i2c_master_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msgs</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">id</span> <span class="o">=</span> <span class="n">adap</span><span class="o">-&gt;</span><span class="n">algo_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">retr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sh7760_i2c_busy_check</span><span class="p">(</span><span class="n">id</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">adap</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;sh7760-i2c%d: bus busy!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">adap</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">num</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retr</span> <span class="o">=</span> <span class="n">adap</span><span class="o">-&gt;</span><span class="n">retries</span><span class="p">;</span>
<span class="nl">retry:</span>
		<span class="n">id</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="p">((</span><span class="n">i</span> <span class="o">==</span> <span class="p">(</span><span class="n">num</span><span class="o">-</span><span class="mi">1</span><span class="p">))</span> <span class="o">?</span> <span class="n">IDF_STOP</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span> <span class="o">=</span> <span class="n">msgs</span><span class="p">;</span>
		<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">xfer_done</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">msgs</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span>
			<span class="n">sh7760_i2c_mrecv</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">sh7760_i2c_msend</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>

		<span class="n">wait_for_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">xfer_done</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">num</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IDS_NACK</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* wait a bit or i2c module stops working */</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">num</span> <span class="o">=</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IDS_ARBLOST</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">retr</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">mdelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">retry</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">num</span> <span class="o">=</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">msgs</span><span class="o">++</span><span class="p">;</span>
		<span class="n">i</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">id</span><span class="o">-&gt;</span><span class="n">msg</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">id</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">id</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* reset slave module registers too: master mode enables slave</span>
<span class="cm">	 * module for receive ops (ack, data). Without this reset,</span>
<span class="cm">	 * eternal bus activity might be reported after NACK / ARBLOST.</span>
<span class="cm">	 */</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSAR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">num</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">sh7760_i2c_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">I2C_FUNC_I2C</span> <span class="o">|</span> <span class="p">(</span><span class="n">I2C_FUNC_SMBUS_EMUL</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">I2C_FUNC_SMBUS_QUICK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_algorithm</span> <span class="n">sh7760_i2c_algo</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">master_xfer</span>	<span class="o">=</span> <span class="n">sh7760_i2c_master_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">functionality</span>	<span class="o">=</span> <span class="n">sh7760_i2c_func</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* calculate CCR register setting for a desired scl clock.  SCL clock is</span>
<span class="cm"> * derived from I2C module clock  (iclk)  which in turn is derived from</span>
<span class="cm"> * peripheral module clock (mclk, usually around 33MHz):</span>
<span class="cm"> * iclk = mclk/(CDF + 1).  iclk must be &lt; 20MHz.</span>
<span class="cm"> * scl = iclk/(SCGD*8 + 20).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">calc_CCR</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">scl_hz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">mclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mck</span><span class="p">,</span> <span class="n">m1</span><span class="p">,</span> <span class="n">dff</span><span class="p">,</span> <span class="n">odff</span><span class="p">,</span> <span class="n">iclk</span><span class="p">;</span>
	<span class="kt">signed</span> <span class="kt">char</span> <span class="n">cdf</span><span class="p">,</span> <span class="n">cdfm</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">scgd</span><span class="p">,</span> <span class="n">scgdm</span><span class="p">,</span> <span class="n">scgds</span><span class="p">;</span>

	<span class="n">mclk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;peripheral_clk&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">mclk</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">mclk</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">mck</span> <span class="o">=</span> <span class="n">mclk</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">mclk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">odff</span> <span class="o">=</span> <span class="n">scl_hz</span><span class="p">;</span>
	<span class="n">scgdm</span> <span class="o">=</span> <span class="n">cdfm</span> <span class="o">=</span> <span class="n">m1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cdf</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span> <span class="n">cdf</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cdf</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iclk</span> <span class="o">=</span> <span class="n">mck</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">cdf</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">iclk</span> <span class="o">&gt;=</span> <span class="mi">20000000</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">scgds</span> <span class="o">=</span> <span class="p">((</span><span class="n">iclk</span> <span class="o">/</span> <span class="n">scl_hz</span><span class="p">)</span> <span class="o">-</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">scgd</span> <span class="o">=</span> <span class="n">scgds</span><span class="p">;</span> <span class="p">(</span><span class="n">scgd</span> <span class="o">&lt;</span> <span class="mi">63</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">scgd</span> <span class="o">&lt;=</span> <span class="n">scgds</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="n">scgd</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">m1</span> <span class="o">=</span> <span class="n">iclk</span> <span class="o">/</span> <span class="p">(</span><span class="mi">20</span> <span class="o">+</span> <span class="p">(</span><span class="n">scgd</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">));</span>
			<span class="n">dff</span> <span class="o">=</span> <span class="n">abs</span><span class="p">(</span><span class="n">scl_hz</span> <span class="o">-</span> <span class="n">m1</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dff</span> <span class="o">&lt;</span> <span class="n">odff</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">odff</span> <span class="o">=</span> <span class="n">dff</span><span class="p">;</span>
				<span class="n">cdfm</span> <span class="o">=</span> <span class="n">cdf</span><span class="p">;</span>
				<span class="n">scgdm</span> <span class="o">=</span> <span class="n">scgd</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* fail if more than 25% off of requested SCL */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">odff</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">scl_hz</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* create a CCR register value */</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">scgdm</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="n">cdfm</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sh7760_i2c_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sh7760_i2c_platdata</span> <span class="o">*</span><span class="n">pd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pd</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no platform_data!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">id</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">cami2c</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no mem for private data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no mmio resources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">id</span><span class="o">-&gt;</span><span class="n">ioarea</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">REGSIZE</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">ioarea</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;mmio already reserved</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">id</span><span class="o">-&gt;</span><span class="n">iobase</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">REGSIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">iobase</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot ioremap</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">id</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">nr</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">algo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7760_i2c_algo</span><span class="p">;</span>
	<span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">class</span> <span class="o">=</span> <span class="n">I2C_CLASS_HWMON</span> <span class="o">|</span> <span class="n">I2C_CLASS_SPD</span><span class="p">;</span>
	<span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">retries</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">algo_data</span> <span class="o">=</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">snprintf</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">.</span><span class="n">name</span><span class="p">),</span>
		<span class="s">&quot;SH7760 I2C at %08lx&quot;</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">);</span>

	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CMAR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSAR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CSSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFIER</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFCR</span><span class="p">,</span> <span class="n">FCR_RFRST</span> <span class="o">|</span> <span class="n">FCR_TFRST</span><span class="p">);</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CFSR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_CCR</span><span class="p">(</span><span class="n">pd</span><span class="o">-&gt;</span><span class="n">speed_khz</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;invalid SCL clock: %dkHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">pd</span><span class="o">-&gt;</span><span class="n">speed_khz</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out3</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">OUT32</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="n">I2CCCR</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_irq</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">sh7760_i2c_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">SH7760_I2C_DEVNAME</span><span class="p">,</span> <span class="n">id</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot get irq %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_add_numbered_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;reg adap failed: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%d kHz mmio %08x irq %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">pd</span><span class="o">-&gt;</span><span class="n">speed_khz</span><span class="p">,</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">out4:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
<span class="nl">out3:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">iobase</span><span class="p">);</span>
<span class="nl">out2:</span>
	<span class="n">release_resource</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">ioarea</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">ioarea</span><span class="p">);</span>
<span class="nl">out1:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
<span class="nl">out0:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">sh7760_i2c_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cami2c</span> <span class="o">*</span><span class="n">id</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">i2c_del_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">adap</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">iobase</span><span class="p">);</span>
	<span class="n">release_resource</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">ioarea</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">id</span><span class="o">-&gt;</span><span class="n">ioarea</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">sh7760_i2c_drv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="n">SH7760_I2C_DEVNAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">sh7760_i2c_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">sh7760_i2c_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">sh7760_i2c_drv</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SH7760 I2C bus driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Manuel Lauss &lt;mano@roarinelk.homelinux.net&gt;&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
