{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701522006219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701522006230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 15:00:06 2023 " "Processing started: Sat Dec 02 15:00:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701522006230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522006230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RXTX -c RXTX " "Command: quartus_map --read_settings_files=on --write_settings_files=off RXTX -c RXTX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522006230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701522006470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701522006470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX-behave " "Found design unit 1: TX-behave" {  } { { "tx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/tx.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014647 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "tx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/tx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ayelet_rX-behave " "Found design unit 1: ayelet_rX-behave" {  } { { "rx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/rx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ayelet_rX " "Found entity 1: ayelet_rX" {  } { { "rx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_rX-behave " "Found design unit 1: my_rX-behave" {  } { { "my_rx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/my_rx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_rX " "Found entity 1: my_rX" {  } { { "my_rx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/my_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-behave " "Found design unit 1: lpf-behave" {  } { { "lpf.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/lpf.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/lpf.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half8-behave " "Found design unit 1: half8-behave" {  } { { "half8.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/half8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 half8 " "Found entity 1: half8" {  } { { "half8.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/half8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp_mux-behave " "Found design unit 1: disp_mux-behave" {  } { { "disp_mux.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/disp_mux.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp_mux " "Found entity 1: disp_mux" {  } { { "disp_mux.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/disp_mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-b " "Found design unit 1: clkdiv-b" {  } { { "clkdiv.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clkdiv.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clkdiv.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boud.vhd 2 1 " "Found 2 design units, including 1 entities, in source file boud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boud-behave " "Found design unit 1: boud-behave" {  } { { "boud.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/boud.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 boud " "Found entity 1: boud" {  } { { "boud.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/boud.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2dex-behave " "Found design unit 1: bin2dex-behave" {  } { { "bin2dex.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin2dex.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2dex " "Found entity 1: bin2dex" {  } { { "bin2dex.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin2dex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_hex_display-behave " "Found design unit 1: bin_hex_display-behave" {  } { { "bin_hex_display.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin_hex_display.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_hex_display " "Found entity 1: bin_hex_display" {  } { { "bin_hex_display.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin_hex_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxtx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rxtx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rxtx " "Found entity 1: rxtx" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-behave " "Found design unit 1: bin2hex-behave" {  } { { "bin2hex.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin2hex.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/bin2hex.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_x-behave " "Found design unit 1: counter_x-behave" {  } { { "counter_x.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/counter_x.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_x " "Found entity 1: counter_x" {  } { { "counter_x.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/counter_x.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_controller-behave " "Found design unit 1: data_controller-behave" {  } { { "data_controller.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/data_controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_controller " "Found entity 1: data_controller" {  } { { "data_controller.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/data_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_motor-b " "Found design unit 1: pwm_motor-b" {  } { { "pwm_motor.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/pwm_motor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_motor " "Found entity 1: pwm_motor" {  } { { "pwm_motor.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/pwm_motor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_motors.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_motors.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_motors-behave " "Found design unit 1: pwm_motors-behave" {  } { { "pwm_motors.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/pwm_motors.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_motors " "Found entity 1: pwm_motors" {  } { { "pwm_motors.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/pwm_motors.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo_degree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo_degree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_degree-b " "Found design unit 1: servo_degree-b" {  } { { "servo_degree.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/servo_degree.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo_degree " "Found entity 1: servo_degree" {  } { { "servo_degree.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/servo_degree.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triger_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file triger_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 triger_ctrl-behave " "Found design unit 1: triger_ctrl-behave" {  } { { "triger_ctrl.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/triger_ctrl.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 triger_ctrl " "Found entity 1: triger_ctrl" {  } { { "triger_ctrl.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/triger_ctrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dis_meter_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dis_meter_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dis_meter_sm-behave " "Found design unit 1: dis_meter_sm-behave" {  } { { "dis_meter_sm.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/dis_meter_sm.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 dis_meter_sm " "Found entity 1: dis_meter_sm" {  } { { "dis_meter_sm.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/dis_meter_sm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_58msec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div_58msec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_58msec-b " "Found design unit 1: clk_div_58msec-b" {  } { { "clk_div_58msec.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clk_div_58msec.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_58msec " "Found entity 1: clk_div_58msec" {  } { { "clk_div_58msec.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/clk_div_58msec.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swith_srf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swith_srf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_SRF-behave " "Found design unit 1: switch_SRF-behave" {  } { { "swith_SRF.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/swith_SRF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_SRF " "Found entity 1: switch_SRF" {  } { { "swith_SRF.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/swith_SRF.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piazo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piazo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 piazo-behave " "Found design unit 1: piazo-behave" {  } { { "piazo.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/piazo.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 piazo " "Found entity 1: piazo" {  } { { "piazo.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/piazo.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_pll-SYN " "Found design unit 1: my_pll-SYN" {  } { { "my_pll.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/my_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/my_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu6050_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mpu6050_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mpu6050_ctrl-SOLUCION " "Found design unit 1: mpu6050_ctrl-SOLUCION" {  } { { "mpu6050_ctrl.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/mpu6050_ctrl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""} { "Info" "ISGN_ENTITY_NAME" "1 mpu6050_ctrl " "Found entity 1: mpu6050_ctrl" {  } { { "mpu6050_ctrl.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/mpu6050_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider12mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider12mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider12MHz-Behavioral " "Found design unit 1: divider12MHz-Behavioral" {  } { { "divider12MHz.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/divider12MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014677 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider12MHz " "Found entity 1: divider12MHz" {  } { { "divider12MHz.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/divider12MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 padding-behave " "Found design unit 1: padding-behave" {  } { { "padding.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/padding.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014677 ""} { "Info" "ISGN_ENTITY_NAME" "1 padding " "Found entity 1: padding" {  } { { "padding.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/padding.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux_dis_tav.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mux_dis_tav.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_dis_tav-behave " "Found design unit 1: mux_dis_tav-behave" {  } { { "output_files/mux_dis_tav.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/output_files/mux_dis_tav.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014677 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_dis_tav " "Found entity 1: mux_dis_tav" {  } { { "output_files/mux_dis_tav.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/output_files/mux_dis_tav.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522014677 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rxtx " "Elaborating entity \"rxtx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701522014698 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "data_in " "Pin \"data_in\" not connected" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1701522014698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:inst6 " "Elaborating entity \"TX\" for hierarchy \"TX:inst6\"" {  } { { "rxtx.bdf" "inst6" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 240 712 904 352 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boud boud:inst " "Elaborating entity \"boud\" for hierarchy \"boud:inst\"" {  } { { "rxtx.bdf" "inst" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 80 272 408 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst9 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst9\"" {  } { { "rxtx.bdf" "inst9" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 240 224 344 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dis_tav mux_dis_tav:inst22 " "Elaborating entity \"mux_dis_tav\" for hierarchy \"mux_dis_tav:inst22\"" {  } { { "rxtx.bdf" "inst22" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 528 640 800 640 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014698 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hc-sr04.bdf 1 1 " "Using design file hc-sr04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HC-SR04 " "Found entity 1: HC-SR04" {  } { { "hc-sr04.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/hc-sr04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701522014709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC-SR04 HC-SR04:inst1 " "Elaborating entity \"HC-SR04\" for hierarchy \"HC-SR04:inst1\"" {  } { { "rxtx.bdf" "inst1" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 480 248 448 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trigger.vhd 2 1 " "Using design file trigger.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-behave " "Found design unit 1: trigger-behave" {  } { { "trigger.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/trigger.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014718 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/trigger.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701522014718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger HC-SR04:inst1\|trigger:inst2 " "Elaborating entity \"trigger\" for hierarchy \"HC-SR04:inst1\|trigger:inst2\"" {  } { { "hc-sr04.bdf" "inst2" { Schematic "C:/LIHI/ALTERA/new HC-SR04/hc-sr04.bdf" { { 72 312 432 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dis_meter_sm HC-SR04:inst1\|dis_meter_sm:inst1 " "Elaborating entity \"dis_meter_sm\" for hierarchy \"HC-SR04:inst1\|dis_meter_sm:inst1\"" {  } { { "hc-sr04.bdf" "inst1" { Schematic "C:/LIHI/ALTERA/new HC-SR04/hc-sr04.bdf" { { 160 440 592 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_58msec HC-SR04:inst1\|clk_div_58msec:inst " "Elaborating entity \"clk_div_58msec\" for hierarchy \"HC-SR04:inst1\|clk_div_58msec:inst\"" {  } { { "hc-sr04.bdf" "inst" { Schematic "C:/LIHI/ALTERA/new HC-SR04/hc-sr04.bdf" { { 160 200 320 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rX my_rX:inst2 " "Elaborating entity \"my_rX\" for hierarchy \"my_rX:inst2\"" {  } { { "rxtx.bdf" "inst2" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 64 488 680 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.bdf 1 1 " "Using design file keyboard.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/keyboard.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701522014718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst17 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst17\"" {  } { { "rxtx.bdf" "inst17" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 616 256 464 712 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014718 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sound_div.vhd 2 1 " "Using design file sound_div.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOUND_DIV-behave " "Found design unit 1: SOUND_DIV-behave" {  } { { "sound_div.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/sound_div.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014728 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOUND_DIV " "Found entity 1: SOUND_DIV" {  } { { "sound_div.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/sound_div.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701522014728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOUND_DIV keyboard:inst17\|SOUND_DIV:inst2 " "Elaborating entity \"SOUND_DIV\" for hierarchy \"keyboard:inst17\|SOUND_DIV:inst2\"" {  } { { "keyboard.bdf" "inst2" { Schematic "C:/LIHI/ALTERA/new HC-SR04/keyboard.bdf" { { 264 712 848 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p_encoder.vhd 2 1 " "Using design file p_encoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_ENCODER-behave " "Found design unit 1: P_ENCODER-behave" {  } { { "p_encoder.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/p_encoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014728 ""} { "Info" "ISGN_ENTITY_NAME" "1 P_ENCODER " "Found entity 1: P_ENCODER" {  } { { "p_encoder.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/p_encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701522014728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701522014728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_ENCODER keyboard:inst17\|P_ENCODER:inst " "Elaborating entity \"P_ENCODER\" for hierarchy \"keyboard:inst17\|P_ENCODER:inst\"" {  } { { "keyboard.bdf" "inst" { Schematic "C:/LIHI/ALTERA/new HC-SR04/keyboard.bdf" { { 264 464 624 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "padding keyboard:inst17\|padding:inst1 " "Elaborating entity \"padding\" for hierarchy \"keyboard:inst17\|padding:inst1\"" {  } { { "keyboard.bdf" "inst1" { Schematic "C:/LIHI/ALTERA/new HC-SR04/keyboard.bdf" { { 136 656 856 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:inst4 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:inst4\"" {  } { { "rxtx.bdf" "inst4" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 64 1032 1224 144 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half8 half8:inst3 " "Elaborating entity \"half8\" for hierarchy \"half8:inst3\"" {  } { { "rxtx.bdf" "inst3" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 88 808 984 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522014738 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/tx.vhd" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701522015260 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701522015260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[6\] GND " "Pin \"highC\[6\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701522015371 "|rxtx|highC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[5\] GND " "Pin \"highC\[5\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701522015371 "|rxtx|highC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[4\] GND " "Pin \"highC\[4\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701522015371 "|rxtx|highC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[3\] GND " "Pin \"highC\[3\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701522015371 "|rxtx|highC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[2\] GND " "Pin \"highC\[2\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701522015371 "|rxtx|highC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[1\] GND " "Pin \"highC\[1\]\" is stuck at GND" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701522015371 "|rxtx|highC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "highC\[0\] VCC " "Pin \"highC\[0\]\" is stuck at VCC" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 560 1448 1624 576 "highC\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701522015371 "|rxtx|highC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701522015371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701522015421 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TX:inst6\|tx_ser_out High " "Register TX:inst6\|tx_ser_out will power up to High" {  } { { "tx.vhd" "" { Text "C:/LIHI/ALTERA/new HC-SR04/tx.vhd" 7 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1701522015521 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1701522015521 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701522015933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701522016053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701522016053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701522016093 "|rxtx|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701522016093 "|rxtx|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701522016093 "|rxtx|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701522016093 "|rxtx|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701522016093 "|rxtx|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701522016093 "|rxtx|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701522016093 "|rxtx|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "rxtx.bdf" "" { Schematic "C:/LIHI/ALTERA/new HC-SR04/rxtx.bdf" { { 768 328 496 784 "data_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701522016093 "|rxtx|data_in[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701522016093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "395 " "Implemented 395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701522016093 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701522016093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "322 " "Implemented 322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701522016093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701522016093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701522016123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 15:00:16 2023 " "Processing ended: Sat Dec 02 15:00:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701522016123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701522016123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701522016123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701522016123 ""}
