module div(A,B,R);
  input [7:0] A;
  input [7:0] B;
  output [7:0] R;
  reg [7:0] R = 0;
  reg [7:0] a1,b1;
  reg [7:0] c1;
  integer i;
  always@ (A or B)
  begin
    a1 = A;
    b1 = B;
    c1= 0;
    for(i=0; i<8; i=i+1)
    begin
      c1 = {c1[6:0],a1[7]};
      a1[7:1] = a1[6:0];
      c1 = c1-b1;
      if(c1[7] == 1)
      begin
        a1[0] = 0;
        c1 = c1 + b1;
        end
      else
        a1[0] = 1;
     end
     R = a1;
 end
endmodule
