;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV <512, @500
	MOV <512, @500
	SUB @121, 106
	SUB @121, 106
	JMP -51, @-50
	SUB #121, <705
	SUB #121, <705
	ADD <-3, 0
	ADD 270, 60
	SUB @120, 176
	SUB <-3, 0
	ADD 270, 60
	ADD 270, 60
	SUB #131, <701
	MOV -1, <-20
	SUB @121, 106
	SUB <-3, 0
	SUB <-3, 0
	SUB #121, <705
	SUB -207, <-120
	SUB #121, <705
	ADD 270, 60
	MOV @124, <100
	SUB 3, 130
	JMP -51, @-50
	SUB 102, 800
	ADD 270, 60
	MOV -1, <-20
	ADD 270, 60
	SPL 100
	SPL 20, 2
	ADD <-3, 0
	SUB <-117, <600
	JMP @-800, @-20
	SUB <-3, 0
	SUB #121, <705
	SUB <-3, 0
	MOV -7, <-20
	SUB <-3, 0
	MOV -1, <-20
	SPL 0, <-2
	MOV -7, <-20
	SUB -207, <-120
	CMP -207, <-120
	SPL 0, <-2
	MOV -1, <-20
	DJN -1, @-20
	MOV <512, @500
