Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  7 13:48:01 2023
| Host         : William_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file atelier4_wrapper_timing_summary_routed.rpt -pb atelier4_wrapper_timing_summary_routed.pb -rpx atelier4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : atelier4_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2620)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2620)
---------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosX_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor0_PosY_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosX_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor1_PosY_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosX_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor2_PosY_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosX_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor3_PosY_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosX_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor4_PosY_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosX_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor5_PosY_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosX_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor6_PosY_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosX_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/ActorManager_1/U0/actor7_PosY_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: atelier4_i/InstructionRegister_0/U0/InstructionRegister_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: atelier4_i/InstructionRegister_0/U0/InstructionRegister_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: atelier4_i/InstructionRegister_0/U0/InstructionRegister_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: atelier4_i/InstructionRegister_0/U0/InstructionRegister_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.150        0.000                      0                51082        0.049        0.000                      0                50880        0.538        0.000                       0                 18944  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 10.000}       20.000          50.000          
sys_clk                          {0.000 5.000}        10.000          100.000         
  clk_out1_atelier4_clk_wiz_0_0  {0.000 6.734}        13.468          74.250          
    CLKFBIN                      {0.000 6.734}        13.468          74.250          
    PixelClkIO                   {0.000 6.734}        13.468          74.250          
    SerialClkIO                  {0.000 1.347}        2.694           371.250         
  clkfbout_atelier4_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             8.668        0.000                      0                 5340        0.051        0.000                      0                 5340        8.750        0.000                       0                  2266  
sys_clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_atelier4_clk_wiz_0_0        0.150        0.000                      0                45437        0.049        0.000                      0                45437        3.734        0.000                       0                 16652  
    CLKFBIN                                                                                                                                                                       12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                    11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_atelier4_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_atelier4_clk_wiz_0_0  clk_fpga_0                          11.902        0.000                      0                   78                                                                        
clk_fpga_0                     clk_out1_atelier4_clk_wiz_0_0       11.283        0.000                      0                  124                                                                        
clk_out1_atelier4_clk_wiz_0_0  PixelClkIO                           7.251        0.000                      0                   38        0.122        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_atelier4_clk_wiz_0_0  clk_out1_atelier4_clk_wiz_0_0        6.816        0.000                      0                   65        0.740        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.355ns  (logic 2.190ns (21.149%)  route 8.165ns (78.851%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.865    12.612    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.154    12.766 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.661    13.428    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.498    22.690    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y51         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.408    22.096    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.355ns  (logic 2.190ns (21.149%)  route 8.165ns (78.851%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.865    12.612    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.154    12.766 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.661    13.428    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.498    22.690    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y51         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y51         FDRE (Setup_fdre_C_CE)      -0.408    22.096    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 2.190ns (21.443%)  route 8.023ns (78.557%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.865    12.612    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.154    12.766 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.520    13.286    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.498    22.690    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.408    22.096    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 2.190ns (21.443%)  route 8.023ns (78.557%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.865    12.612    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.154    12.766 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.520    13.286    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.498    22.690    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.408    22.096    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 2.190ns (21.443%)  route 8.023ns (78.557%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.865    12.612    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.154    12.766 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.520    13.286    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.498    22.690    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.408    22.096    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 2.190ns (21.443%)  route 8.023ns (78.557%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.865    12.612    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.154    12.766 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.520    13.286    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.498    22.690    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.408    22.096    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 2.190ns (21.443%)  route 8.023ns (78.557%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.865    12.612    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.154    12.766 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.520    13.286    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.498    22.690    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.408    22.096    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 2.190ns (21.443%)  route 8.023ns (78.557%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.865    12.612    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.154    12.766 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.520    13.286    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.498    22.690    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X13Y50         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y50         FDRE (Setup_fdre_C_CE)      -0.408    22.096    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.306ns  (logic 2.186ns (21.210%)  route 8.120ns (78.790%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.222    11.969    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.150    12.119 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          1.260    13.379    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.502    22.694    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X14Y47         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.413    22.210    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.306ns  (logic 2.186ns (21.210%)  route 8.120ns (78.790%))
  Logic Levels:           6  (LUT2=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.765     3.073    atelier4_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARLEN[1])
                                                      1.416     4.489 f  atelier4_i/processing_system7_0/inst/PS7_i/MAXIGP0ARLEN[1]
                         net (fo=4, routed)           1.881     6.369    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/D[13]
    SLICE_X0Y43          LUT4 (Prop_lut4_I0_O)        0.124     6.493 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5/O
                         net (fo=1, routed)           0.452     6.945    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_5_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.069 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_arvalid_INST_0_i_3/O
                         net (fo=6, routed)           1.499     8.568    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst_n_45
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     8.692 f  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.667     9.359    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124     9.483 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.140    10.624    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X5Y43          LUT2 (Prop_lut2_I0_O)        0.124    10.748 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          1.222    11.969    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X9Y46          LUT4 (Prop_lut4_I1_O)        0.150    12.119 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1/O
                         net (fo=12, routed)          1.260    13.379    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0
    SLICE_X14Y47         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        1.502    22.694    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X14Y47         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y47         FDRE (Setup_fdre_C_CE)      -0.413    22.210    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[3]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                         -13.379    
  -------------------------------------------------------------------
                         slack                                  8.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.121%)  route 0.239ns (62.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.557     0.898    atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X18Y17         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[83]/Q
                         net (fo=2, routed)           0.239     1.277    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/s_axi_awuser[10]
    SLICE_X23Y17         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.820     1.190    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X23Y17         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[146]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.070     1.226    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[146]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1081]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1081]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.003%)  route 0.251ns (63.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.563     0.904    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/aclk
    SLICE_X17Y5          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1081]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i_reg[1081]/Q
                         net (fo=2, routed)           0.251     1.295    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[23]
    SLICE_X22Y3          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1081]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.828     1.198    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X22Y3          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1081]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y3          FDRE (Hold_fdre_C_D)         0.070     1.234    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1081]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.779%)  route 0.194ns (60.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.586     0.927    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y48          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[10]/Q
                         net (fo=1, routed)           0.194     1.248    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[33]
    SLICE_X5Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.852     1.222    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)        -0.007     1.186    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.169%)  route 0.296ns (69.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.562     0.903    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X18Y9          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1091]/Q
                         net (fo=1, routed)           0.296     1.327    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X24Y6          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.828     1.198    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X24Y6          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y6          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.257    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.084%)  route 0.273ns (65.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X15Y49         FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser_reg[sc_route][2]/Q
                         net (fo=1, routed)           0.273     1.318    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[149]
    SLICE_X9Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.833     1.203    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X9Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]/C
                         clock pessimism             -0.029     1.174    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.072     1.246    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[149]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.230ns (49.944%)  route 0.231ns (50.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.564     0.905    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X9Y55          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[54]/Q
                         net (fo=1, routed)           0.231     1.263    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_rdata[31]
    SLICE_X9Y48          LUT2 (Prop_lut2_I0_O)        0.102     1.365 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.365    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i0_in[31]
    SLICE_X9Y48          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.835     1.205    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X9Y48          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.107     1.283    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.175%)  route 0.226ns (63.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.557     0.898    atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X17Y17         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[80]/Q
                         net (fo=2, routed)           0.226     1.251    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/s_axi_awuser[7]
    SLICE_X23Y17         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.820     1.190    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X23Y17         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[143]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y17         FDRE (Hold_fdre_C_D)         0.013     1.169    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[143]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.964%)  route 0.238ns (65.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.586     0.927    atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y48          FDRE                                         r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  atelier4_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[1]/Q
                         net (fo=1, routed)           0.238     1.293    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_in[23]
    SLICE_X5Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.852     1.222    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X5Y53          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.017     1.210    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.431%)  route 0.252ns (57.569%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.554     0.895    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X23Y17         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[143]/Q
                         net (fo=1, routed)           0.252     1.288    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg_n_0_[143]
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.045     1.333 r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[143]_i_1/O
                         net (fo=1, routed)           0.000     1.333    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[143]_i_1_n_0
    SLICE_X19Y18         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.822     1.192    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X19Y18         FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[143]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X19Y18         FDRE (Hold_fdre_C_D)         0.092     1.250    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i_reg[143]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1107]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.562     0.903    atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X17Y8          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y8          FDRE (Prop_fdre_C_Q)         0.128     1.031 r  atelier4_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1107]/Q
                         net (fo=1, routed)           0.059     1.090    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIC0
    SLICE_X16Y8          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    atelier4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2267, routed)        0.830     1.200    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X16Y8          RAMD32                                       r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X16Y8          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.006    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { atelier4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  atelier4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X19Y74   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y70   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y70   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y70   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X26Y70   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X25Y75   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X25Y75   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X36Y73   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X29Y71   atelier4_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X24Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y2    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y2    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y1    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X38Y3    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.051ns  (logic 4.450ns (34.097%)  route 8.601ns (65.903%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 12.112 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.952     3.450    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/ADDRB1
    SLICE_X12Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.753 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/RAMB/O
                         net (fo=1, routed)           1.106     4.859    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2_n_1
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     4.983    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.228 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.228    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.332 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.700     6.031    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.347 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0/O
                         net (fo=32, routed)          0.970     7.317    atelier4_i/TileBufferBackground_0/U0/i_readTileID[1]
    SLICE_X23Y55         MUXF8 (Prop_muxf8_S_O)       0.273     7.590 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.994     8.584    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_8_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I1_O)        0.316     8.900 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.900    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_2_n_0
    SLICE_X18Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     9.117 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0/O
                         net (fo=1, routed)           0.440     9.557    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[1]
    SLICE_X17Y57         LUT5 (Prop_lut5_I2_O)        0.299     9.856 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[1]_INST_0/O
                         net (fo=96, routed)          1.130    10.986    atelier4_i/colorRegister_0/U0/i_readColorCode[1]
    SLICE_X22Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.110 r  atelier4_i/colorRegister_0/U0/o_readColorValue[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.110    atelier4_i/colorRegister_0/U0/o_readColorValue[5]_INST_0_i_4_n_0
    SLICE_X22Y65         MUXF7 (Prop_muxf7_I1_O)      0.245    11.355 r  atelier4_i/colorRegister_0/U0/o_readColorValue[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.355    atelier4_i/colorRegister_0/U0/o_readColorValue[5]_INST_0_i_1_n_0
    SLICE_X22Y65         MUXF8 (Prop_muxf8_I0_O)      0.104    11.459 r  atelier4_i/colorRegister_0/U0/o_readColorValue[5]_INST_0/O
                         net (fo=2, routed)           0.578    12.037    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[5]
    SLICE_X25Y65         LUT3 (Prop_lut3_I1_O)        0.316    12.353 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.353    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[5]
    SLICE_X25Y65         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.476    12.112    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X25Y65         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[5]/C
                         clock pessimism              0.487    12.599    
                         clock uncertainty           -0.128    12.472    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)        0.031    12.503    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.503    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.025ns  (logic 4.488ns (34.458%)  route 8.537ns (65.542%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 12.107 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.678     3.176    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1536_1599_0_2/ADDRA1
    SLICE_X10Y59         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.479 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1536_1599_0_2/RAMA/O
                         net (fo=1, routed)           1.154     4.633    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1536_1599_0_2_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.757 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.757    atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_23_n_0
    SLICE_X17Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     4.969 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.969    atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_10_n_0
    SLICE_X17Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     5.063 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.796     5.859    atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_3_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I3_O)        0.316     6.175 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0/O
                         net (fo=64, routed)          1.140     7.315    atelier4_i/TileBufferBackground_0/U0/i_readTileID[0]
    SLICE_X26Y55         MUXF7 (Prop_muxf7_S_O)       0.296     7.611 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     7.611    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_21_n_0
    SLICE_X26Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     7.715 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.926     8.641    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_8_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I1_O)        0.316     8.957 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.957    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_2_n_0
    SLICE_X18Y55         MUXF7 (Prop_muxf7_I1_O)      0.245     9.202 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0/O
                         net (fo=1, routed)           0.425     9.627    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[2]
    SLICE_X18Y56         LUT5 (Prop_lut5_I1_O)        0.298     9.925 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[2]_INST_0/O
                         net (fo=48, routed)          1.220    11.146    atelier4_i/colorRegister_0/U0/i_readColorCode[2]
    SLICE_X22Y67         MUXF7 (Prop_muxf7_S_O)       0.296    11.442 r  atelier4_i/colorRegister_0/U0/o_readColorValue[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.442    atelier4_i/colorRegister_0/U0/o_readColorValue[6]_INST_0_i_1_n_0
    SLICE_X22Y67         MUXF8 (Prop_muxf8_I0_O)      0.104    11.546 r  atelier4_i/colorRegister_0/U0/o_readColorValue[6]_INST_0/O
                         net (fo=2, routed)           0.465    12.010    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[6]
    SLICE_X22Y69         LUT3 (Prop_lut3_I1_O)        0.316    12.326 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    12.326    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[6]
    SLICE_X22Y69         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.471    12.107    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X22Y69         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.487    12.594    
                         clock uncertainty           -0.128    12.467    
    SLICE_X22Y69         FDRE (Setup_fdre_C_D)        0.031    12.498    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.090ns  (logic 4.407ns (33.667%)  route 8.683ns (66.333%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.129 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.952     3.450    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/ADDRB1
    SLICE_X12Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.753 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/RAMB/O
                         net (fo=1, routed)           1.106     4.859    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2_n_1
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     4.983    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.228 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.228    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.332 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.700     6.031    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.347 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0/O
                         net (fo=32, routed)          0.933     7.281    atelier4_i/TileBufferBackground_0/U0/i_readTileID[1]
    SLICE_X13Y54         MUXF8 (Prop_muxf8_S_O)       0.273     7.554 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.034     8.587    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_3_n_0
    SLICE_X17Y57         LUT6 (Prop_lut6_I0_O)        0.316     8.903 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.903    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_1_n_0
    SLICE_X17Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.115 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0/O
                         net (fo=1, routed)           0.415     9.531    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[0]
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.299     9.830 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[0]_INST_0/O
                         net (fo=96, routed)          1.247    11.077    atelier4_i/colorRegister_0/U0/i_readColorCode[0]
    SLICE_X9Y59          LUT6 (Prop_lut6_I4_O)        0.124    11.201 r  atelier4_i/colorRegister_0/U0/o_readColorValue[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.201    atelier4_i/colorRegister_0/U0/o_readColorValue[11]_INST_0_i_6_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I1_O)      0.217    11.418 r  atelier4_i/colorRegister_0/U0/o_readColorValue[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.418    atelier4_i/colorRegister_0/U0/o_readColorValue[11]_INST_0_i_2_n_0
    SLICE_X9Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.512 r  atelier4_i/colorRegister_0/U0/o_readColorValue[11]_INST_0/O
                         net (fo=2, routed)           0.564    12.076    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[11]
    SLICE_X9Y57          LUT3 (Prop_lut3_I1_O)        0.316    12.392 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[11]_i_1__0/O
                         net (fo=1, routed)           0.000    12.392    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[11]
    SLICE_X9Y57          FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.493    12.129    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X9Y57          FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.588    12.717    
                         clock uncertainty           -0.128    12.589    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.029    12.618    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.754ns  (logic 4.129ns (32.373%)  route 8.625ns (67.627%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 12.128 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.952     3.450    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/ADDRB1
    SLICE_X12Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.753 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/RAMB/O
                         net (fo=1, routed)           1.106     4.859    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2_n_1
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     4.983    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.228 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.228    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.332 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.700     6.031    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.347 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0/O
                         net (fo=32, routed)          0.933     7.281    atelier4_i/TileBufferBackground_0/U0/i_readTileID[1]
    SLICE_X13Y54         MUXF8 (Prop_muxf8_S_O)       0.273     7.554 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.034     8.587    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_3_n_0
    SLICE_X17Y57         LUT6 (Prop_lut6_I0_O)        0.316     8.903 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.903    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_1_n_0
    SLICE_X17Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.115 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0/O
                         net (fo=1, routed)           0.415     9.531    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[0]
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.299     9.830 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[0]_INST_0/O
                         net (fo=96, routed)          1.277    11.107    atelier4_i/colorRegister_0/U0/i_readColorCode[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.231 r  atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.231    atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0_i_4_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    11.476 r  atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.476    atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0_i_1_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    11.580 r  atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0/O
                         net (fo=2, routed)           0.476    12.056    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[16]
    SLICE_X11Y59         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.492    12.128    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X11Y59         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[16]/C
                         clock pessimism              0.588    12.716    
                         clock uncertainty           -0.128    12.588    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)       -0.285    12.303    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.763ns  (logic 4.086ns (32.014%)  route 8.677ns (67.986%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 12.117 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.952     3.450    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/ADDRB1
    SLICE_X12Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.753 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/RAMB/O
                         net (fo=1, routed)           1.106     4.859    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2_n_1
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     4.983    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.228 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.228    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.332 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.700     6.031    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.347 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0/O
                         net (fo=32, routed)          0.933     7.281    atelier4_i/TileBufferBackground_0/U0/i_readTileID[1]
    SLICE_X13Y54         MUXF8 (Prop_muxf8_S_O)       0.273     7.554 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.034     8.587    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_3_n_0
    SLICE_X17Y57         LUT6 (Prop_lut6_I0_O)        0.316     8.903 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.903    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_1_n_0
    SLICE_X17Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.115 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0/O
                         net (fo=1, routed)           0.415     9.531    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[0]
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.299     9.830 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[0]_INST_0/O
                         net (fo=96, routed)          1.258    11.088    atelier4_i/colorRegister_0/U0/i_readColorCode[0]
    SLICE_X17Y66         LUT6 (Prop_lut6_I4_O)        0.124    11.212 r  atelier4_i/colorRegister_0/U0/o_readColorValue[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    11.212    atelier4_i/colorRegister_0/U0/o_readColorValue[3]_INST_0_i_5_n_0
    SLICE_X17Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    11.424 r  atelier4_i/colorRegister_0/U0/o_readColorValue[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.424    atelier4_i/colorRegister_0/U0/o_readColorValue[3]_INST_0_i_2_n_0
    SLICE_X17Y66         MUXF8 (Prop_muxf8_I1_O)      0.094    11.518 r  atelier4_i/colorRegister_0/U0/o_readColorValue[3]_INST_0/O
                         net (fo=2, routed)           0.547    12.065    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[3]
    SLICE_X19Y65         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.481    12.117    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X19Y65         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[3]/C
                         clock pessimism              0.588    12.705    
                         clock uncertainty           -0.128    12.577    
    SLICE_X19Y65         FDRE (Setup_fdre_C_D)       -0.254    12.323    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                         -12.065    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.924ns  (logic 4.450ns (34.432%)  route 8.474ns (65.568%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 12.107 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.952     3.450    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/ADDRB1
    SLICE_X12Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.753 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/RAMB/O
                         net (fo=1, routed)           1.106     4.859    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2_n_1
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     4.983    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.228 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.228    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.332 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.700     6.031    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.347 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0/O
                         net (fo=32, routed)          0.970     7.317    atelier4_i/TileBufferBackground_0/U0/i_readTileID[1]
    SLICE_X23Y55         MUXF8 (Prop_muxf8_S_O)       0.273     7.590 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.994     8.584    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_8_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I1_O)        0.316     8.900 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.900    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_2_n_0
    SLICE_X18Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     9.117 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0/O
                         net (fo=1, routed)           0.440     9.557    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[1]
    SLICE_X17Y57         LUT5 (Prop_lut5_I2_O)        0.299     9.856 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[1]_INST_0/O
                         net (fo=96, routed)          1.123    10.978    atelier4_i/colorRegister_0/U0/i_readColorCode[1]
    SLICE_X21Y68         LUT6 (Prop_lut6_I2_O)        0.124    11.102 r  atelier4_i/colorRegister_0/U0/o_readColorValue[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.102    atelier4_i/colorRegister_0/U0/o_readColorValue[4]_INST_0_i_4_n_0
    SLICE_X21Y68         MUXF7 (Prop_muxf7_I1_O)      0.245    11.347 r  atelier4_i/colorRegister_0/U0/o_readColorValue[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.347    atelier4_i/colorRegister_0/U0/o_readColorValue[4]_INST_0_i_1_n_0
    SLICE_X21Y68         MUXF8 (Prop_muxf8_I0_O)      0.104    11.451 r  atelier4_i/colorRegister_0/U0/o_readColorValue[4]_INST_0/O
                         net (fo=2, routed)           0.458    11.910    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[4]
    SLICE_X22Y69         LUT3 (Prop_lut3_I1_O)        0.316    12.226 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.226    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[4]
    SLICE_X22Y69         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.471    12.107    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X22Y69         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.487    12.594    
                         clock uncertainty           -0.128    12.467    
    SLICE_X22Y69         FDRE (Setup_fdre_C_D)        0.029    12.496    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.496    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.047ns  (logic 4.445ns (34.069%)  route 8.602ns (65.931%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.129 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.952     3.450    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/ADDRB1
    SLICE_X12Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.753 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/RAMB/O
                         net (fo=1, routed)           1.106     4.859    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2_n_1
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     4.983    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.228 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.228    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.332 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.700     6.031    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.347 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0/O
                         net (fo=32, routed)          0.933     7.281    atelier4_i/TileBufferBackground_0/U0/i_readTileID[1]
    SLICE_X13Y54         MUXF8 (Prop_muxf8_S_O)       0.273     7.554 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.034     8.587    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_3_n_0
    SLICE_X17Y57         LUT6 (Prop_lut6_I0_O)        0.316     8.903 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.903    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0_i_1_n_0
    SLICE_X17Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     9.115 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[0]_INST_0/O
                         net (fo=1, routed)           0.415     9.531    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[0]
    SLICE_X18Y57         LUT5 (Prop_lut5_I4_O)        0.299     9.830 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[0]_INST_0/O
                         net (fo=96, routed)          1.277    11.107    atelier4_i/colorRegister_0/U0/i_readColorCode[0]
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124    11.231 r  atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.231    atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0_i_4_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    11.476 r  atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.476    atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0_i_1_n_0
    SLICE_X9Y58          MUXF8 (Prop_muxf8_I0_O)      0.104    11.580 r  atelier4_i/colorRegister_0/U0/o_readColorValue[16]_INST_0/O
                         net (fo=2, routed)           0.453    12.033    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[16]
    SLICE_X9Y57          LUT3 (Prop_lut3_I1_O)        0.316    12.349 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[16]_i_1__0/O
                         net (fo=1, routed)           0.000    12.349    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[16]
    SLICE_X9Y57          FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.493    12.129    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X9Y57          FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[16]/C
                         clock pessimism              0.588    12.717    
                         clock uncertainty           -0.128    12.589    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.031    12.620    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.037ns  (logic 4.458ns (34.195%)  route 8.579ns (65.805%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=4 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 12.129 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.678     3.176    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1536_1599_0_2/ADDRA1
    SLICE_X10Y59         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.479 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1536_1599_0_2/RAMA/O
                         net (fo=1, routed)           1.154     4.633    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1536_1599_0_2_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.757 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     4.757    atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_23_n_0
    SLICE_X17Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     4.969 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     4.969    atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_10_n_0
    SLICE_X17Y56         MUXF8 (Prop_muxf8_I1_O)      0.094     5.063 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.796     5.859    atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0_i_3_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I3_O)        0.316     6.175 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[0]_INST_0/O
                         net (fo=64, routed)          1.140     7.315    atelier4_i/TileBufferBackground_0/U0/i_readTileID[0]
    SLICE_X26Y55         MUXF7 (Prop_muxf7_S_O)       0.296     7.611 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     7.611    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_21_n_0
    SLICE_X26Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     7.715 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.926     8.641    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_8_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I1_O)        0.316     8.957 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.957    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0_i_2_n_0
    SLICE_X18Y55         MUXF7 (Prop_muxf7_I1_O)      0.245     9.202 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[2]_INST_0/O
                         net (fo=1, routed)           0.425     9.627    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[2]
    SLICE_X18Y56         LUT5 (Prop_lut5_I1_O)        0.298     9.925 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[2]_INST_0/O
                         net (fo=48, routed)          1.141    11.067    atelier4_i/colorRegister_0/U0/i_readColorCode[2]
    SLICE_X7Y59          MUXF7 (Prop_muxf7_S_O)       0.276    11.343 r  atelier4_i/colorRegister_0/U0/o_readColorValue[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.343    atelier4_i/colorRegister_0/U0/o_readColorValue[19]_INST_0_i_2_n_0
    SLICE_X7Y59          MUXF8 (Prop_muxf8_I1_O)      0.094    11.437 r  atelier4_i/colorRegister_0/U0/o_readColorValue[19]_INST_0/O
                         net (fo=2, routed)           0.586    12.023    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[19]
    SLICE_X9Y57          LUT3 (Prop_lut3_I1_O)        0.316    12.339 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[19]_i_1__0/O
                         net (fo=1, routed)           0.000    12.339    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[19]
    SLICE_X9Y57          FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.493    12.129    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X9Y57          FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[19]/C
                         clock pessimism              0.588    12.717    
                         clock uncertainty           -0.128    12.589    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.031    12.620    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.918ns  (logic 4.450ns (34.449%)  route 8.468ns (65.551%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 12.112 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.952     3.450    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/ADDRB1
    SLICE_X12Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.753 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/RAMB/O
                         net (fo=1, routed)           1.106     4.859    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2_n_1
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     4.983    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.228 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.228    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.332 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.700     6.031    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.347 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0/O
                         net (fo=32, routed)          0.970     7.317    atelier4_i/TileBufferBackground_0/U0/i_readTileID[1]
    SLICE_X23Y55         MUXF8 (Prop_muxf8_S_O)       0.273     7.590 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.994     8.584    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_8_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I1_O)        0.316     8.900 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.900    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_2_n_0
    SLICE_X18Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     9.117 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0/O
                         net (fo=1, routed)           0.440     9.557    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[1]
    SLICE_X17Y57         LUT5 (Prop_lut5_I2_O)        0.299     9.856 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[1]_INST_0/O
                         net (fo=96, routed)          1.123    10.979    atelier4_i/colorRegister_0/U0/i_readColorCode[1]
    SLICE_X23Y65         LUT6 (Prop_lut6_I2_O)        0.124    11.103 r  atelier4_i/colorRegister_0/U0/o_readColorValue[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.103    atelier4_i/colorRegister_0/U0/o_readColorValue[7]_INST_0_i_4_n_0
    SLICE_X23Y65         MUXF7 (Prop_muxf7_I1_O)      0.245    11.348 r  atelier4_i/colorRegister_0/U0/o_readColorValue[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.348    atelier4_i/colorRegister_0/U0/o_readColorValue[7]_INST_0_i_1_n_0
    SLICE_X23Y65         MUXF8 (Prop_muxf8_I0_O)      0.104    11.452 r  atelier4_i/colorRegister_0/U0/o_readColorValue[7]_INST_0/O
                         net (fo=2, routed)           0.452    11.903    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[7]
    SLICE_X25Y65         LUT3 (Prop_lut3_I1_O)        0.316    12.219 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000    12.219    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_mux_out[7]
    SLICE_X25Y65         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.476    12.112    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X25Y65         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[7]/C
                         clock pessimism              0.487    12.599    
                         clock uncertainty           -0.128    12.472    
    SLICE_X25Y65         FDRE (Setup_fdre_C_D)        0.032    12.504    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.504    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 4.134ns (32.552%)  route 8.566ns (67.448%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMD64E=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 12.117 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.660    -0.698    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X14Y60         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.242 r  atelier4_i/pixelDataToVideoStre_0/U0/lineCnt_reg[1]/Q
                         net (fo=37, routed)          0.732     0.490    atelier4_i/OffsetManager_0/U0/i_readGlobalPosY[1]
    SLICE_X13Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.614 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.614    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_i_3_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.164 r  atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.164    atelier4_i/OffsetManager_0/U0/o_y[0]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.498 r  atelier4_i/OffsetManager_0/U0/o_y[4]_INST_0/O[1]
                         net (fo=384, routed)         1.952     3.450    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/ADDRB1
    SLICE_X12Y55         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.303     3.753 r  atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2/RAMB/O
                         net (fo=1, routed)           1.106     4.859    atelier4_i/BackgroundManager_0/U0/s_tileMapping_reg_1280_1343_0_2_n_1
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.983 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     4.983    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_22_n_0
    SLICE_X15Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     5.228 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     5.228    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_9_n_0
    SLICE_X15Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     5.332 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.700     6.031    atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0_i_3_n_0
    SLICE_X21Y60         LUT6 (Prop_lut6_I3_O)        0.316     6.347 r  atelier4_i/BackgroundManager_0/U0/o_readTileID[1]_INST_0/O
                         net (fo=32, routed)          0.970     7.317    atelier4_i/TileBufferBackground_0/U0/i_readTileID[1]
    SLICE_X23Y55         MUXF8 (Prop_muxf8_S_O)       0.273     7.590 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.994     8.584    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_8_n_0
    SLICE_X18Y55         LUT6 (Prop_lut6_I1_O)        0.316     8.900 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.900    atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0_i_2_n_0
    SLICE_X18Y55         MUXF7 (Prop_muxf7_I1_O)      0.217     9.117 r  atelier4_i/TileBufferBackground_0/U0/o_readColorCode[1]_INST_0/O
                         net (fo=1, routed)           0.440     9.557    atelier4_i/ZIndexController_0/U0/i_backgroundColorValue[1]
    SLICE_X17Y57         LUT5 (Prop_lut5_I2_O)        0.299     9.856 r  atelier4_i/ZIndexController_0/U0/o_readColorValue[1]_INST_0/O
                         net (fo=96, routed)          1.175    11.031    atelier4_i/colorRegister_0/U0/i_readColorCode[1]
    SLICE_X18Y66         LUT6 (Prop_lut6_I2_O)        0.124    11.155 r  atelier4_i/colorRegister_0/U0/o_readColorValue[17]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.155    atelier4_i/colorRegister_0/U0/o_readColorValue[17]_INST_0_i_4_n_0
    SLICE_X18Y66         MUXF7 (Prop_muxf7_I1_O)      0.245    11.400 r  atelier4_i/colorRegister_0/U0/o_readColorValue[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.400    atelier4_i/colorRegister_0/U0/o_readColorValue[17]_INST_0_i_1_n_0
    SLICE_X18Y66         MUXF8 (Prop_muxf8_I0_O)      0.104    11.504 r  atelier4_i/colorRegister_0/U0/o_readColorValue[17]_INST_0/O
                         net (fo=2, routed)           0.498    12.001    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_tdata[17]
    SLICE_X19Y65         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.481    12.117    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X19Y65         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[17]/C
                         clock pessimism              0.588    12.705    
                         clock uncertainty           -0.128    12.577    
    SLICE_X19Y65         FDRE (Setup_fdre_C_D)       -0.285    12.292    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_skid_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  0.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.598%)  route 0.184ns (55.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.563    -0.497    atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X16Y11         FDRE                                         r  atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDRE (Prop_fdre_C_Q)         0.148    -0.349 r  atelier4_i/smartconnect_1/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[82]/Q
                         net (fo=1, routed)           0.184    -0.166    atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[21]
    SLICE_X23Y11         FDRE                                         r  atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.828    -0.735    atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y11         FDRE                                         r  atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X23Y11         FDRE (Hold_fdre_C_D)         0.022    -0.215    atelier4_i/smartconnect_1/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.077%)  route 0.184ns (44.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.561    -0.499    atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/s_axi_lite_aclk
    SLICE_X22Y41         FDRE                                         r  atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.371 r  atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1]/Q
                         net (fo=1, routed)           0.184    -0.187    atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0[1]
    SLICE_X21Y43         LUT6 (Prop_lut6_I1_O)        0.098    -0.089 r  atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_15/O
                         net (fo=1, routed)           0.000    -0.089    atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[17]
    SLICE_X21Y43         FDRE                                         r  atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.832    -0.731    atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X21Y43         FDRE                                         r  atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.091    -0.142    atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.487%)  route 0.245ns (63.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.558    -0.502    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X18Y57         FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[107]/Q
                         net (fo=3, routed)           0.245    -0.116    atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_araddr[2]
    SLICE_X22Y57         FDRE                                         r  atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.824    -0.739    atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X22Y57         FDRE                                         r  atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[4]/C
                         clock pessimism              0.498    -0.241    
    SLICE_X22Y57         FDRE (Hold_fdre_C_D)         0.072    -0.169    atelier4_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.558    -0.502    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X17Y31         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[48]/Q
                         net (fo=1, routed)           0.110    -0.251    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31]_0[33]
    SLICE_X16Y30         SRL16E                                       r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.823    -0.740    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X16Y30         SRL16E                                       r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism              0.250    -0.489    
    SLICE_X16Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.306    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.899%)  route 0.263ns (65.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.556    -0.504    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_aclk
    SLICE_X23Y54         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[16]/Q
                         net (fo=3, routed)           0.263    -0.100    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data[16]
    SLICE_X21Y46         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.832    -0.731    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_aclk
    SLICE_X21Y46         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[40]/C
                         clock pessimism              0.503    -0.228    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.072    -0.156    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[40]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIPBDIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.667%)  route 0.291ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.559    -0.501    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X9Y20          FDRE                                         r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.291    -0.070    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[70]
    RAMB36_X0Y3          RAMB36E1                                     r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIPBDIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.871    -0.691    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y3          RAMB36E1                                     r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.269    -0.422    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[2])
                                                      0.296    -0.126    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.183%)  route 0.228ns (61.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.560    -0.500    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X23Y38         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]/Q
                         net (fo=2, routed)           0.228    -0.131    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1[12]
    SLICE_X18Y38         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.831    -0.732    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X18Y38         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.046    -0.188    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.618%)  route 0.266ns (65.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.556    -0.504    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_aclk
    SLICE_X22Y53         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[77]/Q
                         net (fo=1, routed)           0.266    -0.097    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[95]_0[77]
    SLICE_X18Y48         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.834    -0.729    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/s_axis_s2mm_aclk
    SLICE_X18Y48         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[77]/C
                         clock pessimism              0.503    -0.226    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.072    -0.154    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[77]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.494%)  route 0.293ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.556    -0.504    atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X33Y20         FDRE                                         r  atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  atelier4_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.293    -0.070    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X2Y3          RAMB36E1                                     r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.869    -0.693    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y3          RAMB36E1                                     r  atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.269    -0.424    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296    -0.128    atelier4_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.830%)  route 0.238ns (56.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.587    -0.473    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X36Y50         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[5]/Q
                         net (fo=2, routed)           0.238    -0.094    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[5]
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.049 r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in[5]
    SLICE_X37Y45         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.861    -0.702    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X37Y45         FDRE                                         r  atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]/C
                         clock pessimism              0.503    -0.199    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.092    -0.107    atelier4_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_atelier4_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y36     atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y37     atelier4_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_0837_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y19     atelier4_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X1Y15     atelier4_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y14     atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y14     atelier4_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y16     atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y16     atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_hfltCoeff/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y17     atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y17     atelier4_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_phasesH/gen_write[1].mem_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y9      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y9      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y9      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y9      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y9      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y9      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y9      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y9      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y4      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y4      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y4      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y4      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y4      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y4      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y4      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.734       5.484      SLICE_X32Y4      atelier4_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y74    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y73    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y92    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y91    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y98    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y97    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y96    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y95    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2   atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y74    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y73    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y92    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y91    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y98    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y97    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y96    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y95    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X0Y0  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_atelier4_clk_wiz_0_0
  To Clock:  clkfbout_atelier4_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_atelier4_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   atelier4_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.902ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.902ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.298ns  (logic 0.419ns (32.289%)  route 0.879ns (67.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.879     1.298    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X41Y0          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X41Y0          FDRE (Setup_fdre_C_D)       -0.268    13.200    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                 11.902    

Slack (MET) :             11.992ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.208ns  (logic 0.419ns (34.683%)  route 0.789ns (65.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X17Y7          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.789     1.208    atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X17Y4          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X17Y4          FDRE (Setup_fdre_C_D)       -0.268    13.200    atelier4_i/smartconnect_1/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                 11.992    

Slack (MET) :             12.012ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.186ns  (logic 0.419ns (35.318%)  route 0.767ns (64.682%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.767     1.186    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X39Y3          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.270    13.198    atelier4_i/smartconnect_1/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 12.012    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.155ns  (logic 0.419ns (36.279%)  route 0.736ns (63.721%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.736     1.155    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X33Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X33Y2          FDRE (Setup_fdre_C_D)       -0.270    13.198    atelier4_i/smartconnect_1/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             12.067ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.136ns  (logic 0.419ns (36.873%)  route 0.717ns (63.127%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y4                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X26Y4          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.717     1.136    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X26Y3          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X26Y3          FDRE (Setup_fdre_C_D)       -0.265    13.203    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                 12.067    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.110ns  (logic 0.419ns (37.763%)  route 0.691ns (62.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y2                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X23Y2          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.691     1.110    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X25Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X25Y2          FDRE (Setup_fdre_C_D)       -0.266    13.202    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.121ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.342%)  route 0.799ns (63.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/C
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.799     1.255    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[4]
    SLICE_X25Y2          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X25Y2          FDRE (Setup_fdre_C_D)       -0.092    13.376    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                 12.121    

Slack (MET) :             12.126ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.075ns  (logic 0.478ns (44.452%)  route 0.597ns (55.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y0                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X24Y0          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.597     1.075    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X25Y0          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X25Y0          FDRE (Setup_fdre_C_D)       -0.267    13.201    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 12.126    

Slack (MET) :             12.158ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.469%)  route 0.761ns (62.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.761     1.217    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X25Y6          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X25Y6          FDRE (Setup_fdre_C_D)       -0.093    13.375    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                 12.158    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.209ns  (logic 0.456ns (37.711%)  route 0.753ns (62.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4                                       0.000     0.000 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.753     1.209    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X27Y3          FDRE                                         r  atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X27Y3          FDRE (Setup_fdre_C_D)       -0.092    13.376    atelier4_i/smartconnect_1/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                 12.167    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.283ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        2.157ns  (logic 0.456ns (21.143%)  route 1.701ns (78.857%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/Q
                         net (fo=1, routed)           1.701     2.157    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[115]
    SLICE_X0Y81          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)       -0.028    13.440    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.391ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        2.010ns  (logic 0.456ns (22.684%)  route 1.554ns (77.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/C
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[115]/Q
                         net (fo=1, routed)           1.554     2.010    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[115]
    SLICE_X3Y78          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X3Y78          FDRE (Setup_fdre_C_D)       -0.067    13.401    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[115]
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -2.010    
  -------------------------------------------------------------------
                         slack                                 11.391    

Slack (MET) :             11.467ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.920ns  (logic 0.456ns (23.750%)  route 1.464ns (76.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57                                      0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/Q
                         net (fo=1, routed)           1.464     1.920    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[117]
    SLICE_X3Y82          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)       -0.081    13.387    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]
  -------------------------------------------------------------------
                         required time                         13.387    
                         arrival time                          -1.920    
  -------------------------------------------------------------------
                         slack                                 11.467    

Slack (MET) :             11.518ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.708ns  (logic 0.419ns (24.533%)  route 1.289ns (75.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/C
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[103]/Q
                         net (fo=1, routed)           1.289     1.708    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[103]
    SLICE_X7Y78          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.242    13.226    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[103]
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 11.518    

Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.841ns  (logic 0.456ns (24.771%)  route 1.385ns (75.229%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           1.385     1.841    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X7Y69          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X7Y69          FDRE (Setup_fdre_C_D)       -0.095    13.373    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                 11.532    

Slack (MET) :             11.568ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.667ns  (logic 0.419ns (25.137%)  route 1.248ns (74.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[148]/C
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[148]/Q
                         net (fo=1, routed)           1.248     1.667    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[148]
    SLICE_X3Y74          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)       -0.233    13.235    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[148]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -1.667    
  -------------------------------------------------------------------
                         slack                                 11.568    

Slack (MET) :             11.602ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.799ns  (logic 0.456ns (25.350%)  route 1.343ns (74.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[112]/C
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[112]/Q
                         net (fo=1, routed)           1.343     1.799    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[112]
    SLICE_X3Y82          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)       -0.067    13.401    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[112]
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 11.602    

Slack (MET) :             11.611ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.776ns  (logic 0.456ns (25.672%)  route 1.320ns (74.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/C
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[119]/Q
                         net (fo=1, routed)           1.320     1.776    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[119]
    SLICE_X9Y73          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)       -0.081    13.387    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[119]
  -------------------------------------------------------------------
                         required time                         13.387    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                 11.611    

Slack (MET) :             11.617ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.793ns  (logic 0.456ns (25.431%)  route 1.337ns (74.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[117]/Q
                         net (fo=1, routed)           1.337     1.793    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[117]
    SLICE_X7Y78          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)       -0.058    13.410    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[117]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 11.617    

Slack (MET) :             11.621ns  (required time - arrival time)
  Source:                 atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_atelier4_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.786ns  (logic 0.456ns (25.529%)  route 1.330ns (74.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53                                       0.000     0.000 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/C
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[120]/Q
                         net (fo=1, routed)           1.330     1.786    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[120]
    SLICE_X9Y73          FDRE                                         r  atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)       -0.061    13.407    atelier4_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[120]
  -------------------------------------------------------------------
                         required time                         13.407    
                         arrival time                          -1.786    
  -------------------------------------------------------------------
                         slack                                 11.621    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.251ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 0.518ns (6.210%)  route 7.824ns (93.790%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.741    -0.617    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.099 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           7.824     7.724    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.975    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  7.251    

Slack (MET) :             7.551ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.663ns  (logic 0.419ns (5.467%)  route 7.244ns (94.533%))
  Logic Levels:           0  
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.720    -0.638    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.244     7.025    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.551    

Slack (MET) :             7.689ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 0.419ns (5.568%)  route 7.106ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.720    -0.638    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.106     6.887    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.689    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 0.419ns (5.680%)  route 6.958ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.720    -0.638    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.958     6.739    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                  7.836    

Slack (MET) :             7.854ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 0.419ns (5.693%)  route 6.941ns (94.307%))
  Logic Levels:           0  
  Clock Path Skew:        3.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.720    -0.638    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.941     6.721    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  7.854    

Slack (MET) :             7.909ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 0.419ns (5.737%)  route 6.885ns (94.263%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.720    -0.638    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.885     6.665    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  7.909    

Slack (MET) :             7.998ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.419ns (5.808%)  route 6.795ns (94.192%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.720    -0.638    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.795     6.576    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -6.576    
  -------------------------------------------------------------------
                         slack                                  7.998    

Slack (MET) :             8.517ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 0.419ns (6.269%)  route 6.265ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.720    -0.638    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.265     6.045    atelier4_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    atelier4_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  8.517    

Slack (MET) :             8.664ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.419ns (6.411%)  route 6.117ns (93.589%))
  Logic Levels:           0  
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.720    -0.638    atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y74         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  atelier4_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.117     5.898    atelier4_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    atelier4_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    atelier4_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                  8.664    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.518ns (8.890%)  route 5.309ns (91.110%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.741    -0.617    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.099 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.309     5.209    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.512    12.149    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.975    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  9.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.367ns (8.645%)  route 3.878ns (91.355%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.564    -1.268    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y98         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDSE (Prop_fdse_C_Q)         0.367    -0.901 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           3.878     2.977    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     3.055    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.582    
                         clock uncertainty            0.336     2.918    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     2.855    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.367ns (8.543%)  route 3.929ns (91.457%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    -1.269ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.563    -1.269    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y96         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDSE (Prop_fdse_C_Q)         0.367    -0.902 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.929     3.027    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     3.055    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.582    
                         clock uncertainty            0.336     2.918    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.855    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.128ns (5.842%)  route 2.063ns (94.158%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDSE (Prop_fdse_C_Q)         0.128    -0.343 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.063     1.720    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     1.541    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.367ns (8.492%)  route 3.955ns (91.508%))
  Logic Levels:           0  
  Clock Path Skew:        3.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.564    -1.268    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y97         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.367    -0.901 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           3.955     3.054    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     3.053    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.580    
                         clock uncertainty            0.336     2.916    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063     2.853    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.164ns (7.229%)  route 2.105ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y94         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.308 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.105     1.796    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.593    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.272ns  (logic 0.141ns (6.205%)  route 2.131ns (93.795%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.131     1.801    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.594    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 0.141ns (6.204%)  route 2.132ns (93.796%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.132     1.801    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.594    atelier4_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.164ns (7.207%)  route 2.111ns (92.793%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.588    -0.472    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y94         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDSE (Prop_fdse_C_Q)         0.164    -0.308 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.111     1.803    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.336     1.574    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.593    atelier4_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.385ns (9.176%)  route 3.811ns (90.824%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.056ns
    Source Clock Delay      (SCD):    -1.268ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.564    -1.268    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.385    -0.883 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.811     2.928    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.705    -0.653    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.766     3.056    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.583    
                         clock uncertainty            0.336     2.919    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     2.718    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.128ns (5.740%)  route 2.102ns (94.260%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.589    -0.471    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y98         FDSE                                         r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDSE (Prop_fdse_C_Q)         0.128    -0.343 r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.102     1.759    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.819    -0.744    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     1.542    atelier4_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_atelier4_clk_wiz_0_0
  To Clock:  clk_out1_atelier4_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.642ns (10.831%)  route 5.285ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.958     5.305    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y67          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.530    12.166    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y67          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[16]/C
                         clock pessimism              0.487    12.653    
                         clock uncertainty           -0.128    12.526    
    SLICE_X5Y67          FDCE (Recov_fdce_C_CLR)     -0.405    12.121    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.642ns (10.831%)  route 5.285ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.958     5.305    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y67          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.530    12.166    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y67          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[17]/C
                         clock pessimism              0.487    12.653    
                         clock uncertainty           -0.128    12.526    
    SLICE_X5Y67          FDCE (Recov_fdce_C_CLR)     -0.405    12.121    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.642ns (10.831%)  route 5.285ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.958     5.305    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y67          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.530    12.166    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y67          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[18]/C
                         clock pessimism              0.487    12.653    
                         clock uncertainty           -0.128    12.526    
    SLICE_X5Y67          FDCE (Recov_fdce_C_CLR)     -0.405    12.121    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.642ns (10.831%)  route 5.285ns (89.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.958     5.305    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y67          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.530    12.166    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y67          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[19]/C
                         clock pessimism              0.487    12.653    
                         clock uncertainty           -0.128    12.526    
    SLICE_X5Y67          FDCE (Recov_fdce_C_CLR)     -0.405    12.121    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.642ns (11.290%)  route 5.044ns (88.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.717     5.064    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y69          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.527    12.163    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y69          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[24]/C
                         clock pessimism              0.487    12.650    
                         clock uncertainty           -0.128    12.523    
    SLICE_X5Y69          FDCE (Recov_fdce_C_CLR)     -0.405    12.118    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.642ns (11.290%)  route 5.044ns (88.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.717     5.064    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y69          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.527    12.163    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y69          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[25]/C
                         clock pessimism              0.487    12.650    
                         clock uncertainty           -0.128    12.523    
    SLICE_X5Y69          FDCE (Recov_fdce_C_CLR)     -0.405    12.118    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.642ns (11.290%)  route 5.044ns (88.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.717     5.064    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y69          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.527    12.163    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y69          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[26]/C
                         clock pessimism              0.487    12.650    
                         clock uncertainty           -0.128    12.523    
    SLICE_X5Y69          FDCE (Recov_fdce_C_CLR)     -0.405    12.118    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 0.642ns (11.290%)  route 5.044ns (88.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 12.163 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.717     5.064    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y69          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.527    12.163    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y69          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[27]/C
                         clock pessimism              0.487    12.650    
                         clock uncertainty           -0.128    12.523    
    SLICE_X5Y69          FDCE (Recov_fdce_C_CLR)     -0.405    12.118    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  7.054    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.642ns (11.462%)  route 4.959ns (88.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 12.167 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.632     4.979    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y66          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.531    12.167    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y66          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[12]/C
                         clock pessimism              0.487    12.654    
                         clock uncertainty           -0.128    12.527    
    SLICE_X5Y66          FDCE (Recov_fdce_C_CLR)     -0.405    12.122    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  7.143    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_atelier4_clk_wiz_0_0 rise@13.468ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.642ns (11.462%)  route 4.959ns (88.538%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 12.167 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.736    -0.622    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.518    -0.104 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          2.327     2.223    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.124     2.347 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          2.632     4.979    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X5Y66          FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.468    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       1.531    12.167    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X5Y66          FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[13]/C
                         clock pessimism              0.487    12.654    
                         clock uncertainty           -0.128    12.527    
    SLICE_X5Y66          FDCE (Recov_fdce_C_CLR)     -0.405    12.122    atelier4_i/pixelDataToVideoStre_0/U0/frameCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.122    
                         arrival time                          -4.979    
  -------------------------------------------------------------------
                         slack                                  7.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.148ns (16.868%)  route 0.729ns (83.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.581    -0.479    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y68         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDPE (Prop_fdpe_C_Q)         0.148    -0.331 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.729     0.398    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y43         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.863    -0.700    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y43         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.503    -0.197    
    SLICE_X43Y43         FDCE (Remov_fdce_C_CLR)     -0.145    -0.342    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.148ns (16.868%)  route 0.729ns (83.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.581    -0.479    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y68         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDPE (Prop_fdpe_C_Q)         0.148    -0.331 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.729     0.398    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y43         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.863    -0.700    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y43         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.503    -0.197    
    SLICE_X43Y43         FDCE (Remov_fdce_C_CLR)     -0.145    -0.342    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.148ns (16.868%)  route 0.729ns (83.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.581    -0.479    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y68         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDPE (Prop_fdpe_C_Q)         0.148    -0.331 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.729     0.398    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y43         FDCE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.863    -0.700    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y43         FDCE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.503    -0.197    
    SLICE_X43Y43         FDCE (Remov_fdce_C_CLR)     -0.145    -0.342    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.148ns (16.868%)  route 0.729ns (83.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.581    -0.479    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X42Y68         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDPE (Prop_fdpe_C_Q)         0.148    -0.331 f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.729     0.398    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y43         FDPE                                         f  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.863    -0.700    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X43Y43         FDPE                                         r  atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.503    -0.197    
    SLICE_X43Y43         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.345    atelier4_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.209ns (12.134%)  route 1.513ns (87.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.585    -0.475    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.034     0.723    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.479     1.247    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X21Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.826    -0.737    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X21Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.498    -0.239    
    SLICE_X21Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.331    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.578ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.209ns (12.134%)  route 1.513ns (87.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.585    -0.475    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.034     0.723    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.479     1.247    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X21Y57         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.826    -0.737    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X21Y57         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.498    -0.239    
    SLICE_X21Y57         FDCE (Remov_fdce_C_CLR)     -0.092    -0.331    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.209ns (13.515%)  route 1.337ns (86.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.585    -0.475    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.034     0.723    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.303     1.071    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X23Y59         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.824    -0.739    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X23Y59         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]/C
                         clock pessimism              0.268    -0.470    
    SLICE_X23Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.562    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.209ns (13.515%)  route 1.337ns (86.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.585    -0.475    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.034     0.723    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.303     1.071    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X23Y59         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.824    -0.739    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X23Y59         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]/C
                         clock pessimism              0.268    -0.470    
    SLICE_X23Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.562    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.209ns (13.515%)  route 1.337ns (86.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.585    -0.475    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.034     0.723    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.303     1.071    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X23Y59         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.824    -0.739    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X23Y59         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]/C
                         clock pessimism              0.268    -0.470    
    SLICE_X23Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.562    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_atelier4_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns - clk_out1_atelier4_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.209ns (13.515%)  route 1.337ns (86.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.585    -0.475    atelier4_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y87         FDRE                                         r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  atelier4_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=20, routed)          1.034     0.723    atelier4_i/pixelDataToVideoStre_0/U0/i_aresetn
    SLICE_X21Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.768 f  atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1/O
                         net (fo=61, routed)          0.303     1.071    atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X23Y59         FDCE                                         f  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_atelier4_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    atelier4_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  atelier4_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    atelier4_i/clk_wiz_0/inst/clk_in1_atelier4_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  atelier4_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    atelier4_i/clk_wiz_0/inst/clk_out1_atelier4_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  atelier4_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=16650, routed)       0.824    -0.739    atelier4_i/pixelDataToVideoStre_0/U0/s00_axi_aclk
    SLICE_X23Y59         FDCE                                         r  atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]/C
                         clock pessimism              0.268    -0.470    
    SLICE_X23Y59         FDCE (Remov_fdce_C_CLR)     -0.092    -0.562    atelier4_i/pixelDataToVideoStre_0/U0/columnCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.633    





