
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _33595_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _33501_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.06    0.83    0.83 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.06    0.01    0.84 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    0.99    1.83 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    1.87 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.25    2.12 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00    2.12 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.21    1.28    3.40 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    3.48 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    3.92 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.93 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.17 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.37    4.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.02    4.56 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.86 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.86 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    5.16 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.17 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.26    5.42 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.42 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23    5.65 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    5.65 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28    5.94 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    5.94 ^ clkbuf_4_13_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    6.24 ^ clkbuf_4_13_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_13_0_clock_ctrl.core_clk (net)
                  0.19    0.00    6.24 ^ clkbuf_5_26_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.51 ^ clkbuf_5_26_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_26_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.51 ^ clkbuf_6_52_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.78 ^ clkbuf_6_52_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_52_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.78 ^ clkbuf_7_104_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.56    0.50    7.28 ^ clkbuf_7_104_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.26                           clknet_7_104_0_clock_ctrl.core_clk (net)
                  0.56    0.00    7.28 ^ clkbuf_leaf_560_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.29    7.57 ^ clkbuf_leaf_560_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_560_clock_ctrl.core_clk (net)
                  0.10    0.00    7.58 ^ _33595_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.18    0.68    8.25 v _33595_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.01                           soc.core.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11] (net)
                  0.18    0.00    8.25 v _26991_/I1 (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
                  0.12    0.35    8.60 v _26991_/Z (gf180mcu_fd_sc_mcu7t5v0__mux2_2)
     1    0.00                           _04445_ (net)
                  0.12    0.00    8.60 v _33501_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.11    1.05    1.05 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.11    0.01    1.06 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    1.07    2.13 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    2.17 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.27    2.44 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.44 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.24    1.44    3.89 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    3.97 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.45 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.45 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.71 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.71 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.40    5.11 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.03    5.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.46 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.79 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.79 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.28    6.07 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.12    0.00    6.07 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    6.32 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    6.32 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    6.62 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.62 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34    6.96 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.22    0.00    6.97 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    7.28 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.28 ^ clkbuf_6_49_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.58 ^ clkbuf_6_49_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_49_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.58 ^ clkbuf_7_98_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.03    0.82    8.41 ^ clkbuf_7_98_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.50                           clknet_7_98_0_clock_ctrl.core_clk (net)
                  1.03    0.01    8.41 ^ clkbuf_leaf_540_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.38    8.79 ^ clkbuf_leaf_540_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_540_clock_ctrl.core_clk (net)
                  0.12    0.00    8.79 ^ _33501_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.89   clock uncertainty
                         -0.69    8.21   clock reconvergence pessimism
                          0.08    8.29   library hold time
                                  8.29   data required time
-----------------------------------------------------------------------------
                                  8.29   data required time
                                 -8.60   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _32359_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32360_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.06    0.83    0.83 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.06    0.01    0.84 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    0.99    1.83 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    1.87 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.25    2.12 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00    2.12 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.21    1.28    3.40 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    3.48 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    3.92 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.93 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.17 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.37    4.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.03    4.57 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.86 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.86 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.16 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.16 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    5.42 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.42 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.65 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.65 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.93 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.93 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29    6.22 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.23 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    6.49 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.49 ^ clkbuf_6_36_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.75 ^ clkbuf_6_36_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_36_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.75 ^ clkbuf_7_72_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.35    7.10 ^ clkbuf_7_72_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.12                           clknet_7_72_0_clock_ctrl.core_clk (net)
                  0.28    0.00    7.10 ^ _32359_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.42    0.93    8.04 v _32359_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     6    0.08                           soc.core.dbg_uart_rx_count[0] (net)
                  0.42    0.00    8.04 v _23951_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
                  0.26    0.29    8.33 ^ _23951_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_4)
     1    0.02                           _11136_ (net)
                  0.26    0.00    8.33 ^ _23954_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
                  0.11    0.14    8.47 v _23954_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_4)
     1    0.00                           _03468_ (net)
                  0.11    0.00    8.47 v _32360_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.11    1.05    1.05 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.11    0.01    1.06 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    1.07    2.13 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    2.17 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.27    2.44 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.44 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.24    1.44    3.89 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    3.97 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.45 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.45 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.71 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.71 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.40    5.11 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.03    5.14 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.47 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    5.78 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.79 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    6.07 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    6.07 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    6.31 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.31 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.30    6.61 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    6.61 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.32    6.93 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.93 ^ clkbuf_5_19_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    7.23 ^ clkbuf_5_19_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_19_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.23 ^ clkbuf_6_38_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.53 ^ clkbuf_6_38_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_38_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.53 ^ clkbuf_7_76_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.89    0.75    8.27 ^ clkbuf_7_76_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.43                           clknet_7_76_0_clock_ctrl.core_clk (net)
                  0.89    0.00    8.28 ^ clkbuf_leaf_1260_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.12    0.37    8.65 ^ clkbuf_leaf_1260_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_1260_clock_ctrl.core_clk (net)
                  0.12    0.00    8.65 ^ _32360_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    8.75   clock uncertainty
                         -0.71    8.04   clock reconvergence pessimism
                          0.10    8.14   library hold time
                                  8.14   data required time
-----------------------------------------------------------------------------
                                  8.14   data required time
                                 -8.47   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _33309_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _33297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.06    0.83    0.83 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.06    0.01    0.84 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    0.99    1.83 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    1.87 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.25    2.12 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00    2.12 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.21    1.28    3.40 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    3.48 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    3.92 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.93 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.17 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.37    4.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.03    4.57 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.86 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.86 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.16 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.16 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    5.42 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.42 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23    5.65 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.65 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.28    5.93 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.93 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29    6.22 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.23 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26    6.49 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.14    0.00    6.49 ^ clkbuf_6_37_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.27    6.76 ^ clkbuf_6_37_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_37_0_clock_ctrl.core_clk (net)
                  0.16    0.00    6.76 ^ clkbuf_7_75_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.45    0.45    7.21 ^ clkbuf_7_75_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     6    0.21                           clknet_7_75_0_clock_ctrl.core_clk (net)
                  0.45    0.00    7.21 ^ clkbuf_leaf_970_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.29    7.50 ^ clkbuf_leaf_970_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.04                           clknet_leaf_970_clock_ctrl.core_clk (net)
                  0.11    0.00    7.50 ^ _33309_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                  0.38    0.87    8.37 v _33309_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
     2    0.07                           soc.core.VexRiscv.externalInterruptArray_regNext[3] (net)
                  0.38    0.00    8.37 v _15585_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.23    0.24    8.62 ^ _15585_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _05673_ (net)
                  0.23    0.00    8.62 ^ _15590_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  0.13    0.10    8.72 v _15590_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.01                           soc.core.VexRiscv.externalInterrupt (net)
                  0.13    0.00    8.72 v _33297_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  8.72   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.11    1.05    1.05 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.11    0.01    1.06 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    1.07    2.13 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    2.17 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.27    2.44 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.44 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.24    1.44    3.89 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    3.97 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.45 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.45 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.71 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.71 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.40    5.11 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.03    5.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.46 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.79 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.79 ^ clkbuf_3_6_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.28    6.07 ^ clkbuf_3_6_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_6_0_clock_ctrl.core_clk (net)
                  0.12    0.00    6.07 ^ clkbuf_3_6_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25    6.32 ^ clkbuf_3_6_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_6_1_clock_ctrl.core_clk (net)
                  0.11    0.00    6.32 ^ clkbuf_3_6_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30    6.62 ^ clkbuf_3_6_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_6_2_clock_ctrl.core_clk (net)
                  0.19    0.00    6.62 ^ clkbuf_4_12_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34    6.96 ^ clkbuf_4_12_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_12_0_clock_ctrl.core_clk (net)
                  0.22    0.00    6.97 ^ clkbuf_5_24_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.31    7.28 ^ clkbuf_5_24_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_24_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.28 ^ clkbuf_6_49_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.58 ^ clkbuf_6_49_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_49_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.58 ^ clkbuf_7_99_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.93    0.77    8.35 ^ clkbuf_7_99_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.45                           clknet_7_99_0_clock_ctrl.core_clk (net)
                  0.93    0.01    8.36 ^ clkbuf_leaf_934_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.37    8.73 ^ clkbuf_leaf_934_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.03                           clknet_leaf_934_clock_ctrl.core_clk (net)
                  0.11    0.00    8.73 ^ _33297_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    8.83   clock uncertainty
                         -0.58    8.25   clock reconvergence pessimism
                          0.09    8.34   library hold time
                                  8.34   data required time
-----------------------------------------------------------------------------
                                  8.34   data required time
                                 -8.72   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _31710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _32722_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.06    0.83    0.83 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.06    0.01    0.84 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    0.99    1.83 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    1.87 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.25    2.12 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00    2.12 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.21    1.28    3.40 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    3.48 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    3.92 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.93 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.17 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.37    4.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.02    4.56 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.86 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.86 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30    5.16 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.17 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26    5.43 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.13    0.00    5.43 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.65 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.65 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.94 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    5.94 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.31    6.25 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.25 ^ clkbuf_5_28_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.53 ^ clkbuf_5_28_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_28_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.53 ^ clkbuf_6_56_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.79 ^ clkbuf_6_56_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_56_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.80 ^ clkbuf_7_113_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.65    0.55    7.35 ^ clkbuf_7_113_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     9    0.31                           clknet_7_113_0_clock_ctrl.core_clk (net)
                  0.65    0.00    7.35 ^ clkbuf_leaf_857_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.31    7.66 ^ clkbuf_leaf_857_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     4    0.02                           clknet_leaf_857_clock_ctrl.core_clk (net)
                  0.10    0.00    7.66 ^ _31710_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.33    0.79    8.45 v _31710_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.03                           soc.core.mgmtsoc_scratch_storage[31] (net)
                  0.33    0.00    8.45 v _24984_/A1 (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
                  0.21    0.20    8.65 ^ _24984_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi22_4)
     1    0.01                           _11807_ (net)
                  0.21    0.00    8.65 ^ _24985_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
                  0.10    0.09    8.73 v _24985_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_2)
     1    0.01                           _03830_ (net)
                  0.10    0.00    8.73 v _32722_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  8.73   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.11    1.05    1.05 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.11    0.01    1.06 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    1.07    2.13 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    2.17 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.27    2.44 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.44 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.24    1.44    3.89 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    3.97 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.45 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.45 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.71 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.71 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.40    5.11 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.03    5.14 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.46 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33    5.79 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.21    0.00    5.79 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.28    6.07 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.13    0.00    6.07 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    6.31 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.32 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31    6.62 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.20    0.00    6.63 ^ clkbuf_4_14_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34    6.96 ^ clkbuf_4_14_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_14_0_clock_ctrl.core_clk (net)
                  0.21    0.00    6.96 ^ clkbuf_5_29_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30    7.26 ^ clkbuf_5_29_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_29_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.27 ^ clkbuf_6_58_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.30    7.56 ^ clkbuf_6_58_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_58_0_clock_ctrl.core_clk (net)
                  0.16    0.00    7.56 ^ clkbuf_7_116_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.13    0.88    8.45 ^ clkbuf_7_116_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    17    0.55                           clknet_7_116_0_clock_ctrl.core_clk (net)
                  1.14    0.03    8.48 ^ clkbuf_leaf_838_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.13    0.39    8.87 ^ clkbuf_leaf_838_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     6    0.03                           clknet_leaf_838_clock_ctrl.core_clk (net)
                  0.13    0.00    8.87 ^ _32722_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                          0.10    8.97   clock uncertainty
                         -0.71    8.26   clock reconvergence pessimism
                          0.09    8.35   library hold time
                                  8.35   data required time
-----------------------------------------------------------------------------
                                  8.35   data required time
                                 -8.73   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: _31384_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _31383_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  1.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.06    0.83    0.83 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.06    0.01    0.84 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    0.99    1.83 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    1.87 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.26    0.25    2.12 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.26    0.00    2.12 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.21    1.28    3.40 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.22    0.08    3.48 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.45    3.92 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    3.93 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24    4.17 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.17 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.37    4.54 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.03    4.57 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30    4.86 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    4.86 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29    5.16 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.16 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25    5.41 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00    5.41 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22    5.63 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    5.63 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.27    5.91 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    5.91 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29    6.20 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.20 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27    6.48 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.48 ^ clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26    6.74 ^ clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00    6.74 ^ clkbuf_7_86_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.33    7.07 ^ clkbuf_7_86_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     5    0.11                           clknet_7_86_0_clock_ctrl.core_clk (net)
                  0.26    0.00    7.08 ^ clkbuf_leaf_1109_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.09    0.25    7.32 ^ clkbuf_leaf_1109_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     5    0.03                           clknet_leaf_1109_clock_ctrl.core_clk (net)
                  0.09    0.00    7.32 ^ _31384_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                  0.15    0.65    7.97 v _31384_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     1    0.01                           soc.core.multiregimpl71_regs0 (net)
                  0.15    0.00    7.97 v _31383_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                                  7.97   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  4.00    0.00    0.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00    0.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.11    1.05    1.05 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.06                           net1 (net)
                  1.11    0.01    1.06 ^ wire1907/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.24    1.07    2.13 ^ wire1907/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1907 (net)
                  1.24    0.04    2.17 ^ _18003_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.48    0.27    2.44 v _18003_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07922_ (net)
                  0.48    0.00    2.44 v _18015_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.24    1.44    3.89 ^ _18015_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.25    0.08    3.97 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.48    4.45 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00    4.45 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26    4.71 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00    4.71 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.40    5.11 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.03    5.14 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.32    5.46 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00    5.47 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32    5.78 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00    5.79 ^ clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27    6.06 ^ clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.12    0.00    6.06 ^ clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.24    6.30 ^ clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00    6.30 ^ clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.29    6.59 ^ clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.18    0.00    6.59 ^ clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.32    6.91 ^ clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.18    0.00    6.91 ^ clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.29    7.20 ^ clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.20 ^ clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28    7.49 ^ clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00    7.49 ^ clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.39    7.88 ^ clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.13                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.30    0.00    7.88 ^ clkbuf_leaf_1106_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.08    0.27    8.15 ^ clkbuf_leaf_1106_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.01                           clknet_leaf_1106_clock_ctrl.core_clk (net)
                  0.08    0.00    8.15 ^ _31383_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_2)
                          0.10    8.25   clock uncertainty
                         -0.75    7.50   clock reconvergence pessimism
                          0.08    7.58   library hold time
                                  7.58   data required time
-----------------------------------------------------------------------------
                                  7.58   data required time
                                 -7.97   data arrival time
-----------------------------------------------------------------------------
                                  0.39   slack (MET)


Startpoint: _34140_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34141_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1534/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  0.44    0.48    0.48 ^ fanout1534/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
    10    0.05                           net1534 (net)
                  0.44    0.00    0.49 ^ _34140_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.14    0.75    1.24 v _34140_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.01                           gpio_control_bidir_1[0].shift_register[8] (net)
                  0.14    0.00    1.24 v hold384/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.37    1.49    2.73 v hold384/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2441 (net)
                  0.37    0.00    2.73 v _34141_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.73   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.85    0.85 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.19    0.00    0.85 ^ _34141_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    0.95   clock uncertainty
                          0.00    0.95   clock reconvergence pessimism
                          0.21    1.16   library hold time
                                  1.16   data required time
-----------------------------------------------------------------------------
                                  1.16   data required time
                                 -2.73   data arrival time
-----------------------------------------------------------------------------
                                  1.57   slack (MET)


Startpoint: _34280_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34281_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.78    0.79 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.20    0.02    0.80 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.45    1.25 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.25 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    1.58 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00    1.59 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.92 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.00    1.93 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    2.26 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.26 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    2.57 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    2.57 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.44    3.01 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.04    3.04 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    3.42 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.01    3.42 ^ _34280_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    4.10 v _34280_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1a[5].shift_register[1] (net)
                  0.10    0.00    4.10 v hold302/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.47    5.56 v hold302/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2359 (net)
                  0.36    0.00    5.56 v _34281_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.56   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.85    0.85 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.20    0.02    0.86 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.49    1.35 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.35 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    1.70 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.01    1.71 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    2.07 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    2.08 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    2.43 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.44 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    2.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    2.77 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.47    3.24 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.04    3.28 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    3.68 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.01    3.69 ^ _34281_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    3.79   clock uncertainty
                         -0.27    3.52   clock reconvergence pessimism
                          0.11    3.63   library hold time
                                  3.63   data required time
-----------------------------------------------------------------------------
                                  3.63   data required time
                                 -5.56   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _34286_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34287_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.78    0.79 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.20    0.02    0.80 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.45    1.25 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.25 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    1.58 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00    1.59 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.92 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.00    1.93 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    2.26 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.26 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    2.57 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    2.57 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.44    3.01 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.04    3.04 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.37    3.42 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.00    3.42 ^ _34286_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.67    4.09 v _34286_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1a[5].shift_register[7] (net)
                  0.10    0.00    4.09 v hold303/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.47    5.56 v hold303/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2360 (net)
                  0.36    0.00    5.56 v _34287_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  5.56   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.85    0.85 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.20    0.02    0.86 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.49    1.35 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.35 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    1.70 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.01    1.71 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    2.07 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    2.08 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    2.43 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.44 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    2.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    2.77 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.44    0.47    3.24 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.20                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.45    0.04    3.28 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.40    3.68 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.23    0.00    3.68 ^ _34287_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    3.78   clock uncertainty
                         -0.27    3.52   clock reconvergence pessimism
                          0.11    3.63   library hold time
                                  3.63   data required time
-----------------------------------------------------------------------------
                                  3.63   data required time
                                 -5.56   data arrival time
-----------------------------------------------------------------------------
                                  1.93   slack (MET)


Startpoint: _34245_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34246_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.78    0.79 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.20    0.02    0.80 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.45    1.25 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.25 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    1.58 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.00    1.59 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34    1.92 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.00    1.93 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.33    2.26 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.26 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31    2.57 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    2.57 ^ _34245_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.66    3.23 v _34245_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_1a[3].shift_register[8] (net)
                  0.10    0.00    3.23 v hold345/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.36    1.48    4.71 v hold345/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2402 (net)
                  0.36    0.00    4.71 v _34246_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  4.71   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.85    0.85 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.20    0.02    0.86 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.49    1.35 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.23    0.00    1.35 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    1.70 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.22    0.01    1.71 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36    2.07 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.24    0.01    2.08 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.35    2.43 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.22    0.00    2.44 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.33    2.77 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.19    0.00    2.77 ^ _34246_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    2.87   clock uncertainty
                         -0.20    2.67   clock reconvergence pessimism
                          0.10    2.77   library hold time
                                  2.77   data required time
-----------------------------------------------------------------------------
                                  2.77   data required time
                                 -4.71   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


Startpoint: _34718_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34719_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.78    0.79 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.21    0.07    0.85 ^ wire1533/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.26    1.02    1.88 ^ wire1533/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1533 (net)
                  1.26    0.02    1.89 ^ wire1532/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.31    0.83    2.72 ^ wire1532/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.33                           net1532 (net)
                  1.34    0.11    2.83 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.46    0.42    3.25 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.46    0.01    3.26 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    3.64 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.64 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    4.01 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    4.02 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.35    4.37 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    4.38 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.44    4.82 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.54    0.01    4.84 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.37    5.20 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.00    5.21 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    5.57 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.38    0.01    5.58 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.36    5.94 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    5.95 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.36    6.30 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    6.31 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.33    6.63 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.00    6.64 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35    6.99 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    7.00 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.36    7.35 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.38    0.00    7.35 ^ _34718_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.10    0.70    8.05 v _34718_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.00                           gpio_control_in_2[6].shift_register[0] (net)
                  0.10    0.00    8.05 v hold62/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
                  0.37    1.48    9.53 v hold62/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_4)
     2    0.01                           net2119 (net)
                  0.37    0.00    9.53 v _34719_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  9.53   data arrival time

                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.42    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.09                           gpio_control_bidir_1[0].serial_clock (net)
                  0.42    0.00    0.00 ^ fanout1531/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.19    0.85    0.85 ^ fanout1531/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1531 (net)
                  1.21    0.07    0.92 ^ wire1533/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.26    1.10    2.02 ^ wire1533/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1533 (net)
                  1.26    0.02    2.04 ^ wire1532/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.31    0.89    2.93 ^ wire1532/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.33                           net1532 (net)
                  1.34    0.12    3.05 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.46    0.45    3.51 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[1].serial_clock (net)
                  0.46    0.01    3.52 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.92 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.93 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    4.33 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    4.33 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.38    4.72 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.40    0.01    4.72 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.48    5.20 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.13                           gpio_control_in_2[13].serial_clock (net)
                  0.54    0.02    5.21 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.40    5.61 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.01    5.62 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.39    6.00 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.38    0.01    6.01 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    6.40 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.39    0.01    6.41 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38    6.79 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    6.80 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.35    7.15 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.35    0.01    7.16 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    7.53 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.37    0.01    7.54 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    7.93 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.38    0.00    7.93 ^ _34719_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.10    8.03   clock uncertainty
                         -0.57    7.45   clock reconvergence pessimism
                          0.14    7.59   library hold time
                                  7.59   data required time
-----------------------------------------------------------------------------
                                  7.59   data required time
                                 -9.53   data arrival time
-----------------------------------------------------------------------------
                                  1.94   slack (MET)


