From 321f2dc02c62c42bfb48eb7ae8c9c6c4a14a01e1 Mon Sep 17 00:00:00 2001
From: Conor Dooley <conor.dooley@microchip.com>
Date: Tue, 5 Jul 2022 14:41:17 +0100
Subject: [PATCH] fix dt

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
---
 arch/riscv/dts/tysom-m-mpfs250t.dts | 1052 ++++++++++++++++++---------
 1 file changed, 723 insertions(+), 329 deletions(-)

diff --git a/arch/riscv/dts/tysom-m-mpfs250t.dts b/arch/riscv/dts/tysom-m-mpfs250t.dts
index 8d465e8605..29e7ffe52d 100644
--- a/arch/riscv/dts/tysom-m-mpfs250t.dts
+++ b/arch/riscv/dts/tysom-m-mpfs250t.dts
@@ -1,18 +1,34 @@
 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
 
 /dts-v1/;
-#include "dt-bindings/clock/microchip,mpfs-clock.h"
+#include "dt-bindings/clock/microchip-mpfs-clock.h"
+
+/* Clock frequency (in Hz) of the rtcclk */
+#define RTCCLK_FREQ		1000000
+
 / {
 	#address-cells = <2>;
 	#size-cells = <2>;
-	model = "Aldec TySOM-M-MPFS250T";
-	compatible = "aldec,tysom-m-mpfs250t";
-	L45: cpus {
+
+    model = "Aldec TySOM-M-MPFS250T";
+    compatible = "aldec,tysom-m-mpfs250t";
+
+	aliases {
+		serial1 = &uart1;
+		ethernet0 = &emac1;
+	};
+
+	chosen {
+		stdout-path = "serial1";
+	};
+
+	cpucomplex: cpus {
 		#address-cells = <1>;
 		#size-cells = <0>;
-		timebase-frequency = <1000000>;
-		L8: cpu@0 {
-			compatible = "sifive,rocket0", "riscv";
+		timebase-frequency = <RTCCLK_FREQ>;
+		cpu0: cpu@0 {
+			clocks = <&clkcfg CLK_CPU>;
+			compatible = "sifive,e51", "sifive,rocket0", "riscv";
 			device_type = "cpu";
 			i-cache-block-size = <64>;
 			i-cache-sets = <128>;
@@ -20,14 +36,21 @@
 			reg = <0>;
 			riscv,isa = "rv64imac";
 			status = "disabled";
-			L4: interrupt-controller {
+			operating-points = <
+				/* kHz	uV */
+				600000  1100000
+				300000   950000
+				150000   750000
+			>;
+			cpu0intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
 				interrupt-controller;
 			};
 		};
-		L12: cpu@1 {
-			compatible = "sifive,rocket0", "riscv";
+		cpu1: cpu@1 {
+			clocks = <&clkcfg CLK_CPU>;
+			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
 			d-cache-block-size = <64>;
 			d-cache-sets = <64>;
 			d-cache-size = <32768>;
@@ -44,14 +67,21 @@
 			riscv,isa = "rv64imafdc";
 			tlb-split;
 			status = "okay";
-			L9: interrupt-controller {
+			operating-points = <
+				/* kHz	uV */
+				600000  1100000
+				300000   950000
+				150000   750000
+			>;
+			cpu1intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
 				interrupt-controller;
 			};
 		};
-		L16: cpu@2 {
-			compatible = "sifive,rocket0", "riscv";
+		cpu2: cpu@2 {
+			clocks = <&clkcfg CLK_CPU>;
+			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
 			d-cache-block-size = <64>;
 			d-cache-sets = <64>;
 			d-cache-size = <32768>;
@@ -68,14 +98,21 @@
 			riscv,isa = "rv64imafdc";
 			tlb-split;
 			status = "okay";
-			L13: interrupt-controller {
+			operating-points = <
+				/* kHz	uV */
+				600000  1100000
+				300000   950000
+				150000   750000
+			>;
+			cpu2intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
 				interrupt-controller;
 			};
 		};
-		L20: cpu@3 {
-			compatible = "sifive,rocket0", "riscv";
+		cpu3: cpu@3 {
+			clocks = <&clkcfg CLK_CPU>;
+			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
 			d-cache-block-size = <64>;
 			d-cache-sets = <64>;
 			d-cache-size = <32768>;
@@ -92,14 +129,21 @@
 			riscv,isa = "rv64imafdc";
 			tlb-split;
 			status = "okay";
-			L17: interrupt-controller {
+			operating-points = <
+				/* kHz	uV */
+				600000  1100000
+				300000   950000
+				150000   750000
+			>;
+			cpu3intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
 				interrupt-controller;
 			};
 		};
-		L24: cpu@4 {
-			compatible = "sifive,rocket0", "riscv";
+		cpu4: cpu@4 {
+			clocks = <&clkcfg CLK_CPU>;
+			compatible = "sifive,u54-mc", "sifive,rocket0", "riscv";
 			d-cache-block-size = <64>;
 			d-cache-sets = <64>;
 			d-cache-size = <32768>;
@@ -116,386 +160,736 @@
 			riscv,isa = "rv64imafdc";
 			tlb-split;
 			status = "okay";
-			L21: interrupt-controller {
+			operating-points = <
+				/* kHz	uV */
+				600000  1100000
+				300000   950000
+				150000   750000
+			>;
+			cpu4intc: interrupt-controller {
 				#interrupt-cells = <1>;
 				compatible = "riscv,cpu-intc";
 				interrupt-controller;
 			};
 		};
 	};
-	L44: soc {
+	refclk: refclk {
+	compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <600000000>;
+		clock-output-names = "msspllclk";
+	};
+	ddr: memory@80000000 {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0x0 0x40000000>,<0x10 0x40000000 0x0 0x40000000>;
+		clocks = <&clkcfg CLK_DDRC>;
+	};
+	soc: soc {
 		#address-cells = <2>;
 		#size-cells = <2>;
 		compatible = "aldec,tysom-m-mpfs250t", "simple-bus";
 		ranges;
-		L40: memory@80000000 {
-			device_type = "memory";
-			reg = <0x0 0x80000000 0x0 0x40000000>;
-			clocks = <&clkcfg CLK_DDRC>;
-			status = "okay";
+		clint0: clint@2000000 {
+			compatible = "riscv,clint0";
+			interrupts-extended = <&cpu0intc 3 &cpu0intc 7
+						&cpu1intc 3 &cpu1intc 7
+						&cpu2intc 3 &cpu2intc 7
+						&cpu3intc 3 &cpu3intc 7
+						&cpu4intc 3 &cpu4intc 7>;
+			reg = <0x0 0x2000000 0x0 0x10000>;
+			reg-names = "control";
+			clock-frequency = <RTCCLK_FREQ>;
 		};
-		L0: cache-controller@2010000 {
+		cachecontroller: cache-controller@2010000 {
 			compatible = "sifive,fu540-c000-ccache", "cache";
 			cache-block-size = <64>;
 			cache-level = <2>;
 			cache-sets = <1024>;
 			cache-size = <2097152>;
 			cache-unified;
-			interrupt-parent = <&L1>;
+			interrupt-parent = <&plic>;
 			interrupts = <1 2 3>;
 			reg = <0x0 0x2010000 0x0 0x1000>;
 		};
-		L1: interrupt-controller@c000000 {
+		plic: interrupt-controller@c000000 {
 			#interrupt-cells = <1>;
 			compatible = "sifive,plic-1.0.0";
 			reg = <0x0 0xc000000 0x0 0x4000000>;
-			riscv,ndev = <53>;
+			riscv,max-priority = <7>;
+			riscv,ndev = <186>;
 			interrupt-controller;
-			interrupts-extended = <&L4 11 &L9 11 &L9 9 &L13 11 &L13 9 &L17 11 &L17 9 &L21 11 &L21 9>;
-		};
-		L27: dma@3000000 {
-			compatible = "sifive,fu540-c000-pdma";
-			reg = <0x0 0x3000000 0x0 0x8000>;
-			interrupt-parent = <&L1>;
-			interrupts = <23 24 25 26 27 28 29 30>;
-			#dma-cells = <1>;
-		};
-		refclk: refclk {
-			compatible = "fixed-clock";
-			#clock-cells = <0>;
-			clock-frequency = <600000000>;
-			clock-output-names = "msspllclk";
-		};
-		clkcfg: clkcfg@20002000 {
-			compatible = "microchip,pfsoc-clkcfg";
-			reg = <0x0 0x20002000 0x0 0x1000>;
-			reg-names = "mss_sysreg";
-			clocks = <&refclk>;
-			#clock-cells = <1>;
-			clock-output-names = "cpu", "axi", "ahb", "envm", "mac0", "mac1", "mmc",
-					     "timer", "uart0", "uart1", "uart2", "uart3", "uart4",
-					     "spi0", "spi1", "i2c0", "i2c1", "can0", "can1", "usb",
-					     "rsvd", "rtc", "qspi", "gpio0", "gpio1", "gpio2",
-					     "ddrc", "fic0", "fic1", "fic2", "fic3", "athena",
-					     "cfm";
+			interrupts-extended = <
+				&cpu0intc 11
+				&cpu1intc 11 &cpu1intc 9
+				&cpu2intc 11 &cpu2intc 9
+				&cpu3intc 11 &cpu3intc 9
+				&cpu4intc 11 &cpu4intc 9>;
 		};
-		serial0: serial@20000000 {
+		uart0: serial@20000000 {
 			compatible = "ns16550a";
 			reg = <0x0 0x20000000 0x0 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
-			interrupt-parent = <&L1>;
+			interrupt-parent = <&plic>;
 			interrupts = <90>;
-			current-speed = <115200>;
+			clock-frequency = <150000000>;
 			clocks = <&clkcfg CLK_MMUART0>;
 			status = "disabled"; /* Reserved for the HSS */
 		};
-		serial1: serial@20100000 {
+		clkcfg: clkcfg@20002000 {
+			compatible = "microchip,mpfs-clkcfg";
+			reg = <0x0 0x20002000 0x0 0x1000>;
+			reg-names = "mss_sysreg";
+			clocks = <&refclk>;
+			#clock-cells = <1>;
+			clock-output-names = "cpu", "axi", "ahb", "envm",
+					"mac0", "mac1", "mmc", "timer",
+					"mmuart0", "mmuart1", "mmuart2",
+					"mmuart3", "mmuart4", "spi0", "spi1",
+					"i2c0",	"i2c1", "can0", "can1", "usb",
+					"reserved", "rtc", "qspi", "gpio0",
+					"gpio1", "gpio2", "ddrc", "fic0",
+					"fic1", "fic2", "fic3", "athena",
+					"cfm";
+		};
+		emmc: mmc@20008000 {
+			compatible = "cdns,sd4hc";
+			reg = <0x0 0x20008000 0x0 0x1000>;
+			interrupt-parent = <&plic>;
+			interrupts = <88 89>;
+			pinctrl-names = "default";
+			clocks = <&clkcfg CLK_MMC>;
+			bus-width = <4>;
+			cap-mmc-highspeed;
+			mmc-ddr-3_3v;
+			max-frequency = <200000000>;
+			non-removable;
+			no-sd;
+			no-sdio;
+			voltage-ranges = <3300 3300>;
+			status = "okay";
+		};
+		sdcard: sd@20008000 {
+			compatible = "cdns,sd4hc";
+			reg = <0x0 0x20008000 0x0 0x1000>;
+			interrupt-parent = <&plic>;
+			interrupts = <88>;
+			pinctrl-names = "default";
+			clocks = <&clkcfg CLK_MMC>;
+			bus-width = <4>;
+			disable-wp;
+			cap-sd-highspeed;
+			card-detect-delay = <200>;
+			sd-uhs-sdr12;
+			sd-uhs-sdr25;
+			sd-uhs-sdr50;
+			sd-uhs-sdr104;
+			max-frequency = <200000000>;
+			status = "disabled";
+		};
+		uart1: serial@20100000 {
 			compatible = "ns16550a";
 			reg = <0x0 0x20100000 0x0 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
-			interrupt-parent = <&L1>;
+			interrupt-parent = <&plic>;
 			interrupts = <91>;
-			current-speed = <115200>;
+			clock-frequency = <150000000>;
 			clocks = <&clkcfg CLK_MMUART1>;
 			status = "okay";
 		};
-		serial2: serial@20102000 {
+		uart2: serial@20102000 {
 			compatible = "ns16550a";
 			reg = <0x0 0x20102000 0x0 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
-			interrupt-parent = <&L1>;
+			interrupt-parent = <&plic>;
 			interrupts = <92>;
-			current-speed = <115200>;
+			clock-frequency = <150000000>;
 			clocks = <&clkcfg CLK_MMUART2>;
 			status = "okay";
 		};
-		serial3: serial@20104000 {
+		uart3: serial@20104000 {
 			compatible = "ns16550a";
 			reg = <0x0 0x20104000 0x0 0x400>;
 			reg-io-width = <4>;
 			reg-shift = <2>;
-			interrupt-parent = <&L1>;
+			interrupt-parent = <&plic>;
 			interrupts = <93>;
-			current-speed = <115200>;
+			clock-frequency = <150000000>;
 			clocks = <&clkcfg CLK_MMUART3>;
 			status = "okay";
 		};
-		emmc: mmc@20008000 {
-			compatible = "cdns,sd4hc";
-			reg = <0x0 0x20008000 0x0 0x1000>;
-			interrupt-parent = <&L1>;
-			interrupts = <88 89>;
-			pinctrl-names = "default";
-			clocks = <&clkcfg CLK_MMC>;
-			bus-width = <4>;
-			cap-mmc-highspeed;
-			mmc-ddr-3_3v; 
-			max-frequency = <200000000>;
-			non-removable;
-			no-sd;
-			no-sdio;
-			voltage-ranges = <3300 3300>;
-			status = "okay";
+		i2c0: i2c@02010a000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "microchip,mpfs-mss-i2c";
+			reg = <0x0 0x2010a000 0x0 0x1000>;
+			interrupt-parent = <&plic>;
+			interrupts = <58>;
+			clocks = <&clkcfg CLK_I2C0>;
+			status = "disabled";
+		};
+		i2c1: i2c@02010b000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "microchip,mpfs-mss-i2c";
+			reg = <0x0 0x2010b000 0x0 0x1000>;
+			interrupt-parent = <&plic>;
+			interrupts = <61>;
+			clocks = <&clkcfg CLK_I2C1>;
+			status = "disabled";
+		};
+		emac0: ethernet@20110000 {
+			compatible = "microchip,mpfs-mss-gem";
+			reg = <0x0 0x20110000 0x0 0x2000>;
+			interrupt-parent = <&plic>;
+			interrupts = <64 65 66 67>;
+			local-mac-address = [56 34 00 FC 00 02];
+			phy-mode = "sgmii";
+			clocks = <&clkcfg CLK_MAC0>, <&clkcfg CLK_AXI>;
+			clock-names = "pclk", "hclk";
+			status = "disabled";
+
+			#address-cells = <1>;
+			#size-cells = <0>;
+			phy-handle = <&phy0>;
+			phy0: ethernet-phy@0 {
+				reg = <8>;
+				ti,fifo-depth = <0x01>;
+			};
 		};
-                sdcard: sd@20008000 {
-                        compatible = "cdns,sd4hc";
-                        reg = <0x0 0x20008000 0x0 0x1000>;
-                        interrupt-parent = <&L1>;
-                        interrupts = <88>;
-                        pinctrl-names = "default";
-                        clocks = <&clkcfg CLK_MMC>;         
-                        bus-width = <4>;
-	                disable-wp;
-	                no-1-8-v;
-	                cap-mmc-highspeed;
-	                cap-sd-highspeed;
-	                card-detect-delay = <200>;
-                        sd-uhs-sdr12;
-	                sd-uhs-sdr25;
-	                sd-uhs-sdr50;
-	                sd-uhs-sdr104;  
-                        max-frequency = <200000000>;
-	                status = "disabled";     
-                };
-        //emac0: ethernet@20110000 {
-        //    compatible = "cdns,macb";
-        //    reg = <0x0 0x20110000 0x0 0x2000>;
-        //    interrupt-parent = <&L1>;
-        //    interrupts = <64 65 66 67>;
-        //    mac-address = [56 34 12 00 FC 00];
-        //    phy-mode = "sgmii";
-        //    clocks = <&clkcfg CLK_MAC0>, <&clkcfg 1>;
-        //    clock-names = "pclk", "hclk";   
-	    //    status = "okay";
-        //    #address-cells = <1>;
-        //    #size-cells = <0>;
-        //    phy0: ethernet-phy@0 {
-        //        reg = <0>;
-        //        ti,fifo-depth = <0x01>;
-        //    };
-        //    //phy1: ethernet-phy@1 {
-        //    //    reg = <00001>;
-        //    //    ti,fifo-depth = <0x01>;
-        //    //};
-        //};
 		emac1: ethernet@20112000 {
-			compatible = "cdns,macb";
+			compatible = "microchip,mpfs-mss-gem";
 			reg = <0x0 0x20112000 0x0 0x2000>;
-			interrupt-parent = <&L1>;
+			interrupt-parent = <&plic>;
 			interrupts = <70 71 72 73>;
-			mac-address = [56 34 12 00 FC 00];
+			local-mac-address = [00 00 00 00 00 00];
 			phy-mode = "sgmii";
 			clocks = <&clkcfg CLK_MAC1>, <&clkcfg CLK_AHB>;
 			clock-names = "pclk", "hclk";
+			status = "okay";
+
 			#address-cells = <1>;
 			#size-cells = <0>;
-			phy1: ethernet-phy@0 {
-				reg = <0>;
+			phy-handle = <&phy1>;
+			phy1: ethernet-phy@1 {
+				reg = <1>;
 				ti,fifo-depth = <0x01>;
 			};
 		};
-		//pcie: pcie@70000000 {
-		//	#address-cells = <0x3>;
-		//	#interrupt-cells = <0x1>;
-		//	#size-cells = <0x2>;
-		//	compatible = "microchip,pcie-host-1.0";
-		//	device_type = "pci";
-		//	clocks = <&clkcfg CLK_FIC0>, <&clkcfg CLK_FIC1>, <&clkcfg CLK_FIC3>;
-		//	clock-names = "fic0", "fic1", "fic3";
-		//	bus-range = <0x00 0x7f>;
-		//	interrupt-map = <0 0 0 1 &pcie 0>, 
-		//			<0 0 0 2 &pcie 1>,
-		//			<0 0 0 3 &pcie 2>,
-		//			<0 0 0 4 &pcie 3>;
-		//	interrupt-map-mask = <0 0 0 7>;
-		//	interrupt-parent = <&L1>;
-		//	interrupts = <119>;
-		//	ranges = <0x03000000 0x0 0x78000000 0x0 0x78000000 0x0 0x04000000>;
-		//	reg = <0x0 0x70000000 0x0 0x08000000 0x0 0x43000000 0x0 0x00010000>;
-		//	reg-names = "cfg", "apb";
-		//	interrupt-controller;
-		//	status = "okay";
-		//};
-		i2c1: i2c@2010b000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			compatible = "microsemi,ms-pf-mss-i2c";
-			reg = <0x0 0x2010b000 0x0 0x1000>;
-			interrupt-parent = <&L1>;
-			interrupts = <61>;
-			clock-frequency = <100000>;
-			clocks = <&clkcfg CLK_I2C1>;
-			status = "okay";
-            eeprom: eeprom@50 {
-                status = "okay";
-                compatible = "at,24c64";
-                reg = <0x50>;
-            };
- 
-            si7021: si7021@40 {
-                status = "okay";
-                compatible = "silabs,si7020";
-                reg = <0x40>;
-            };
- 
-            ina219: ina219@45 {
-                status = "okay";
-                compatible = "ti,ina219";
-                reg = <0x45>;
-                shunt-resistor = <0x7d0>;
-            };
-
-            mma_accel: mma8652fc@1d {
-                status = "okay";
-                compatible = "fsl,mma8652";
-                reg = <0x1d>;
-            };
-		};
-   
-        //i2c1:i2c@2010b000 {
-        //    #address-cells = <1>;
-        //    #size-cells = <0>;
-        //    compatible = "microsemi,ms-pf-mss-i2c";
-        //    reg = <0 0x2010b000 0 0x1000>;
-        //    interrupt-parent = <&L1>;
-        //    interrupts = <61>;
-        //    clocks = <&clkcfg CLK_I2C1>;
-        //    clock-frequency = <100000>; /* i2c bus frequency 400 KHz */
-        //    status = "okay";
- 
-        //    eeprom: eeprom@50 {
-        //        status = "okay";
-        //        compatible = "at,24c64";
-        //        reg = <0x50>;
-        //    };
- 
-        //    si7021: si7021@40 {
-        //        status = "okay";
-        //        compatible = "silabs,si7020";
-        //        reg = <0x40>;
-        //    };
- 
-        //    ina219: ina219@45 {
-        //        status = "okay";
-        //        compatible = "ti,ina219";
-        //        reg = <0x45>;
-        //        shunt-resistor = <0x7d0>;
-        //    };
-
-        //    mma_accel: mma8652fc@1d {
-        //        status = "okay";
-        //        compatible = "fsl,mma8652";
-        //        reg = <0x1d>;
-        //    };
-        //};
-
-        spi1: spi@20109000 {
-              compatible = "microsemi,ms-pf-mss-spi";
-              reg = <0x0 0x20109000 0x0 0x1000>;
-              interrupt-parent = <&L1>;
-              interrupts = <55>;
-              clocks = <&clkcfg CLK_SPI1>;
-              spi-max-frequency = <10000000>;
-              #address-cells = <1>;
-              #size-cells = <1>;
-              num-cs = <1>;
-              status = "okay";
-              pseFlash@0 {
-                  #address-cells = <1>;
-                  #size-cells = <1>;
-                  compatible = "n25q128a11", "jedec,spi-nor";
-                  status = "okay";
-                  reg = <0x0>;
-                  spi-max-frequency = <10000000>;
-
-                  partition@test-0 { /* test purposes */
-                      label = "qspi-test-0";
-                      reg = <0x00000000 0x00800000>;
-                  };
-                  partition@test-1 { /* test purposes */
-                      label = "qspi-test-1";
-                      reg = <0x00800000 0x00800000>;
-                  };
-                  partition@test-2 { /* test purposes */
-                      label = "qspi-test-2";
-                      reg = <0x01000000 0x00800000>;
-                  };
-                  partition@test-3 { /* test purposes */
-                      label = "qspi-test-3";
-                      reg = <0x01800000 0x00800000>;
-                  };
-              };
-        };
-
-
-        gpio1:gpio@20121000 {
-            compatible = "microsemi,ms-pf-mss-gpio";
-            interrupt-parent = <&L1>;
-            interrupt-controller;
-            interrupts = <27 28 29 30 31 32 33 47 35 36 37 38 39 40 41 42 43 44 45 46 34 48 49 50>;
-            gpio-controller;
-			clocks = <&clkcfg CLK_GPIO1>;
-            reg = <0x0 0x20121000 0x0 0x1000>;
-            reg-names = "control";
-            #gpio-cells = <2>;
-            #interrupt-cells = <1>;
-            status = "okay";
-            
-        };
-
-        leds {
-            compatible = "gpio-leds";
-            status = "okay";
- 
-            led0 {
-                gpios = <&gpio1 23 1>;
-                default-state = "on";
-                linux,default-trigger = "heartbeat";
-            };
-        };
- 
-        gpio-keys {
-            compatible = "gpio-keys";
-            autorepeat;
-            status = "okay";
- 
-            pb {
-                label = "pb";
-                linux,code = <0x67>;
-                interrupt-parent = <&gpio1>;
-                interrupts = <20>;
-                gpios = <&gpio1 20 0>;
-            };
-        };
-		//mssgpio: gpio@20122000 {
-		//	compatible = "microsemi,ms-pf-mss-gpio";
-		//	interrupt-parent = <&L1>;
-		//	interrupts = <13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44>;
-		//	gpio-controller;
-		//	clocks = <&clkcfg CLK_GPIO2>;
-		//	reg = <0x00 0x20122000 0x0 0x1000>;
-		//	reg-names = "control";
-		//	#gpio-cells = <2>;
-		//	status = "okay";
-		//};
-		mssusb: usb@20201000 {
-			compatible = "microsemi,ms-pf-usb-host";
-			reg = <0x0 0x20201000 0x00000000 0x00001000>;
-			reg-names = "mc", "control";
-			clocks = <&clkcfg CLK_USB>;
-			interrupt-parent = <&L1>;
-			interrupts = <86 87>;
-			interrupt-names = "mc", "dma";
-			dr_mode = "host";
-			multipoint = <1>;
-			num-eps = <8>;
-			ram-bits = <12>;
-			power = <500>;
-			status = "okay";
+		gpio: gpio@20122000 {
+			compatible = "microchip,mpfs-mss-gpio";
+			interrupt-parent = <&plic>;
+			interrupts = <13 14 15 16 17 18 19 20 21 22 23 24 25 26
+					27 28 29 30 31 32 33 34 35 36 37 38 39
+					40 41 42 43 44>;
+			gpio-controller;
+			clocks = <&clkcfg CLK_GPIO2>;
+			reg = <0x00 0x20122000 0x0 0x1000>;
+			reg-names = "control";
+			#gpio-cells = <2>;
+			status = "disabled";
 		};
 	};
 };
 
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
-- 
2.36.1

