FIRRTL version 1.2.0
circuit Flasher :
  module Flasher :
    input clock : Clock
    input reset : UInt<1>
    input io_start : UInt<1> @[src/main/scala/Flasher.scala 5:14]
    output io_light : UInt<1> @[src/main/scala/Flasher.scala 5:14]

    node start = bits(io_start, 0, 0) @[src/main/scala/Flasher.scala 13:24]
    reg stateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[src/main/scala/Flasher.scala 22:25]
    node _T = asUInt(UInt<1>("h0")) @[src/main/scala/Flasher.scala 34:20]
    node _T_1 = asUInt(stateReg) @[src/main/scala/Flasher.scala 34:20]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_0 = mux(start, UInt<1>("h1"), stateReg) @[src/main/scala/Flasher.scala 38:20 22:25 38:31]
    node _T_3 = asUInt(UInt<1>("h1")) @[src/main/scala/Flasher.scala 34:20]
    node _T_4 = asUInt(stateReg) @[src/main/scala/Flasher.scala 34:20]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/Flasher.scala 34:20]
    reg timerReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), timerReg) @[src/main/scala/Flasher.scala 65:25]
    node _timerDone_T = eq(timerReg, UInt<1>("h0")) @[src/main/scala/Flasher.scala 66:25]
    node timerDone = _timerDone_T @[src/main/scala/Flasher.scala 29:23 66:13]
    node _GEN_1 = mux(timerDone, UInt<2>("h2"), stateReg) @[src/main/scala/Flasher.scala 43:24 22:25 43:35]
    node _T_6 = asUInt(UInt<2>("h2")) @[src/main/scala/Flasher.scala 34:20]
    node _T_7 = asUInt(stateReg) @[src/main/scala/Flasher.scala 34:20]
    node _T_8 = eq(_T_6, _T_7) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_2 = mux(timerDone, UInt<2>("h3"), stateReg) @[src/main/scala/Flasher.scala 46:24 22:25 46:35]
    node _T_9 = asUInt(UInt<2>("h3")) @[src/main/scala/Flasher.scala 34:20]
    node _T_10 = asUInt(stateReg) @[src/main/scala/Flasher.scala 34:20]
    node _T_11 = eq(_T_9, _T_10) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_3 = mux(timerDone, UInt<3>("h4"), stateReg) @[src/main/scala/Flasher.scala 51:24 22:25 51:35]
    node _T_12 = asUInt(UInt<3>("h4")) @[src/main/scala/Flasher.scala 34:20]
    node _T_13 = asUInt(stateReg) @[src/main/scala/Flasher.scala 34:20]
    node _T_14 = eq(_T_12, _T_13) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_4 = mux(timerDone, UInt<3>("h5"), stateReg) @[src/main/scala/Flasher.scala 54:24 22:25 54:35]
    node _T_15 = asUInt(UInt<3>("h5")) @[src/main/scala/Flasher.scala 34:20]
    node _T_16 = asUInt(stateReg) @[src/main/scala/Flasher.scala 34:20]
    node _T_17 = eq(_T_15, _T_16) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_5 = mux(timerDone, UInt<1>("h0"), stateReg) @[src/main/scala/Flasher.scala 59:24 22:25 59:35]
    node _GEN_6 = mux(_T_17, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/Flasher.scala 34:20 57:19 28:32]
    node _GEN_7 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/Flasher.scala 34:20 58:13 24:26]
    node _GEN_8 = mux(_T_17, _GEN_5, stateReg) @[src/main/scala/Flasher.scala 34:20 22:25]
    node _GEN_9 = mux(_T_14, _GEN_4, _GEN_8) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_10 = mux(_T_14, UInt<1>("h1"), _GEN_6) @[src/main/scala/Flasher.scala 34:20 28:32]
    node _GEN_11 = mux(_T_14, UInt<1>("h0"), _GEN_7) @[src/main/scala/Flasher.scala 34:20 24:26]
    node _GEN_12 = mux(_T_11, UInt<1>("h0"), _GEN_10) @[src/main/scala/Flasher.scala 34:20 49:19]
    node _GEN_13 = mux(_T_11, UInt<1>("h1"), _GEN_11) @[src/main/scala/Flasher.scala 34:20 50:13]
    node _GEN_14 = mux(_T_11, _GEN_3, _GEN_9) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_15 = mux(_T_8, _GEN_2, _GEN_14) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_16 = mux(_T_8, UInt<1>("h1"), _GEN_12) @[src/main/scala/Flasher.scala 34:20 28:32]
    node _GEN_17 = mux(_T_8, UInt<1>("h0"), _GEN_13) @[src/main/scala/Flasher.scala 34:20 24:26]
    node _GEN_18 = mux(_T_5, UInt<1>("h0"), _GEN_16) @[src/main/scala/Flasher.scala 34:20 41:19]
    node _GEN_19 = mux(_T_5, UInt<1>("h1"), _GEN_17) @[src/main/scala/Flasher.scala 34:20 42:13]
    node _GEN_20 = mux(_T_5, _GEN_1, _GEN_15) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_21 = mux(_T_2, UInt<1>("h1"), timerDone) @[src/main/scala/Flasher.scala 31:13 34:20 36:17]
    node _GEN_22 = mux(_T_2, UInt<1>("h1"), _GEN_18) @[src/main/scala/Flasher.scala 34:20 37:19]
    node _GEN_23 = mux(_T_2, _GEN_0, _GEN_20) @[src/main/scala/Flasher.scala 34:20]
    node _GEN_24 = mux(_T_2, UInt<1>("h0"), _GEN_19) @[src/main/scala/Flasher.scala 34:20 24:26]
    node _T_18 = eq(timerDone, UInt<1>("h0")) @[src/main/scala/Flasher.scala 69:8]
    node _timerReg_T = sub(timerReg, UInt<1>("h1")) @[src/main/scala/Flasher.scala 70:26]
    node _timerReg_T_1 = tail(_timerReg_T, 1) @[src/main/scala/Flasher.scala 70:26]
    node _GEN_25 = mux(_T_18, _timerReg_T_1, timerReg) @[src/main/scala/Flasher.scala 69:20 70:14 65:25]
    node timerSelect = _GEN_22 @[src/main/scala/Flasher.scala 28:32]
    node _GEN_26 = mux(timerSelect, UInt<3>("h5"), UInt<2>("h3")) @[src/main/scala/Flasher.scala 73:24 74:16 76:16]
    node timerLoad = _GEN_21 @[src/main/scala/Flasher.scala 27:30]
    node _GEN_27 = mux(timerLoad, _GEN_26, _GEN_25) @[src/main/scala/Flasher.scala 72:20]
    node light = _GEN_24 @[src/main/scala/Flasher.scala 24:26]
    io_light <= light @[src/main/scala/Flasher.scala 81:12]
    stateReg <= mux(reset, UInt<1>("h0"), _GEN_23) @[src/main/scala/Flasher.scala 22:{25,25}]
    timerReg <= mux(reset, UInt<1>("h0"), _GEN_27) @[src/main/scala/Flasher.scala 65:{25,25}]
