Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 20 00:59:52 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file s_mult_timing_summary_routed.rpt -pb s_mult_timing_summary_routed.pb -rpx s_mult_timing_summary_routed.rpx -warn_on_violation
| Design       : s_mult
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               6           
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.292        0.000                      0                    8        0.362        0.000                      0                    8        9.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            13.292        0.000                      0                    8        0.362        0.000                      0                    8        9.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.292ns  (required time - arrival time)
  Source:                 in1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.596ns (38.714%)  route 4.110ns (61.286%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 25.123 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.619     5.438    clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  in1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  in1_reg[5]/Q
                         net (fo=13, routed)          1.392     7.348    in1[5]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.472 r  mult[9]_i_15/O
                         net (fo=2, routed)           0.822     8.294    mult[9]_i_15_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.418 r  mult[9]_i_19/O
                         net (fo=1, routed)           0.000     8.418    mult[9]_i_19_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.816 r  mult_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.816    mult_reg[9]_i_10_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.150 r  mult_reg[12]_i_7/O[1]
                         net (fo=2, routed)           0.725     9.875    mult_reg[12]_i_7_n_6
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.303    10.178 r  mult[12]_i_9/O
                         net (fo=2, routed)           0.456    10.634    mult[12]_i_9_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.758 r  mult[12]_i_3/O
                         net (fo=2, routed)           0.715    11.473    mult[12]_i_3_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.597 r  mult[12]_i_6/O
                         net (fo=1, routed)           0.000    11.597    mult[12]_i_6_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.144 r  mult_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.144    multOp[12]
    SLICE_X61Y82         FDRE                                         r  mult_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497    25.123    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[12]/C
                         clock pessimism              0.287    25.409    
                         clock uncertainty           -0.035    25.374    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.062    25.436    mult_reg[12]
  -------------------------------------------------------------------
                         required time                         25.436    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                 13.292    

Slack (MET) :             13.415ns  (required time - arrival time)
  Source:                 in1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.473ns (37.569%)  route 4.110ns (62.431%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 25.123 - 20.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.619     5.438    clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  in1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518     5.956 r  in1_reg[5]/Q
                         net (fo=13, routed)          1.392     7.348    in1[5]
    SLICE_X63Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.472 r  mult[9]_i_15/O
                         net (fo=2, routed)           0.822     8.294    mult[9]_i_15_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.418 r  mult[9]_i_19/O
                         net (fo=1, routed)           0.000     8.418    mult[9]_i_19_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.816 r  mult_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.816    mult_reg[9]_i_10_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.150 r  mult_reg[12]_i_7/O[1]
                         net (fo=2, routed)           0.725     9.875    mult_reg[12]_i_7_n_6
    SLICE_X63Y82         LUT5 (Prop_lut5_I0_O)        0.303    10.178 r  mult[12]_i_9/O
                         net (fo=2, routed)           0.456    10.634    mult[12]_i_9_n_0
    SLICE_X60Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.758 r  mult[12]_i_3/O
                         net (fo=2, routed)           0.715    11.473    mult[12]_i_3_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.124    11.597 r  mult[12]_i_6/O
                         net (fo=1, routed)           0.000    11.597    mult[12]_i_6_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.021 r  mult_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.021    multOp[11]
    SLICE_X61Y82         FDRE                                         r  mult_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497    25.123    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[11]/C
                         clock pessimism              0.287    25.409    
                         clock uncertainty           -0.035    25.374    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.062    25.436    mult_reg[11]
  -------------------------------------------------------------------
                         required time                         25.436    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                 13.415    

Slack (MET) :             13.591ns  (required time - arrival time)
  Source:                 in1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 2.683ns (41.884%)  route 3.723ns (58.116%))
  Logic Levels:           8  (CARRY4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 25.123 - 20.000 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.439    clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  in1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.957 r  in1_reg[2]/Q
                         net (fo=9, routed)           1.353     7.311    in1[2]
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.435 r  mult[5]_i_8/O
                         net (fo=2, routed)           0.721     8.156    mult[5]_i_8_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I0_O)        0.124     8.280 r  mult[5]_i_11/O
                         net (fo=1, routed)           0.000     8.280    mult[5]_i_11_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.681 r  mult_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.681    mult_reg[5]_i_4_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.015 r  mult_reg[9]_i_10/O[1]
                         net (fo=2, routed)           0.834     9.849    mult_reg[9]_i_10_n_6
    SLICE_X62Y81         LUT5 (Prop_lut5_I0_O)        0.303    10.152 r  mult[9]_i_5/O
                         net (fo=2, routed)           0.814    10.966    mult[9]_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.090 r  mult[9]_i_9/O
                         net (fo=1, routed)           0.000    11.090    mult[9]_i_9_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.622 r  mult_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.622    mult_reg[9]_i_1_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.845 r  mult_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.845    multOp[10]
    SLICE_X61Y82         FDRE                                         r  mult_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.497    25.123    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[10]/C
                         clock pessimism              0.287    25.409    
                         clock uncertainty           -0.035    25.374    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)        0.062    25.436    mult_reg[10]
  -------------------------------------------------------------------
                         required time                         25.436    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                 13.591    

Slack (MET) :             13.724ns  (required time - arrival time)
  Source:                 in1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.270ns  (logic 2.746ns (43.793%)  route 3.524ns (56.207%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.439    clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  in1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.957 r  in1_reg[2]/Q
                         net (fo=9, routed)           1.353     7.311    in1[2]
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.435 r  mult[5]_i_8/O
                         net (fo=2, routed)           0.721     8.156    mult[5]_i_8_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I0_O)        0.124     8.280 r  mult[5]_i_11/O
                         net (fo=1, routed)           0.000     8.280    mult[5]_i_11_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.681 r  mult_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.681    mult_reg[5]_i_4_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.903 r  mult_reg[9]_i_10/O[0]
                         net (fo=3, routed)           0.896     9.798    mult_reg[9]_i_10_n_7
    SLICE_X61Y80         LUT3 (Prop_lut3_I0_O)        0.295    10.093 r  mult[5]_i_2/O
                         net (fo=2, routed)           0.555    10.648    mult[5]_i_2_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.327    10.975 r  mult[5]_i_5/O
                         net (fo=1, routed)           0.000    10.975    mult[5]_i_5_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.376 r  mult_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.376    mult_reg[5]_i_1_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.710 r  mult_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.710    multOp[7]
    SLICE_X61Y81         FDRE                                         r  mult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.495    25.121    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[7]/C
                         clock pessimism              0.287    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.062    25.434    mult_reg[7]
  -------------------------------------------------------------------
                         required time                         25.434    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 13.724    

Slack (MET) :             13.738ns  (required time - arrival time)
  Source:                 in1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 2.534ns (40.500%)  route 3.723ns (59.500%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.439    clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  in1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.957 r  in1_reg[2]/Q
                         net (fo=9, routed)           1.353     7.311    in1[2]
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.435 r  mult[5]_i_8/O
                         net (fo=2, routed)           0.721     8.156    mult[5]_i_8_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I0_O)        0.124     8.280 r  mult[5]_i_11/O
                         net (fo=1, routed)           0.000     8.280    mult[5]_i_11_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.681 r  mult_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.681    mult_reg[5]_i_4_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.015 r  mult_reg[9]_i_10/O[1]
                         net (fo=2, routed)           0.834     9.849    mult_reg[9]_i_10_n_6
    SLICE_X62Y81         LUT5 (Prop_lut5_I0_O)        0.303    10.152 r  mult[9]_i_5/O
                         net (fo=2, routed)           0.814    10.966    mult[9]_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.090 r  mult[9]_i_9/O
                         net (fo=1, routed)           0.000    11.090    mult[9]_i_9_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.696 r  mult_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.696    multOp[9]
    SLICE_X61Y81         FDRE                                         r  mult_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.495    25.121    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[9]/C
                         clock pessimism              0.287    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.062    25.434    mult_reg[9]
  -------------------------------------------------------------------
                         required time                         25.434    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                 13.738    

Slack (MET) :             13.797ns  (required time - arrival time)
  Source:                 in1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 2.475ns (39.933%)  route 3.723ns (60.067%))
  Logic Levels:           7  (CARRY4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.439    clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  in1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.957 r  in1_reg[2]/Q
                         net (fo=9, routed)           1.353     7.311    in1[2]
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.435 r  mult[5]_i_8/O
                         net (fo=2, routed)           0.721     8.156    mult[5]_i_8_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I0_O)        0.124     8.280 r  mult[5]_i_11/O
                         net (fo=1, routed)           0.000     8.280    mult[5]_i_11_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.681 r  mult_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.681    mult_reg[5]_i_4_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.015 r  mult_reg[9]_i_10/O[1]
                         net (fo=2, routed)           0.834     9.849    mult_reg[9]_i_10_n_6
    SLICE_X62Y81         LUT5 (Prop_lut5_I0_O)        0.303    10.152 r  mult[9]_i_5/O
                         net (fo=2, routed)           0.814    10.966    mult[9]_i_5_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.090 r  mult[9]_i_9/O
                         net (fo=1, routed)           0.000    11.090    mult[9]_i_9_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.637 r  mult_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.637    multOp[8]
    SLICE_X61Y81         FDRE                                         r  mult_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.495    25.121    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[8]/C
                         clock pessimism              0.287    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.062    25.434    mult_reg[8]
  -------------------------------------------------------------------
                         required time                         25.434    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                 13.797    

Slack (MET) :             13.835ns  (required time - arrival time)
  Source:                 in1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 2.635ns (42.780%)  route 3.524ns (57.220%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 25.121 - 20.000 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.439    clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  in1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.957 r  in1_reg[2]/Q
                         net (fo=9, routed)           1.353     7.311    in1[2]
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.435 r  mult[5]_i_8/O
                         net (fo=2, routed)           0.721     8.156    mult[5]_i_8_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I0_O)        0.124     8.280 r  mult[5]_i_11/O
                         net (fo=1, routed)           0.000     8.280    mult[5]_i_11_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.681 r  mult_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.681    mult_reg[5]_i_4_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.903 r  mult_reg[9]_i_10/O[0]
                         net (fo=3, routed)           0.896     9.798    mult_reg[9]_i_10_n_7
    SLICE_X61Y80         LUT3 (Prop_lut3_I0_O)        0.295    10.093 r  mult[5]_i_2/O
                         net (fo=2, routed)           0.555    10.648    mult[5]_i_2_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.327    10.975 r  mult[5]_i_5/O
                         net (fo=1, routed)           0.000    10.975    mult[5]_i_5_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.376 r  mult_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.376    mult_reg[5]_i_1_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.599 r  mult_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.599    multOp[6]
    SLICE_X61Y81         FDRE                                         r  mult_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.495    25.121    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[6]/C
                         clock pessimism              0.287    25.407    
                         clock uncertainty           -0.035    25.372    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)        0.062    25.434    mult_reg[6]
  -------------------------------------------------------------------
                         required time                         25.434    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 13.835    

Slack (MET) :             14.210ns  (required time - arrival time)
  Source:                 in1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 2.259ns (39.060%)  route 3.524ns (60.940%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.120ns = ( 25.120 - 20.000 ) 
    Source Clock Delay      (SCD):    5.439ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.439    clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  in1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.518     5.957 r  in1_reg[2]/Q
                         net (fo=9, routed)           1.353     7.311    in1[2]
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.435 r  mult[5]_i_8/O
                         net (fo=2, routed)           0.721     8.156    mult[5]_i_8_n_0
    SLICE_X62Y82         LUT5 (Prop_lut5_I0_O)        0.124     8.280 r  mult[5]_i_11/O
                         net (fo=1, routed)           0.000     8.280    mult[5]_i_11_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.681 r  mult_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.681    mult_reg[5]_i_4_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.903 r  mult_reg[9]_i_10/O[0]
                         net (fo=3, routed)           0.896     9.798    mult_reg[9]_i_10_n_7
    SLICE_X61Y80         LUT3 (Prop_lut3_I0_O)        0.295    10.093 r  mult[5]_i_2/O
                         net (fo=2, routed)           0.555    10.648    mult[5]_i_2_n_0
    SLICE_X61Y80         LUT6 (Prop_lut6_I0_O)        0.327    10.975 r  mult[5]_i_5/O
                         net (fo=1, routed)           0.000    10.975    mult[5]_i_5_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.223 r  mult_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.223    multOp[5]
    SLICE_X61Y80         FDRE                                         r  mult_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.494    25.120    clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  mult_reg[5]/C
                         clock pessimism              0.287    25.406    
                         clock uncertainty           -0.035    25.371    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)        0.062    25.433    mult_reg[5]
  -------------------------------------------------------------------
                         required time                         25.433    
                         arrival time                         -11.223    
  -------------------------------------------------------------------
                         slack                                 14.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 in2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.279ns (55.835%)  route 0.221ns (44.165%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  in2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.794 r  in2_reg[4]/Q
                         net (fo=20, routed)          0.221     2.014    in2[4]
    SLICE_X61Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.059 r  mult[9]_i_9/O
                         net (fo=1, routed)           0.000     2.059    mult[9]_i_9_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.129 r  mult_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.129    multOp[6]
    SLICE_X61Y81         FDRE                                         r  mult_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     2.150    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[6]/C
                         clock pessimism             -0.487     1.663    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.768    mult_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 in2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.274ns (53.295%)  route 0.240ns (46.705%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  in2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.794 r  in2_reg[4]/Q
                         net (fo=20, routed)          0.240     2.034    in2[4]
    SLICE_X61Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.079 r  mult[9]_i_8/O
                         net (fo=1, routed)           0.000     2.079    mult[9]_i_8_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.144 r  mult_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.144    multOp[7]
    SLICE_X61Y81         FDRE                                         r  mult_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     2.150    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[7]/C
                         clock pessimism             -0.487     1.663    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.768    mult_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 in1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.275ns (50.282%)  route 0.272ns (49.718%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.633    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  in1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.797 f  in1_reg[7]/Q
                         net (fo=9, routed)           0.272     2.069    in1[7]
    SLICE_X61Y82         LUT5 (Prop_lut5_I2_O)        0.045     2.114 r  mult[12]_i_4/O
                         net (fo=1, routed)           0.000     2.114    mult[12]_i_4_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.180 r  mult_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.180    multOp[12]
    SLICE_X61Y82         FDRE                                         r  mult_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     2.151    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[12]/C
                         clock pessimism             -0.487     1.664    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.105     1.769    mult_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 in1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.249ns (44.842%)  route 0.306ns (55.158%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.587     1.633    clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  in1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  in1_reg[1]/Q
                         net (fo=9, routed)           0.306     2.080    in1[1]
    SLICE_X61Y80         LUT6 (Prop_lut6_I4_O)        0.045     2.125 r  mult[5]_i_5/O
                         net (fo=1, routed)           0.000     2.125    mult[5]_i_5_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.188 r  mult_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.188    multOp[5]
    SLICE_X61Y80         FDRE                                         r  mult_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     2.149    clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  mult_reg[5]/C
                         clock pessimism             -0.487     1.662    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.105     1.767    mult_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 in2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.355ns (61.666%)  route 0.221ns (38.334%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  in2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.794 r  in2_reg[4]/Q
                         net (fo=20, routed)          0.221     2.014    in2[4]
    SLICE_X61Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.059 r  mult[9]_i_9/O
                         net (fo=1, routed)           0.000     2.059    mult[9]_i_9_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.205 r  mult_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.205    multOp[8]
    SLICE_X61Y81         FDRE                                         r  mult_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     2.150    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[8]/C
                         clock pessimism             -0.487     1.663    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.768    mult_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 in2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.375ns (62.953%)  route 0.221ns (37.047%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  in2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.794 r  in2_reg[4]/Q
                         net (fo=20, routed)          0.221     2.014    in2[4]
    SLICE_X61Y81         LUT6 (Prop_lut6_I3_O)        0.045     2.059 r  mult[9]_i_9/O
                         net (fo=1, routed)           0.000     2.059    mult[9]_i_9_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.225 r  mult_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.225    multOp[9]
    SLICE_X61Y81         FDRE                                         r  mult_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.851     2.150    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[9]/C
                         clock pessimism             -0.487     1.663    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.105     1.768    mult_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 in2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.274ns (45.090%)  route 0.334ns (54.910%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  in2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.794 r  in2_reg[4]/Q
                         net (fo=20, routed)          0.334     2.127    in2[4]
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.045     2.172 r  mult[12]_i_5/O
                         net (fo=1, routed)           0.000     2.172    mult[12]_i_5_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.237 r  mult_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.237    multOp[11]
    SLICE_X61Y82         FDRE                                         r  mult_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     2.151    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[11]/C
                         clock pessimism             -0.487     1.664    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.105     1.769    mult_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 in2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mult_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.279ns (45.613%)  route 0.333ns (54.387%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  in2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.794 r  in2_reg[4]/Q
                         net (fo=20, routed)          0.333     2.126    in2[4]
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.171 r  mult[12]_i_6/O
                         net (fo=1, routed)           0.000     2.171    mult[12]_i_6_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.241 r  mult_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.241    multOp[10]
    SLICE_X61Y82         FDRE                                         r  mult_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.852     2.151    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[10]/C
                         clock pessimism             -0.487     1.664    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.105     1.769    mult_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.473    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y83    in1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X63Y84    in1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y88    in1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y85    in1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y87    in1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y87    in1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y87    in1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y85    in1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y89    in2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y83    in1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y83    in1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y84    in1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y84    in1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y88    in1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y88    in1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    in1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    in1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y87    in1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y87    in1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y83    in1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y83    in1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y84    in1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X63Y84    in1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y88    in1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y88    in1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    in1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y85    in1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y87    in1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X60Y87    in1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 3.963ns (56.127%)  route 3.098ns (43.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.614     5.433    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.889 r  mult_reg[12]/Q
                         net (fo=1, routed)           3.098     8.987    o_OBUF[7]
    T3                   OBUF (Prop_obuf_I_O)         3.507    12.494 r  o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.494    o[7]
    T3                                                                r  o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 3.975ns (57.532%)  route 2.934ns (42.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.614     5.433    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.889 r  mult_reg[11]/Q
                         net (fo=1, routed)           2.934     8.823    o_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.519    12.342 r  o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.342    o[6]
    R3                                                                r  o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.456ns  (logic 3.971ns (61.514%)  route 2.485ns (38.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.614     5.433    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.889 r  mult_reg[10]/Q
                         net (fo=1, routed)           2.485     8.374    o_OBUF[5]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.889 r  o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.889    o[5]
    P1                                                                r  o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.974ns (67.793%)  route 1.888ns (32.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.612     5.431    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  mult_reg[6]/Q
                         net (fo=1, routed)           1.888     7.775    o_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.293 r  o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.293    o[1]
    P3                                                                r  o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 3.963ns (68.134%)  route 1.854ns (31.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.611     5.430    clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  mult_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.456     5.886 r  mult_reg[5]/Q
                         net (fo=1, routed)           1.854     7.740    o_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.247 r  o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.247    o[0]
    N3                                                                r  o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.794ns  (logic 3.965ns (68.439%)  route 1.829ns (31.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.612     5.431    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  mult_reg[9]/Q
                         net (fo=1, routed)           1.829     7.716    o_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         3.509    11.225 r  o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.225    o[4]
    N2                                                                r  o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 3.966ns (68.471%)  route 1.826ns (31.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.612     5.431    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  mult_reg[8]/Q
                         net (fo=1, routed)           1.826     7.713    o_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.510    11.223 r  o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.223    o[3]
    N1                                                                r  o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.967ns (70.182%)  route 1.686ns (29.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.612     5.431    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  mult_reg[7]/Q
                         net (fo=1, routed)           1.686     7.573    o_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         3.511    11.084 r  o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.084    o[2]
    M2                                                                r  o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.353ns (80.130%)  route 0.336ns (19.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.629    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  mult_reg[7]/Q
                         net (fo=1, routed)           0.336     2.105    o_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         1.212     3.318 r  o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.318    o[2]
    M2                                                                r  o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.351ns (77.534%)  route 0.392ns (22.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.629    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  mult_reg[9]/Q
                         net (fo=1, routed)           0.392     2.161    o_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         1.210     3.371 r  o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.371    o[4]
    N2                                                                r  o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.352ns (77.562%)  route 0.391ns (22.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.629    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  mult_reg[8]/Q
                         net (fo=1, routed)           0.391     2.161    o_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         1.211     3.371 r  o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.371    o[3]
    N1                                                                r  o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.349ns (76.886%)  route 0.406ns (23.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.628    clk_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  mult_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  mult_reg[5]/Q
                         net (fo=1, routed)           0.406     2.174    o_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.383 r  o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.383    o[0]
    N3                                                                r  o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.360ns (76.534%)  route 0.417ns (23.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.583     1.629    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  mult_reg[6]/Q
                         net (fo=1, routed)           0.417     2.187    o_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.406 r  o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.406    o[1]
    P3                                                                r  o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.357ns (66.342%)  route 0.689ns (33.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  mult_reg[10]/Q
                         net (fo=1, routed)           0.689     2.459    o_OBUF[5]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.676 r  o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.676    o[5]
    P1                                                                r  o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.361ns (60.566%)  route 0.886ns (39.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  mult_reg[11]/Q
                         net (fo=1, routed)           0.886     2.656    o_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         1.220     3.876 r  o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.876    o[6]
    R3                                                                r  o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.349ns (58.764%)  route 0.947ns (41.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.630    clk_IBUF_BUFG
    SLICE_X61Y82         FDRE                                         r  mult_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  mult_reg[12]/Q
                         net (fo=1, routed)           0.947     2.717    o_OBUF[7]
    T3                   OBUF (Prop_obuf_I_O)         1.208     3.925 r  o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.925    o[7]
    T3                                                                r  o[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m1[6]
                            (input port)
  Destination:            in1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 1.465ns (26.118%)  route 4.144ns (73.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  m1[6] (IN)
                         net (fo=0)                   0.000     0.000    m1[6]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  m1_IBUF[6]_inst/O
                         net (fo=1, routed)           4.144     5.610    m1_IBUF[6]
    SLICE_X60Y87         FDRE                                         r  in1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     5.127    clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  in1_reg[6]/C

Slack:                    inf
  Source:                 m1[4]
                            (input port)
  Destination:            in1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.599ns  (logic 1.448ns (25.864%)  route 4.151ns (74.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  m1[4] (IN)
                         net (fo=0)                   0.000     0.000    m1[4]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  m1_IBUF[4]_inst/O
                         net (fo=1, routed)           4.151     5.599    m1_IBUF[4]
    SLICE_X60Y87         FDRE                                         r  in1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     5.127    clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  in1_reg[4]/C

Slack:                    inf
  Source:                 m1[5]
                            (input port)
  Destination:            in1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.367ns  (logic 1.470ns (27.388%)  route 3.897ns (72.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  m1[5] (IN)
                         net (fo=0)                   0.000     0.000    m1[5]
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  m1_IBUF[5]_inst/O
                         net (fo=1, routed)           3.897     5.367    m1_IBUF[5]
    SLICE_X60Y87         FDRE                                         r  in1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     5.127    clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  in1_reg[5]/C

Slack:                    inf
  Source:                 m1[2]
                            (input port)
  Destination:            in1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.102ns  (logic 1.457ns (28.555%)  route 3.645ns (71.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  m1[2] (IN)
                         net (fo=0)                   0.000     0.000    m1[2]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m1_IBUF[2]_inst/O
                         net (fo=1, routed)           3.645     5.102    m1_IBUF[2]
    SLICE_X60Y88         FDRE                                         r  in1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.502     5.128    clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  in1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mult_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 1.450ns (40.072%)  route 2.168ns (59.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          2.168     3.618    reset_IBUF
    SLICE_X61Y81         FDRE                                         r  mult_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.495     5.121    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mult_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 1.450ns (40.072%)  route 2.168ns (59.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          2.168     3.618    reset_IBUF
    SLICE_X61Y81         FDRE                                         r  mult_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.495     5.121    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mult_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 1.450ns (40.072%)  route 2.168ns (59.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          2.168     3.618    reset_IBUF
    SLICE_X61Y81         FDRE                                         r  mult_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.495     5.121    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mult_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 1.450ns (40.072%)  route 2.168ns (59.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          2.168     3.618    reset_IBUF
    SLICE_X61Y81         FDRE                                         r  mult_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.495     5.121    clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  mult_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            in1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.450ns (40.460%)  route 2.133ns (59.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          2.133     3.583    reset_IBUF
    SLICE_X64Y85         FDRE                                         r  in1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     5.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  in1_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            in1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.583ns  (logic 1.450ns (40.460%)  route 2.133ns (59.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  reset_IBUF_inst/O
                         net (fo=21, routed)          2.133     3.583    reset_IBUF
    SLICE_X64Y85         FDRE                                         r  in1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.501     5.127    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  in1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m2[4]
                            (input port)
  Destination:            in2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.225ns (43.159%)  route 0.296ns (56.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  m2[4] (IN)
                         net (fo=0)                   0.000     0.000    m2[4]
    M1                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m2_IBUF[4]_inst/O
                         net (fo=1, routed)           0.296     0.520    m2_IBUF[4]
    SLICE_X64Y81         FDRE                                         r  in2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.853     2.152    clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  in2_reg[4]/C

Slack:                    inf
  Source:                 m2[3]
                            (input port)
  Destination:            in2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.229ns (40.940%)  route 0.331ns (59.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  m2[3] (IN)
                         net (fo=0)                   0.000     0.000    m2[3]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  m2_IBUF[3]_inst/O
                         net (fo=1, routed)           0.331     0.560    m2_IBUF[3]
    SLICE_X64Y87         FDRE                                         r  in2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.858     2.157    clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  in2_reg[3]/C

Slack:                    inf
  Source:                 m1[3]
                            (input port)
  Destination:            in1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.224ns (39.655%)  route 0.340ns (60.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  m1[3] (IN)
                         net (fo=0)                   0.000     0.000    m1[3]
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  m1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.340     0.564    m1_IBUF[3]
    SLICE_X64Y85         FDRE                                         r  in1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  in1_reg[3]/C

Slack:                    inf
  Source:                 m1[1]
                            (input port)
  Destination:            in1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.217ns (37.861%)  route 0.356ns (62.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  m1[1] (IN)
                         net (fo=0)                   0.000     0.000    m1[1]
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  m1_IBUF[1]_inst/O
                         net (fo=1, routed)           0.356     0.572    m1_IBUF[1]
    SLICE_X63Y84         FDRE                                         r  in1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.855     2.155    clk_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  in1_reg[1]/C

Slack:                    inf
  Source:                 m2[2]
                            (input port)
  Destination:            in2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.235ns (40.758%)  route 0.341ns (59.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  m2[2] (IN)
                         net (fo=0)                   0.000     0.000    m2[2]
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  m2_IBUF[2]_inst/O
                         net (fo=1, routed)           0.341     0.576    m2_IBUF[2]
    SLICE_X63Y87         FDRE                                         r  in2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.858     2.157    clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  in2_reg[2]/C

Slack:                    inf
  Source:                 m1[0]
                            (input port)
  Destination:            in1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.225ns (38.804%)  route 0.356ns (61.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  m1[0] (IN)
                         net (fo=0)                   0.000     0.000    m1[0]
    M3                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.356     0.581    m1_IBUF[0]
    SLICE_X63Y83         FDRE                                         r  in1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.855     2.154    clk_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  in1_reg[0]/C

Slack:                    inf
  Source:                 m1[7]
                            (input port)
  Destination:            in1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.217ns (35.334%)  route 0.397ns (64.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  m1[7] (IN)
                         net (fo=0)                   0.000     0.000    m1[7]
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  m1_IBUF[7]_inst/O
                         net (fo=1, routed)           0.397     0.613    m1_IBUF[7]
    SLICE_X64Y85         FDRE                                         r  in1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.856     2.156    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  in1_reg[7]/C

Slack:                    inf
  Source:                 m2[1]
                            (input port)
  Destination:            in2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.220ns (35.525%)  route 0.399ns (64.475%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  m2[1] (IN)
                         net (fo=0)                   0.000     0.000    m2[1]
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  m2_IBUF[1]_inst/O
                         net (fo=1, routed)           0.399     0.619    m2_IBUF[1]
    SLICE_X63Y87         FDRE                                         r  in2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.858     2.157    clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  in2_reg[1]/C

Slack:                    inf
  Source:                 m2[0]
                            (input port)
  Destination:            in2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.218ns (34.419%)  route 0.416ns (65.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  m2[0] (IN)
                         net (fo=0)                   0.000     0.000    m2[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  m2_IBUF[0]_inst/O
                         net (fo=1, routed)           0.416     0.634    m2_IBUF[0]
    SLICE_X64Y89         FDRE                                         r  in2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.860     2.159    clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  in2_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            in2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.218ns (30.427%)  route 0.498ns (69.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  reset_IBUF_inst/O
                         net (fo=21, routed)          0.498     0.716    reset_IBUF
    SLICE_X64Y87         FDRE                                         r  in2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.858     2.157    clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  in2_reg[3]/C





