# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Instrumentation.srcs/sources_1/ip/clk_5_10" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_ADC_0/src/Wave_Ram/sim/Wave_Ram.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_ADC_0/sim/Clk_Division.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_ADC_0/sim/Freq_Cal.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_ADC_0/sim/Driver_ADC_0.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_DAC_0/src/Sin_Rom/sim/Sin_Rom.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_DAC_0/src/Square_Rom/sim/Square_Rom.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_DAC_0/src/Triangle_Rom/sim/Triangle_Rom.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_DAC_0/sim/DDS_Addr_Generator.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC.v" \
"../../../../Instrumentation.srcs/sources_1/ip/Driver_DAC_0/sim/Driver_DAC_0.v" \
"../../../../Instrumentation.srcs/sources_1/ip/clk_5_10/clk_5_10_clk_wiz.v" \
"../../../../Instrumentation.srcs/sources_1/ip/clk_5_10/clk_5_10.v" \
"../../../../Instrumentation.srcs/sources_1/new/Instrumentation.v" \
"../../../../Instrumentation.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
