// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/23/2016 21:08:01"

// 
// Device: Altera EP4CGX50CF23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Memoria (
	pin_name2,
	pin_name1,
	DadosMen,
	Write_enable,
	Read_enable,
	clk_mem,
	Endereco,
	Dados_escrita);
output 	pin_name2;
input 	pin_name1;
output 	[31:0] DadosMen;
input 	Write_enable;
input 	Read_enable;
input 	clk_mem;
input 	[31:0] Endereco;
input 	[31:0] Dados_escrita;

// Design Ports Information
// pin_name2	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[31]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[30]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[29]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[28]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[27]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[26]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[25]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[24]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[23]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[22]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[21]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[20]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[19]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[18]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[17]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[16]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[15]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[13]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[12]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[11]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[10]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[8]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[7]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[4]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[3]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[1]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DadosMen[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[31]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[30]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[29]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[28]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[27]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[26]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[25]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[24]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[23]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[22]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[21]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[20]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[19]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[18]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[1]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[0]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pin_name1	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[17]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Write_enable	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[16]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[15]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Read_enable	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_mem	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[31]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[3]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[5]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[6]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[7]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[8]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[9]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[10]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[11]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[12]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[13]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Endereco[14]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[30]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[29]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[28]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[27]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[26]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[25]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[24]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[23]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[22]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[21]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[20]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[19]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[18]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[17]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[16]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[15]	=>  Location: PIN_A1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[14]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[13]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[12]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[11]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[10]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[9]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[8]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[7]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[6]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[5]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[4]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[3]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[2]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[1]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Dados_escrita[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPS_Multiciclo_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~80_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~85_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~87_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~92_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~95_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~102_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~105_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~115_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~145_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~147_combout ;
wire \Endereco[31]~input_o ;
wire \Endereco[30]~input_o ;
wire \Endereco[29]~input_o ;
wire \Endereco[28]~input_o ;
wire \Endereco[27]~input_o ;
wire \Endereco[26]~input_o ;
wire \Endereco[25]~input_o ;
wire \Endereco[24]~input_o ;
wire \Endereco[23]~input_o ;
wire \Endereco[22]~input_o ;
wire \Endereco[21]~input_o ;
wire \Endereco[20]~input_o ;
wire \Endereco[19]~input_o ;
wire \Endereco[18]~input_o ;
wire \Endereco[1]~input_o ;
wire \Endereco[0]~input_o ;
wire \pin_name1~input_o ;
wire \inst2|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_pin_name2_outclk ;
wire \Endereco[16]~input_o ;
wire \Read_enable~input_o ;
wire \clk_mem~input_o ;
wire \clk_mem~inputclkctrl_outclk ;
wire \Endereco[17]~input_o ;
wire \inst|altsyncram_component|auto_generated|rden_a_store~q ;
wire \Write_enable~input_o ;
wire \inst|altsyncram_component|auto_generated|wren_a_store~q ;
wire \inst|altsyncram_component|auto_generated|_~0_combout ;
wire \Dados_escrita[31]~input_o ;
wire \Endereco[2]~input_o ;
wire \Endereco[3]~input_o ;
wire \Endereco[4]~input_o ;
wire \Endereco[5]~input_o ;
wire \Endereco[6]~input_o ;
wire \Endereco[7]~input_o ;
wire \Endereco[8]~input_o ;
wire \Endereco[9]~input_o ;
wire \Endereco[10]~input_o ;
wire \Endereco[11]~input_o ;
wire \Endereco[12]~input_o ;
wire \Endereco[13]~input_o ;
wire \Endereco[14]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \Endereco[15]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \Dados_escrita[30]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \Dados_escrita[29]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \Dados_escrita[28]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \Dados_escrita[27]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \Dados_escrita[26]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \Dados_escrita[25]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \Dados_escrita[24]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \Dados_escrita[23]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \Dados_escrita[22]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \Dados_escrita[21]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \Dados_escrita[20]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \Dados_escrita[19]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \Dados_escrita[18]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \Dados_escrita[17]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \Dados_escrita[16]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \Dados_escrita[15]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~81_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~82_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~83_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~84_combout ;
wire \Dados_escrita[14]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~86_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~88_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~89_combout ;
wire \Dados_escrita[13]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~90_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~91_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~93_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~94_combout ;
wire \Dados_escrita[12]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~97_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~98_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~96_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~99_combout ;
wire \Dados_escrita[11]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~100_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~101_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~103_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~104_combout ;
wire \Dados_escrita[10]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~107_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~108_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~106_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~109_combout ;
wire \Dados_escrita[9]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~112_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~113_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~110_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~111_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~114_combout ;
wire \Dados_escrita[8]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~116_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~117_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~118_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~119_combout ;
wire \Dados_escrita[7]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~120_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~121_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~122_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~123_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~124_combout ;
wire \Dados_escrita[6]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~127_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~128_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~125_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~126_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~129_combout ;
wire \Dados_escrita[5]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~130_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~131_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~132_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~133_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~134_combout ;
wire \Dados_escrita[4]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~137_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~138_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~135_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~136_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~139_combout ;
wire \Dados_escrita[3]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~140_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~141_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~142_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~143_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~144_combout ;
wire \Dados_escrita[2]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~148_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~146_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~149_combout ;
wire \Dados_escrita[1]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~152_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~153_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~150_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~151_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~154_combout ;
wire \Dados_escrita[0]~input_o ;
wire \inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~157_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~158_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~155_combout ;
wire \inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~156_combout ;
wire \inst|altsyncram_component|auto_generated|mux2|_~159_combout ;
wire [3:0] \inst|altsyncram_component|auto_generated|decode3|w_anode1674w ;
wire [2:0] \inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \inst|altsyncram_component|auto_generated|decode3|w_anode1607w ;
wire [3:0] \inst|altsyncram_component|auto_generated|decode3|w_anode1684w ;
wire [3:0] \inst|altsyncram_component|auto_generated|decode3|w_anode1644w ;
wire [3:0] \inst|altsyncram_component|auto_generated|decode3|w_anode1624w ;
wire [3:0] \inst|altsyncram_component|auto_generated|decode3|w_anode1664w ;
wire [3:0] \inst|altsyncram_component|auto_generated|decode3|w_anode1654w ;
wire [3:0] \inst|altsyncram_component|auto_generated|decode3|w_anode1634w ;
wire [3:0] \inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w ;
wire [3:0] \inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w ;
wire [3:0] \inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w ;
wire [3:0] \inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w ;
wire [3:0] \inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w ;
wire [3:0] \inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w ;
wire [3:0] \inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w ;
wire [3:0] \inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w ;
wire [4:0] \inst2|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \inst2|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;

assign \inst2|altpll_component|auto_generated|wire_pll1_clk [0] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [1] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [2] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [3] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst2|altpll_component|auto_generated|wire_pll1_clk [4] = \inst2|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

// Location: M9K_X35_Y27_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[31]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 31;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y25_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[31]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 31;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y19_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[30]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 30;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y17_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[30]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y12_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[30]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y55_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[29]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 29;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y49_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[29]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 29;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y52_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[29]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y56_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[29]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032E0203;
// synopsys translate_on

// Location: M9K_X21_Y30_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[28]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 28;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y32_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[28]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 28;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y34_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[28]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y11_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[28]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032C0403;
// synopsys translate_on

// Location: M9K_X21_Y25_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[27]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 27;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y15_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[27]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 27;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y15_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[27]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y10_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[27]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000104320D;
// synopsys translate_on

// Location: M9K_X35_Y37_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[26]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 26;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y34_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[26]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 26;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y34_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[26]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y26_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[25]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y26_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[25]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y30_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[25]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y32_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[24]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 24;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y28_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[23]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 23;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y30_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[23]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y22_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[23]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y19_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[22]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 22;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y14_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[22]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 22;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y18_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[22]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y15_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[22]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y19_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[21]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y14_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[21]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y12_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[21]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y24_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[20]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y21_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[20]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y51_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[19]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y55_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[19]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E3C6FE;
// synopsys translate_on

// Location: M9K_X12_Y46_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[18]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y52_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[18]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y50_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[18]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y52_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[18]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002228000;
// synopsys translate_on

// Location: M9K_X5_Y31_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[17]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y30_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[17]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y29_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[16]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y30_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[16]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y39_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[16]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFC6C3;
// synopsys translate_on

// Location: M9K_X12_Y35_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[15]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y35_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[15]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y33_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[15]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y49_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[14]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y54_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[14]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y53_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[14]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y57_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[14]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001DC9F0;
// synopsys translate_on

// Location: M9K_X5_Y19_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[13]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y17_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[13]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y12_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[13]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C8800;
// synopsys translate_on

// Location: M9K_X46_Y46_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[12]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y52_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[12]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y39_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[12]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y56_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[12]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C41F1;
// synopsys translate_on

// Location: M9K_X5_Y27_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[11]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y25_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[11]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y13_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[11]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CC9F0;
// synopsys translate_on

// Location: M9K_X46_Y45_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[10]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y50_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[10]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y42_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[10]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y52_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[9]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y51_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[9]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y42_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[9]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y56_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[9]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000;
// synopsys translate_on

// Location: M9K_X5_Y38_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[8]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y35_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[8]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y37_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[8]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y51_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[7]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y47_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[7]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y14_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[6]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y18_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[6]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y19_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[5]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y18_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[5]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y55_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[4]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y51_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[4]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y36_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[4]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y38_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[4]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y39_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[3]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y43_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[3]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y38_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[3]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y42_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[3]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004CC3A00;
// synopsys translate_on

// Location: M9K_X46_Y35_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[2]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y38_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[2]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y41_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[2]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008;
// synopsys translate_on

// Location: M9K_X46_Y37_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[2]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003413C8;
// synopsys translate_on

// Location: M9K_X12_Y28_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[1]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y28_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[1]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y26_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[1]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008DBD20;
// synopsys translate_on

// Location: M9K_X12_Y23_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[1]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y43_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[0]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y43_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[0]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y47_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[0]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005;
// synopsys translate_on

// Location: M9K_X21_Y44_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[0]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hAEA4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hCCE2;
defparam \inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hCCE2;
defparam \inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\inst|altsyncram_component|auto_generated|ram_block1a187~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  & 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hCEC2;
defparam \inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & 
// !\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hCCB8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hCBC8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~45_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hFA44;
defparam \inst|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~50_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a181~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a149~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hE5E0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~62_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hADA8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~65_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a178~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a146~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'hE5E0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~67_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'hADA8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~77_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hF4A4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y35_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~80 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~80_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a175~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a143~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~80 .lut_mask = 16'hE5E0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~85 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~85_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~85 .lut_mask = 16'hADA8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~87 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~87_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// !\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~87 .lut_mask = 16'hF0AC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~92 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~92_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~92 .lut_mask = 16'hAEA4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~95 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~95_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a140~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~95 .lut_mask = 16'hEE30;
defparam \inst|altsyncram_component|auto_generated|mux2|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~102 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~102_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~102 .lut_mask = 16'hB9A8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~105 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~105_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~105 .lut_mask = 16'hFC22;
defparam \inst|altsyncram_component|auto_generated|mux2|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~115 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~115_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\inst|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  & 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~115 .lut_mask = 16'hAEA4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~145 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~145_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~145 .lut_mask = 16'hDC98;
defparam \inst|altsyncram_component|auto_generated|mux2|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~147 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~147_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~147 .lut_mask = 16'hB9A8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|decode3|w_anode1674w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3] = (\Write_enable~input_o  & (\Endereco[16]~input_o  & (!\Endereco[15]~input_o  & \Endereco[17]~input_o )))

	.dataa(\Write_enable~input_o ),
	.datab(\Endereco[16]~input_o ),
	.datac(\Endereco[15]~input_o ),
	.datad(\Endereco[17]~input_o ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1674w[3] .lut_mask = 16'h0800;
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1674w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|decode3|w_anode1664w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3] = (\Write_enable~input_o  & (!\Endereco[16]~input_o  & (\Endereco[15]~input_o  & \Endereco[17]~input_o )))

	.dataa(\Write_enable~input_o ),
	.datab(\Endereco[16]~input_o ),
	.datac(\Endereco[15]~input_o ),
	.datad(\Endereco[17]~input_o ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1664w[3] .lut_mask = 16'h2000;
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1664w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|decode3|w_anode1654w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3] = (\Write_enable~input_o  & (!\Endereco[16]~input_o  & (!\Endereco[15]~input_o  & \Endereco[17]~input_o )))

	.dataa(\Write_enable~input_o ),
	.datab(\Endereco[16]~input_o ),
	.datac(\Endereco[15]~input_o ),
	.datad(\Endereco[17]~input_o ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1654w[3] .lut_mask = 16'h0200;
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1654w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|decode3|w_anode1684w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3] = (\Write_enable~input_o  & (\Endereco[16]~input_o  & (\Endereco[15]~input_o  & \Endereco[17]~input_o )))

	.dataa(\Write_enable~input_o ),
	.datab(\Endereco[16]~input_o ),
	.datac(\Endereco[15]~input_o ),
	.datad(\Endereco[17]~input_o ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1684w[3] .lut_mask = 16'h8000;
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1684w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|decode3|w_anode1624w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3] = (\Write_enable~input_o  & (!\Endereco[16]~input_o  & (\Endereco[15]~input_o  & !\Endereco[17]~input_o )))

	.dataa(\Write_enable~input_o ),
	.datab(\Endereco[16]~input_o ),
	.datac(\Endereco[15]~input_o ),
	.datad(\Endereco[17]~input_o ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1624w[3] .lut_mask = 16'h0020;
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1624w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|decode3|w_anode1634w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3] = (\Write_enable~input_o  & (\Endereco[16]~input_o  & (!\Endereco[15]~input_o  & !\Endereco[17]~input_o )))

	.dataa(\Write_enable~input_o ),
	.datab(\Endereco[16]~input_o ),
	.datac(\Endereco[15]~input_o ),
	.datad(\Endereco[17]~input_o ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1634w[3] .lut_mask = 16'h0008;
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1634w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|decode3|w_anode1607w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3] = (\Write_enable~input_o  & (!\Endereco[16]~input_o  & (!\Endereco[15]~input_o  & !\Endereco[17]~input_o )))

	.dataa(\Write_enable~input_o ),
	.datab(\Endereco[16]~input_o ),
	.datac(\Endereco[15]~input_o ),
	.datad(\Endereco[17]~input_o ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1607w[3] .lut_mask = 16'h0002;
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1607w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|decode3|w_anode1644w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3] = (\Write_enable~input_o  & (\Endereco[16]~input_o  & (\Endereco[15]~input_o  & !\Endereco[17]~input_o )))

	.dataa(\Write_enable~input_o ),
	.datab(\Endereco[16]~input_o ),
	.datac(\Endereco[15]~input_o ),
	.datad(\Endereco[17]~input_o ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1644w[3] .lut_mask = 16'h0080;
defparam \inst|altsyncram_component|auto_generated|decode3|w_anode1644w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneiv_io_obuf \pin_name2~output (
	.i(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_pin_name2_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pin_name2),
	.obar());
// synopsys translate_off
defparam \pin_name2~output .bus_hold = "false";
defparam \pin_name2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cycloneiv_io_obuf \DadosMen[31]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[31]),
	.obar());
// synopsys translate_off
defparam \DadosMen[31]~output .bus_hold = "false";
defparam \DadosMen[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N16
cycloneiv_io_obuf \DadosMen[30]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[30]),
	.obar());
// synopsys translate_off
defparam \DadosMen[30]~output .bus_hold = "false";
defparam \DadosMen[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N2
cycloneiv_io_obuf \DadosMen[29]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[29]),
	.obar());
// synopsys translate_off
defparam \DadosMen[29]~output .bus_hold = "false";
defparam \DadosMen[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneiv_io_obuf \DadosMen[28]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[28]),
	.obar());
// synopsys translate_off
defparam \DadosMen[28]~output .bus_hold = "false";
defparam \DadosMen[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneiv_io_obuf \DadosMen[27]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[27]),
	.obar());
// synopsys translate_off
defparam \DadosMen[27]~output .bus_hold = "false";
defparam \DadosMen[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N9
cycloneiv_io_obuf \DadosMen[26]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[26]),
	.obar());
// synopsys translate_off
defparam \DadosMen[26]~output .bus_hold = "false";
defparam \DadosMen[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cycloneiv_io_obuf \DadosMen[25]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[25]),
	.obar());
// synopsys translate_off
defparam \DadosMen[25]~output .bus_hold = "false";
defparam \DadosMen[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y67_N16
cycloneiv_io_obuf \DadosMen[24]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[24]),
	.obar());
// synopsys translate_off
defparam \DadosMen[24]~output .bus_hold = "false";
defparam \DadosMen[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N16
cycloneiv_io_obuf \DadosMen[23]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[23]),
	.obar());
// synopsys translate_off
defparam \DadosMen[23]~output .bus_hold = "false";
defparam \DadosMen[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneiv_io_obuf \DadosMen[22]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[22]),
	.obar());
// synopsys translate_off
defparam \DadosMen[22]~output .bus_hold = "false";
defparam \DadosMen[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N23
cycloneiv_io_obuf \DadosMen[21]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[21]),
	.obar());
// synopsys translate_off
defparam \DadosMen[21]~output .bus_hold = "false";
defparam \DadosMen[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N23
cycloneiv_io_obuf \DadosMen[20]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[20]),
	.obar());
// synopsys translate_off
defparam \DadosMen[20]~output .bus_hold = "false";
defparam \DadosMen[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y67_N23
cycloneiv_io_obuf \DadosMen[19]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[19]),
	.obar());
// synopsys translate_off
defparam \DadosMen[19]~output .bus_hold = "false";
defparam \DadosMen[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y67_N2
cycloneiv_io_obuf \DadosMen[18]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[18]),
	.obar());
// synopsys translate_off
defparam \DadosMen[18]~output .bus_hold = "false";
defparam \DadosMen[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y67_N9
cycloneiv_io_obuf \DadosMen[17]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[17]),
	.obar());
// synopsys translate_off
defparam \DadosMen[17]~output .bus_hold = "false";
defparam \DadosMen[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y67_N2
cycloneiv_io_obuf \DadosMen[16]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[16]),
	.obar());
// synopsys translate_off
defparam \DadosMen[16]~output .bus_hold = "false";
defparam \DadosMen[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneiv_io_obuf \DadosMen[15]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[15]),
	.obar());
// synopsys translate_off
defparam \DadosMen[15]~output .bus_hold = "false";
defparam \DadosMen[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N23
cycloneiv_io_obuf \DadosMen[14]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[14]),
	.obar());
// synopsys translate_off
defparam \DadosMen[14]~output .bus_hold = "false";
defparam \DadosMen[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \DadosMen[13]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[13]),
	.obar());
// synopsys translate_off
defparam \DadosMen[13]~output .bus_hold = "false";
defparam \DadosMen[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y42_N2
cycloneiv_io_obuf \DadosMen[12]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[12]),
	.obar());
// synopsys translate_off
defparam \DadosMen[12]~output .bus_hold = "false";
defparam \DadosMen[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cycloneiv_io_obuf \DadosMen[11]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[11]),
	.obar());
// synopsys translate_off
defparam \DadosMen[11]~output .bus_hold = "false";
defparam \DadosMen[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y42_N9
cycloneiv_io_obuf \DadosMen[10]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[10]),
	.obar());
// synopsys translate_off
defparam \DadosMen[10]~output .bus_hold = "false";
defparam \DadosMen[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y67_N9
cycloneiv_io_obuf \DadosMen[9]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~114_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[9]),
	.obar());
// synopsys translate_off
defparam \DadosMen[9]~output .bus_hold = "false";
defparam \DadosMen[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cycloneiv_io_obuf \DadosMen[8]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[8]),
	.obar());
// synopsys translate_off
defparam \DadosMen[8]~output .bus_hold = "false";
defparam \DadosMen[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y67_N9
cycloneiv_io_obuf \DadosMen[7]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~124_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[7]),
	.obar());
// synopsys translate_off
defparam \DadosMen[7]~output .bus_hold = "false";
defparam \DadosMen[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneiv_io_obuf \DadosMen[6]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~129_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[6]),
	.obar());
// synopsys translate_off
defparam \DadosMen[6]~output .bus_hold = "false";
defparam \DadosMen[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N9
cycloneiv_io_obuf \DadosMen[5]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~134_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[5]),
	.obar());
// synopsys translate_off
defparam \DadosMen[5]~output .bus_hold = "false";
defparam \DadosMen[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y67_N2
cycloneiv_io_obuf \DadosMen[4]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[4]),
	.obar());
// synopsys translate_off
defparam \DadosMen[4]~output .bus_hold = "false";
defparam \DadosMen[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y67_N23
cycloneiv_io_obuf \DadosMen[3]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~144_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[3]),
	.obar());
// synopsys translate_off
defparam \DadosMen[3]~output .bus_hold = "false";
defparam \DadosMen[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y67_N23
cycloneiv_io_obuf \DadosMen[2]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[2]),
	.obar());
// synopsys translate_off
defparam \DadosMen[2]~output .bus_hold = "false";
defparam \DadosMen[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneiv_io_obuf \DadosMen[1]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~154_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[1]),
	.obar());
// synopsys translate_off
defparam \DadosMen[1]~output .bus_hold = "false";
defparam \DadosMen[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y67_N9
cycloneiv_io_obuf \DadosMen[0]~output (
	.i(\inst|altsyncram_component|auto_generated|mux2|_~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DadosMen[0]),
	.obar());
// synopsys translate_off
defparam \DadosMen[0]~output .bus_hold = "false";
defparam \DadosMen[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneiv_io_ibuf \pin_name1~input (
	.i(pin_name1),
	.ibar(gnd),
	.o(\pin_name1~input_o ));
// synopsys translate_off
defparam \pin_name1~input .bus_hold = "false";
defparam \pin_name1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneiv_pll \inst2|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\pin_name1~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst2|altpll_component|auto_generated|wire_pll1_fbout ),
	.icdrclk(),
	.fref(),
	.clk(\inst2|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \inst2|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst2|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst2|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \inst2|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst2|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_divider = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .feedback_external_loop_divider = "false";
defparam \inst2|altpll_component|auto_generated|pll1 .feedback_source = -1;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 10000;
defparam \inst2|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst2|altpll_component|auto_generated|pll1 .m = 8;
defparam \inst2|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst2|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst2|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst2|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6380;
defparam \inst2|altpll_component|auto_generated|pll1 .pll_type = "mpll";
defparam \inst2|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst2|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst2|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_center = 1250;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst2|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_min = 1250;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 156;
defparam \inst2|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneiv_clkctrl \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_pin_name2 (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst2|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_pin_name2_outclk ));
// synopsys translate_off
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_pin_name2 .clock_type = "external clock output";
defparam \inst2|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_pin_name2 .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneiv_io_ibuf \Endereco[16]~input (
	.i(Endereco[16]),
	.ibar(gnd),
	.o(\Endereco[16]~input_o ));
// synopsys translate_off
defparam \Endereco[16]~input .bus_hold = "false";
defparam \Endereco[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N8
cycloneiv_io_ibuf \Read_enable~input (
	.i(Read_enable),
	.ibar(gnd),
	.o(\Read_enable~input_o ));
// synopsys translate_off
defparam \Read_enable~input .bus_hold = "false";
defparam \Read_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y31_N25
dffeas \inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk_mem~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Endereco[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Read_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
cycloneiv_io_ibuf \clk_mem~input (
	.i(clk_mem),
	.ibar(gnd),
	.o(\clk_mem~input_o ));
// synopsys translate_off
defparam \clk_mem~input .bus_hold = "false";
defparam \clk_mem~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk_mem~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_mem~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_mem~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_mem~inputclkctrl .clock_type = "global clock";
defparam \clk_mem~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X42_Y67_N8
cycloneiv_io_ibuf \Endereco[17]~input (
	.i(Endereco[17]),
	.ibar(gnd),
	.o(\Endereco[17]~input_o ));
// synopsys translate_off
defparam \Endereco[17]~input .bus_hold = "false";
defparam \Endereco[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \inst|altsyncram_component|auto_generated|rden_a_store (
	.clk(\clk_mem~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Read_enable~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y67_N1
cycloneiv_io_ibuf \Write_enable~input (
	.i(Write_enable),
	.ibar(gnd),
	.o(\Write_enable~input_o ));
// synopsys translate_off
defparam \Write_enable~input .bus_hold = "false";
defparam \Write_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y32_N1
dffeas \inst|altsyncram_component|auto_generated|wren_a_store (
	.clk(\clk_mem~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Write_enable~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|wren_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|wren_a_store .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|wren_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|_~0 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|_~0_combout  = (\Write_enable~input_o ) # ((\Read_enable~input_o ) # ((\inst|altsyncram_component|auto_generated|rden_a_store~q ) # (\inst|altsyncram_component|auto_generated|wren_a_store~q )))

	.dataa(\Write_enable~input_o ),
	.datab(\Read_enable~input_o ),
	.datac(\inst|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\inst|altsyncram_component|auto_generated|wren_a_store~q ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|_~0 .lut_mask = 16'hFFFE;
defparam \inst|altsyncram_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3] = (!\Endereco[15]~input_o  & (\Endereco[17]~input_o  & (\Endereco[16]~input_o  & \inst|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\Endereco[15]~input_o ),
	.datab(\Endereco[17]~input_o ),
	.datac(\Endereco[16]~input_o ),
	.datad(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w[3] .lut_mask = 16'h4000;
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
cycloneiv_io_ibuf \Dados_escrita[31]~input (
	.i(Dados_escrita[31]),
	.ibar(gnd),
	.o(\Dados_escrita[31]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[31]~input .bus_hold = "false";
defparam \Dados_escrita[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneiv_io_ibuf \Endereco[2]~input (
	.i(Endereco[2]),
	.ibar(gnd),
	.o(\Endereco[2]~input_o ));
// synopsys translate_off
defparam \Endereco[2]~input .bus_hold = "false";
defparam \Endereco[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneiv_io_ibuf \Endereco[3]~input (
	.i(Endereco[3]),
	.ibar(gnd),
	.o(\Endereco[3]~input_o ));
// synopsys translate_off
defparam \Endereco[3]~input .bus_hold = "false";
defparam \Endereco[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y67_N22
cycloneiv_io_ibuf \Endereco[4]~input (
	.i(Endereco[4]),
	.ibar(gnd),
	.o(\Endereco[4]~input_o ));
// synopsys translate_off
defparam \Endereco[4]~input .bus_hold = "false";
defparam \Endereco[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N1
cycloneiv_io_ibuf \Endereco[5]~input (
	.i(Endereco[5]),
	.ibar(gnd),
	.o(\Endereco[5]~input_o ));
// synopsys translate_off
defparam \Endereco[5]~input .bus_hold = "false";
defparam \Endereco[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
cycloneiv_io_ibuf \Endereco[6]~input (
	.i(Endereco[6]),
	.ibar(gnd),
	.o(\Endereco[6]~input_o ));
// synopsys translate_off
defparam \Endereco[6]~input .bus_hold = "false";
defparam \Endereco[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneiv_io_ibuf \Endereco[7]~input (
	.i(Endereco[7]),
	.ibar(gnd),
	.o(\Endereco[7]~input_o ));
// synopsys translate_off
defparam \Endereco[7]~input .bus_hold = "false";
defparam \Endereco[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N8
cycloneiv_io_ibuf \Endereco[8]~input (
	.i(Endereco[8]),
	.ibar(gnd),
	.o(\Endereco[8]~input_o ));
// synopsys translate_off
defparam \Endereco[8]~input .bus_hold = "false";
defparam \Endereco[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneiv_io_ibuf \Endereco[9]~input (
	.i(Endereco[9]),
	.ibar(gnd),
	.o(\Endereco[9]~input_o ));
// synopsys translate_off
defparam \Endereco[9]~input .bus_hold = "false";
defparam \Endereco[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneiv_io_ibuf \Endereco[10]~input (
	.i(Endereco[10]),
	.ibar(gnd),
	.o(\Endereco[10]~input_o ));
// synopsys translate_off
defparam \Endereco[10]~input .bus_hold = "false";
defparam \Endereco[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cycloneiv_io_ibuf \Endereco[11]~input (
	.i(Endereco[11]),
	.ibar(gnd),
	.o(\Endereco[11]~input_o ));
// synopsys translate_off
defparam \Endereco[11]~input .bus_hold = "false";
defparam \Endereco[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
cycloneiv_io_ibuf \Endereco[12]~input (
	.i(Endereco[12]),
	.ibar(gnd),
	.o(\Endereco[12]~input_o ));
// synopsys translate_off
defparam \Endereco[12]~input .bus_hold = "false";
defparam \Endereco[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y67_N1
cycloneiv_io_ibuf \Endereco[13]~input (
	.i(Endereco[13]),
	.ibar(gnd),
	.o(\Endereco[13]~input_o ));
// synopsys translate_off
defparam \Endereco[13]~input .bus_hold = "false";
defparam \Endereco[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N22
cycloneiv_io_ibuf \Endereco[14]~input (
	.i(Endereco[14]),
	.ibar(gnd),
	.o(\Endereco[14]~input_o ));
// synopsys translate_off
defparam \Endereco[14]~input .bus_hold = "false";
defparam \Endereco[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X60_Y27_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[31]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 31;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N1
cycloneiv_io_ibuf \Endereco[15]~input (
	.i(Endereco[15]),
	.ibar(gnd),
	.o(\Endereco[15]~input_o ));
// synopsys translate_off
defparam \Endereco[15]~input .bus_hold = "false";
defparam \Endereco[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk_mem~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Endereco[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Read_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3] = (!\Endereco[15]~input_o  & (\Endereco[17]~input_o  & (!\Endereco[16]~input_o  & \inst|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\Endereco[15]~input_o ),
	.datab(\Endereco[17]~input_o ),
	.datac(\Endereco[16]~input_o ),
	.datad(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w[3] .lut_mask = 16'h0400;
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y24_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[31]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 31;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a191~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a159~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hE3E0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a255~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hBBC0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y31_N19
dffeas \inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk_mem~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Endereco[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Read_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3] = (\Endereco[15]~input_o  & (!\Endereco[17]~input_o  & (\Endereco[16]~input_o  & \inst|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\Endereco[15]~input_o ),
	.datab(\Endereco[17]~input_o ),
	.datac(\Endereco[16]~input_o ),
	.datad(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w[3] .lut_mask = 16'h2000;
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y8_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[31]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3] = (\Endereco[15]~input_o  & (!\Endereco[17]~input_o  & (!\Endereco[16]~input_o  & \inst|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\Endereco[15]~input_o ),
	.datab(\Endereco[17]~input_o ),
	.datac(\Endereco[16]~input_o ),
	.datad(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w[3] .lut_mask = 16'h0200;
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y23_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[31]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3] = (!\Endereco[15]~input_o  & (!\Endereco[17]~input_o  & (!\Endereco[16]~input_o  & \inst|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\Endereco[15]~input_o ),
	.datab(\Endereco[17]~input_o ),
	.datac(\Endereco[16]~input_o ),
	.datad(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3] .lut_mask = 16'h0100;
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y27_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[31]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020C;
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3] = (!\Endereco[15]~input_o  & (!\Endereco[17]~input_o  & (\Endereco[16]~input_o  & \inst|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\Endereco[15]~input_o ),
	.datab(\Endereco[17]~input_o ),
	.datac(\Endereco[16]~input_o ),
	.datad(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w[3] .lut_mask = 16'h1000;
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y23_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[31]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hDC98;
defparam \inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hDDA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~1_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\inst|altsyncram_component|auto_generated|mux2|_~3_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hAFA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneiv_io_ibuf \Dados_escrita[30]~input (
	.i(Dados_escrita[30]),
	.ibar(gnd),
	.o(\Dados_escrita[30]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[30]~input .bus_hold = "false";
defparam \Dados_escrita[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X46_Y8_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[30]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y18_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[30]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~7_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~7_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hDA8A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3] = (\Endereco[15]~input_o  & (\Endereco[17]~input_o  & (!\Endereco[16]~input_o  & \inst|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\Endereco[15]~input_o ),
	.datab(\Endereco[17]~input_o ),
	.datac(\Endereco[16]~input_o ),
	.datad(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w[3] .lut_mask = 16'h0800;
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y21_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[30]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 30;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y16_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[30]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 30;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] 
// & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a190~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a158~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hE5E0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y21_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[30]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 30;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~5_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~5_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hBC8C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~6_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\inst|altsyncram_component|auto_generated|mux2|_~8_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hFA50;
defparam \inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N15
cycloneiv_io_ibuf \Dados_escrita[29]~input (
	.i(Dados_escrita[29]),
	.ibar(gnd),
	.o(\Dados_escrita[29]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[29]~input .bus_hold = "false";
defparam \Dados_escrita[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X21_Y48_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[29]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y47_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[29]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~12_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// \inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hD8AA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y47_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[29]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 29;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y49_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[29]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 29;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hFC0A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N14
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a253~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~10_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~10_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hAFC0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~11_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~13_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hCCAA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
cycloneiv_io_ibuf \Dados_escrita[28]~input (
	.i(Dados_escrita[28]),
	.ibar(gnd),
	.o(\Dados_escrita[28]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[28]~input .bus_hold = "false";
defparam \Dados_escrita[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X21_Y9_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[28]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y33_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[28]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~17_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~17_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & 
// \inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hD8AA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y29_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[28]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 28;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a188~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a156~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hEE30;
defparam \inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w[3] (
// Equation(s):
// \inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3] = (\Endereco[15]~input_o  & (\Endereco[17]~input_o  & (\Endereco[16]~input_o  & \inst|altsyncram_component|auto_generated|_~0_combout )))

	.dataa(\Endereco[15]~input_o ),
	.datab(\Endereco[17]~input_o ),
	.datac(\Endereco[16]~input_o ),
	.datad(\inst|altsyncram_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w[3] .lut_mask = 16'h8000;
defparam \inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y31_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[28]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 28;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~15_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~15_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hEC2C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~16_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~18_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hFA0A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
cycloneiv_io_ibuf \Dados_escrita[27]~input (
	.i(Dados_escrita[27]),
	.ibar(gnd),
	.o(\Dados_escrita[27]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[27]~input .bus_hold = "false";
defparam \Dados_escrita[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X21_Y21_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[27]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y24_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[27]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~22_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a123~portadataout )) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\inst|altsyncram_component|auto_generated|mux2|_~22_combout  & (\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hEA62;
defparam \inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y16_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[27]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 27;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y23_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[27]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 27;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hDA8A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~21_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~23_combout ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y39_N1
cycloneiv_io_ibuf \Dados_escrita[26]~input (
	.i(Dados_escrita[26]),
	.ibar(gnd),
	.o(\Dados_escrita[26]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[26]~input .bus_hold = "false";
defparam \Dados_escrita[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X35_Y36_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[26]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032C020F;
// synopsys translate_on

// Location: M9K_X35_Y38_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[26]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hAAE4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y34_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[26]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~27_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~27_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  & 
// \inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hB8CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y39_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[26]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 26;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hCBC8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y35_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[26]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 26;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~25_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~25_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hBC8C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~26_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~28_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hE4E4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y25_N1
cycloneiv_io_ibuf \Dados_escrita[25]~input (
	.i(Dados_escrita[25]),
	.ibar(gnd),
	.o(\Dados_escrita[25]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[25]~input .bus_hold = "false";
defparam \Dados_escrita[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X46_Y28_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[25]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y25_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[25]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hAAE4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y30_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[25]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~32_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~32_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hE2CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y28_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[25]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y29_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[25]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 25;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~30_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~30_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hEA4A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~31_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~33_combout ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y67_N1
cycloneiv_io_ibuf \Dados_escrita[24]~input (
	.i(Dados_escrita[24]),
	.ibar(gnd),
	.o(\Dados_escrita[24]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[24]~input .bus_hold = "false";
defparam \Dados_escrita[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X46_Y33_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[24]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 24;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y37_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[24]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 24;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|address_reg_a [0])) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a184~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a152~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hD9C8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y31_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[24]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 24;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~36_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~35_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a248~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~35_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~35_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hBCB0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y32_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[24]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y33_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[24]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y54_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[24]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004F2CFFC;
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~37_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hD9C8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y31_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[24]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~38_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~37_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~37_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~37_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hDAD0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~39_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~36_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\inst|altsyncram_component|auto_generated|mux2|_~38_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y67_N8
cycloneiv_io_ibuf \Dados_escrita[23]~input (
	.i(Dados_escrita[23]),
	.ibar(gnd),
	.o(\Dados_escrita[23]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[23]~input .bus_hold = "false";
defparam \Dados_escrita[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X35_Y26_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[23]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004D08000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~42_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & 
// !\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hF0AC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y24_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[23]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~43_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~42_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~42_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hE2CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y32_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[23]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 23;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y25_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[23]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 23;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~40_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hB9A8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y29_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[23]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~41_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~40_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~40_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  & 
// \inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hB8CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~44_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~41_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~43_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hFA0A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneiv_io_ibuf \Dados_escrita[22]~input (
	.i(Dados_escrita[22]),
	.ibar(gnd),
	.o(\Dados_escrita[22]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[22]~input .bus_hold = "false";
defparam \Dados_escrita[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X35_Y10_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[22]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000224000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~47_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// !\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hF0AC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y8_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[22]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~48_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~47_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~47_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hE2CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y22_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[22]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 22;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y21_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[22]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~46_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~45_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~45_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hDA8A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~49_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~46_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~48_combout ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N8
cycloneiv_io_ibuf \Dados_escrita[21]~input (
	.i(Dados_escrita[21]),
	.ibar(gnd),
	.o(\Dados_escrita[21]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[21]~input .bus_hold = "false";
defparam \Dados_escrita[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X46_Y20_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[21]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y16_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[21]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~51_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~50_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~50_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hE4AA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y11_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[21]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002F8CF7E;
// synopsys translate_on

// Location: M9K_X35_Y13_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[21]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N14
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~52_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hAEA4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y17_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[21]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~53_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~52_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~52_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hBC8C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~54_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~51_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\inst|altsyncram_component|auto_generated|mux2|_~53_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N8
cycloneiv_io_ibuf \Dados_escrita[20]~input (
	.i(Dados_escrita[20]),
	.ibar(gnd),
	.o(\Dados_escrita[20]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[20]~input .bus_hold = "false";
defparam \Dados_escrita[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X5_Y22_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[20]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y25_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[20]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y24_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[20]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~55_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hF4A4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~56_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~55_combout  & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) # (!\inst|altsyncram_component|auto_generated|mux2|_~55_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~55_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hCFA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y14_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[20]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y15_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[20]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~57_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hB9A8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y18_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[20]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~58_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~57_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~57_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hEC2C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~59_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~56_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\inst|altsyncram_component|auto_generated|mux2|_~58_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X10_Y67_N15
cycloneiv_io_ibuf \Dados_escrita[19]~input (
	.i(Dados_escrita[19]),
	.ibar(gnd),
	.o(\Dados_escrita[19]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[19]~input .bus_hold = "false";
defparam \Dados_escrita[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X12_Y40_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[19]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y44_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[19]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~63_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~62_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~62_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hDA8A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y50_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[19]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y41_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[19]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y44_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[19]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y49_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[19]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 19;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~60_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a147~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hE5E0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N14
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~61_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~60_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a243~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~60_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~60_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hDDA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~64_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~61_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~63_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hE4E4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y67_N8
cycloneiv_io_ibuf \Dados_escrita[18]~input (
	.i(Dados_escrita[18]),
	.ibar(gnd),
	.o(\Dados_escrita[18]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[18]~input .bus_hold = "false";
defparam \Dados_escrita[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X5_Y46_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[18]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y45_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[18]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~68_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~67_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~67_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hEA4A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y45_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[18]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y49_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[18]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~66_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~65_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~65_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hEA4A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~69_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~66_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~68_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hE4E4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N22
cycloneiv_io_ibuf \Dados_escrita[17]~input (
	.i(Dados_escrita[17]),
	.ibar(gnd),
	.o(\Dados_escrita[17]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[17]~input .bus_hold = "false";
defparam \Dados_escrita[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X5_Y23_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[17]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C04208;
// synopsys translate_on

// Location: M9K_X12_Y27_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[17]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~72_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hF4A4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y32_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[17]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~73_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~72_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~72_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hEC2C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y28_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[17]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 17;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y32_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[17]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 17;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~70_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hAEA4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y29_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[17]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 17;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~71_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~70_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~70_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hEC2C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~74_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~71_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~73_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'hEE22;
defparam \inst|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N8
cycloneiv_io_ibuf \Dados_escrita[16]~input (
	.i(Dados_escrita[16]),
	.ibar(gnd),
	.o(\Dados_escrita[16]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[16]~input .bus_hold = "false";
defparam \Dados_escrita[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X5_Y37_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[16]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y33_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[16]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~78_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~77_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~77_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hEA4A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y26_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[16]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y36_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[16]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y33_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[16]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 16;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~75_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  & 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hAEA4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~76_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~75_combout  & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ))) # (!\inst|altsyncram_component|auto_generated|mux2|_~75_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a208~portadataout )))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~75_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hCFA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N14
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~79_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~76_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~78_combout ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'hF0CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N8
cycloneiv_io_ibuf \Dados_escrita[15]~input (
	.i(Dados_escrita[15]),
	.ibar(gnd),
	.o(\Dados_escrita[15]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[15]~input .bus_hold = "false";
defparam \Dados_escrita[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X35_Y31_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[15]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y39_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[15]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y31_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~81 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~81_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~80_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a239~portadataout )) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst|altsyncram_component|auto_generated|mux2|_~80_combout  & (\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a207~portadataout )))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~81 .lut_mask = 16'hEA62;
defparam \inst|altsyncram_component|auto_generated|mux2|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y31_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[15]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D0000;
// synopsys translate_on

// Location: M9K_X46_Y29_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[15]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~82 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~82_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~82 .lut_mask = 16'hDC98;
defparam \inst|altsyncram_component|auto_generated|mux2|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y35_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[15]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~83 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~83_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~82_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~82_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~83 .lut_mask = 16'hBC8C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~84 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~84_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~81_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\inst|altsyncram_component|auto_generated|mux2|_~83_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~84 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X33_Y67_N15
cycloneiv_io_ibuf \Dados_escrita[14]~input (
	.i(Dados_escrita[14]),
	.ibar(gnd),
	.o(\Dados_escrita[14]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[14]~input .bus_hold = "false";
defparam \Dados_escrita[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X35_Y50_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[14]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y46_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[14]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~86 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~86_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~85_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a238~portadataout )) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst|altsyncram_component|auto_generated|mux2|_~85_combout  & (\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~86 .lut_mask = 16'hE6A2;
defparam \inst|altsyncram_component|auto_generated|mux2|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y45_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[14]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y48_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[14]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~88 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~88_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~87_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~87_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~88 .lut_mask = 16'hE4AA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~89 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~89_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~86_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\inst|altsyncram_component|auto_generated|mux2|_~88_combout )))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~89 .lut_mask = 16'hCCF0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N22
cycloneiv_io_ibuf \Dados_escrita[13]~input (
	.i(Dados_escrita[13]),
	.ibar(gnd),
	.o(\Dados_escrita[13]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[13]~input .bus_hold = "false";
defparam \Dados_escrita[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X5_Y18_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[13]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y16_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[13]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y19_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[13]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~90 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~90_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~90 .lut_mask = 16'hF4A4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~91 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~91_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~90_combout  & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ))) # (!\inst|altsyncram_component|auto_generated|mux2|_~90_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~90_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~91 .lut_mask = 16'hCFA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y16_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[13]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y17_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[13]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~93 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~93_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~92_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~92_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~93 .lut_mask = 16'hDA8A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~94 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~94_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~91_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\inst|altsyncram_component|auto_generated|mux2|_~93_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~94 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X42_Y67_N1
cycloneiv_io_ibuf \Dados_escrita[12]~input (
	.i(Dados_escrita[12]),
	.ibar(gnd),
	.o(\Dados_escrita[12]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[12]~input .bus_hold = "false";
defparam \Dados_escrita[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X46_Y53_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[12]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~97 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~97_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~97 .lut_mask = 16'hCCE2;
defparam \inst|altsyncram_component|auto_generated|mux2|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y48_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[12]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~98 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~98_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~97_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~97_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~98 .lut_mask = 16'hE2CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y40_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[12]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y51_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[12]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 12;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~96 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~96_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~95_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a236~portadataout )) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst|altsyncram_component|auto_generated|mux2|_~95_combout  & (\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a204~portadataout )))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~96 .lut_mask = 16'hEA62;
defparam \inst|altsyncram_component|auto_generated|mux2|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~99 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~99_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~96_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & (\inst|altsyncram_component|auto_generated|mux2|_~98_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~99 .lut_mask = 16'hFA0A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cycloneiv_io_ibuf \Dados_escrita[11]~input (
	.i(Dados_escrita[11]),
	.ibar(gnd),
	.o(\Dados_escrita[11]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[11]~input .bus_hold = "false";
defparam \Dados_escrita[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X5_Y20_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[11]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y21_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[11]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~100 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~100_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~100 .lut_mask = 16'hF4A4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y20_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[11]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~101 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~101_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~100_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~100_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~101 .lut_mask = 16'hEC2C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y22_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[11]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y12_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[11]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~103 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~103_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~102_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~102_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~103 .lut_mask = 16'hEA4A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~104 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~104_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~101_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\inst|altsyncram_component|auto_generated|mux2|_~103_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~104 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y67_N1
cycloneiv_io_ibuf \Dados_escrita[10]~input (
	.i(Dados_escrita[10]),
	.ibar(gnd),
	.o(\Dados_escrita[10]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[10]~input .bus_hold = "false";
defparam \Dados_escrita[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X46_Y44_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[10]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000;
// synopsys translate_on

// Location: M9K_X46_Y40_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[10]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~107 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~107_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~107 .lut_mask = 16'hAAE4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y41_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[10]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~108 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~108_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~107_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~107_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~108 .lut_mask = 16'hE2CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X60_Y43_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[10]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y42_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[10]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 10;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~106 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~106_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~105_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a234~portadataout )) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst|altsyncram_component|auto_generated|mux2|_~105_combout  & (\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a202~portadataout )))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~106 .lut_mask = 16'hEA62;
defparam \inst|altsyncram_component|auto_generated|mux2|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~109 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~109_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~106_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\inst|altsyncram_component|auto_generated|mux2|_~108_combout ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~109 .lut_mask = 16'hFC0C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N1
cycloneiv_io_ibuf \Dados_escrita[9]~input (
	.i(Dados_escrita[9]),
	.ibar(gnd),
	.o(\Dados_escrita[9]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[9]~input .bus_hold = "false";
defparam \Dados_escrita[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X21_Y53_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[9]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~112 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~112_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~112 .lut_mask = 16'hF0CA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y41_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[9]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~113 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~113_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~112_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~112_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~112_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~113 .lut_mask = 16'hE2CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y44_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[9]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y43_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[9]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 9;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~110 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~110_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~110 .lut_mask = 16'hFC22;
defparam \inst|altsyncram_component|auto_generated|mux2|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~111 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~111_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~110_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a233~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~110_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~110_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~111 .lut_mask = 16'hBBC0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y49_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~114 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~114_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~111_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\inst|altsyncram_component|auto_generated|mux2|_~113_combout ))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~113_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~114 .lut_mask = 16'hFC30;
defparam \inst|altsyncram_component|auto_generated|mux2|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X8_Y67_N15
cycloneiv_io_ibuf \Dados_escrita[8]~input (
	.i(Dados_escrita[8]),
	.ibar(gnd),
	.o(\Dados_escrita[8]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[8]~input .bus_hold = "false";
defparam \Dados_escrita[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X5_Y34_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[8]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y34_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[8]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~116 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~116_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~115_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~115_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~115_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~116 .lut_mask = 16'hDA8A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y40_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[8]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y36_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[8]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X5_Y41_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[8]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000;
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~117 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~117_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|address_reg_a [1])) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a72~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~117 .lut_mask = 16'hD9C8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~118 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~118_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~117_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a104~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~117_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~117_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~117_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~118 .lut_mask = 16'hAFC0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y33_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~119 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~119_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~116_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\inst|altsyncram_component|auto_generated|mux2|_~118_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~116_combout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~118_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~119 .lut_mask = 16'hBB88;
defparam \inst|altsyncram_component|auto_generated|mux2|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X6_Y67_N22
cycloneiv_io_ibuf \Dados_escrita[7]~input (
	.i(Dados_escrita[7]),
	.ibar(gnd),
	.o(\Dados_escrita[7]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[7]~input .bus_hold = "false";
defparam \Dados_escrita[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X5_Y48_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[7]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y54_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[7]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~120 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~120_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a167~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a135~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~120 .lut_mask = 16'hE5E0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y47_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[7]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~121 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~121_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~120_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~120_combout  & (((\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~120_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~121 .lut_mask = 16'hBC8C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X12_Y48_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[7]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y53_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[7]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y56_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[7]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000;
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~122 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~122_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~122 .lut_mask = 16'hADA8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~123 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~123_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~122_combout  & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) # (!\inst|altsyncram_component|auto_generated|mux2|_~122_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~122_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~122_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~123 .lut_mask = 16'hCFA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y48_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~124 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~124_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~121_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\inst|altsyncram_component|auto_generated|mux2|_~123_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~121_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~123_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~124 .lut_mask = 16'hAFA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneiv_io_ibuf \Dados_escrita[6]~input (
	.i(Dados_escrita[6]),
	.ibar(gnd),
	.o(\Dados_escrita[6]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[6]~input .bus_hold = "false";
defparam \Dados_escrita[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X35_Y11_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[6]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010C0000;
// synopsys translate_on

// Location: M9K_X21_Y13_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[6]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~127 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~127_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~127 .lut_mask = 16'hAAE4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y17_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[6]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~128 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~128_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~127_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~127_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & 
// \inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~127_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~128 .lut_mask = 16'hB8CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y16_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[6]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y23_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[6]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~125 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~125_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~125 .lut_mask = 16'hFC0A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y24_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[6]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~126 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~126_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~125_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~125_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~125_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~125_combout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~126 .lut_mask = 16'hDAD0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~129 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~129_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~126_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\inst|altsyncram_component|auto_generated|mux2|_~128_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~128_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~126_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~129 .lut_mask = 16'hFA0A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
cycloneiv_io_ibuf \Dados_escrita[5]~input (
	.i(Dados_escrita[5]),
	.ibar(gnd),
	.o(\Dados_escrita[5]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[5]~input .bus_hold = "false";
defparam \Dados_escrita[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X35_Y17_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[5]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X35_Y20_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[5]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~130 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~130_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~130 .lut_mask = 16'hF4A4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y15_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[5]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~131 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~131_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~130_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~130_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~130_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~131 .lut_mask = 16'hEC2C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X35_Y9_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[5]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y10_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[5]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CC9F0;
// synopsys translate_on

// Location: M9K_X46_Y13_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[5]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~132 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~132_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~132 .lut_mask = 16'hAEA4;
defparam \inst|altsyncram_component|auto_generated|mux2|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~133 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~133_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~132_combout  & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) # (!\inst|altsyncram_component|auto_generated|mux2|_~132_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a37~portadataout )))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~132_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~132_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~133 .lut_mask = 16'hCFA0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~134 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~134_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~131_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\inst|altsyncram_component|auto_generated|mux2|_~133_combout )))

	.dataa(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~131_combout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~133_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~134 .lut_mask = 16'hF5A0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y67_N8
cycloneiv_io_ibuf \Dados_escrita[4]~input (
	.i(Dados_escrita[4]),
	.ibar(gnd),
	.o(\Dados_escrita[4]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[4]~input .bus_hold = "false";
defparam \Dados_escrita[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X46_Y43_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[4]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X46_Y55_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[4]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E60000;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N0
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~137 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~137_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & 
// !\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~137 .lut_mask = 16'hCCB8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N10
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~138 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~138_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~137_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a100~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~137_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~137_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~137_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~138 .lut_mask = 16'hBBC0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y40_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[4]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N28
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~135 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~135_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~135 .lut_mask = 16'hFC22;
defparam \inst|altsyncram_component|auto_generated|mux2|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y37_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[4]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~136 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~136_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~135_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~135_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  & 
// \inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~135_combout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~136 .lut_mask = 16'hB8CC;
defparam \inst|altsyncram_component|auto_generated|mux2|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~139 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~139_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~136_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\inst|altsyncram_component|auto_generated|mux2|_~138_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~138_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~136_combout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~139 .lut_mask = 16'hF0AA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X17_Y67_N22
cycloneiv_io_ibuf \Dados_escrita[3]~input (
	.i(Dados_escrita[3]),
	.ibar(gnd),
	.o(\Dados_escrita[3]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[3]~input .bus_hold = "false";
defparam \Dados_escrita[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X21_Y42_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[3]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y39_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1664w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1664w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[3]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N6
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~140 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~140_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~140 .lut_mask = 16'hFC22;
defparam \inst|altsyncram_component|auto_generated|mux2|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~141 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~141_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~140_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a227~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~140_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~140_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~140_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~141 .lut_mask = 16'hBBC0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y50_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[3]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~142 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~142_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~142 .lut_mask = 16'hCCE2;
defparam \inst|altsyncram_component|auto_generated|mux2|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y41_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[3]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~143 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~143_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~142_combout  & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) # (!\inst|altsyncram_component|auto_generated|mux2|_~142_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~142_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~142_combout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~143 .lut_mask = 16'hF838;
defparam \inst|altsyncram_component|auto_generated|mux2|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N2
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~144 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~144_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|altsyncram_component|auto_generated|mux2|_~141_combout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [2] 
// & ((\inst|altsyncram_component|auto_generated|mux2|_~143_combout )))

	.dataa(gnd),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~141_combout ),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~143_combout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~144 .lut_mask = 16'hCCF0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y39_N8
cycloneiv_io_ibuf \Dados_escrita[2]~input (
	.i(Dados_escrita[2]),
	.ibar(gnd),
	.o(\Dados_escrita[2]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[2]~input .bus_hold = "false";
defparam \Dados_escrita[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X46_Y36_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1644w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1644w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[2]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y40_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[2]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~148 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~148_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~147_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ) # 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~147_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & 
// \inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~147_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~148 .lut_mask = 16'hD8AA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X46_Y38_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[2]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X60_Y36_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[2]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~146 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~146_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~145_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~145_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~145_combout ),
	.datab(\inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~146 .lut_mask = 16'hEA4A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~149 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~149_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~146_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\inst|altsyncram_component|auto_generated|mux2|_~148_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~148_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~146_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~149 .lut_mask = 16'hFA0A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N8
cycloneiv_io_ibuf \Dados_escrita[1]~input (
	.i(Dados_escrita[1]),
	.ibar(gnd),
	.o(\Dados_escrita[1]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[1]~input .bus_hold = "false";
defparam \Dados_escrita[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X21_Y22_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[1]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X21_Y20_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1634w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1634w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[1]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006;
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N24
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~152 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~152_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ) # 
// (\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((!\inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~152 .lut_mask = 16'hCCE2;
defparam \inst|altsyncram_component|auto_generated|mux2|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~153 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~153_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~152_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a97~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~152_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~152_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~152_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~153 .lut_mask = 16'hBBC0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y27_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[1]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~150 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~150_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ) # 
// ((\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~150 .lut_mask = 16'hCBC8;
defparam \inst|altsyncram_component|auto_generated|mux2|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y26_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1684w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1684w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[1]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~151 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~151_combout  = (\inst|altsyncram_component|auto_generated|mux2|_~150_combout  & (((\inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|mux2|_~150_combout  & (\inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & 
// (\inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~150_combout ),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~151 .lut_mask = 16'hEC2C;
defparam \inst|altsyncram_component|auto_generated|mux2|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N16
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~154 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~154_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~151_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\inst|altsyncram_component|auto_generated|mux2|_~153_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~153_combout ),
	.datab(gnd),
	.datac(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~151_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~154 .lut_mask = 16'hFA0A;
defparam \inst|altsyncram_component|auto_generated|mux2|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y67_N1
cycloneiv_io_ibuf \Dados_escrita[0]~input (
	.i(Dados_escrita[0]),
	.ibar(gnd),
	.o(\Dados_escrita[0]~input_o ));
// synopsys translate_off
defparam \Dados_escrita[0]~input .bus_hold = "false";
defparam \Dados_escrita[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X21_Y45_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1624w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1624w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[0]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X12_Y42_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1607w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1607w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[0]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005E181;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N20
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~157 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~157_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [0] & ((\inst|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~157 .lut_mask = 16'hEE30;
defparam \inst|altsyncram_component|auto_generated|mux2|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N22
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~158 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~158_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|altsyncram_component|auto_generated|mux2|_~157_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a96~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~157_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|altsyncram_component|auto_generated|mux2|_~157_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|mux2|_~157_combout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~158 .lut_mask = 16'hBBC0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y54_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1654w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1654w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[0]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N8
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~155 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~155_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [1] & ((\inst|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|altsyncram_component|auto_generated|ram_block1a160~portadataout )) # (!\inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|altsyncram_component|auto_generated|ram_block1a128~portadataout )))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~155 .lut_mask = 16'hEE30;
defparam \inst|altsyncram_component|auto_generated|mux2|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X21_Y46_N0
cycloneiv_ram_block \inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(\inst|altsyncram_component|auto_generated|decode3|w_anode1674w [3]),
	.portare(\Read_enable~input_o ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_mem~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|altsyncram_component|auto_generated|rden_decode|w_anode1674w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Dados_escrita[0]~input_o }),
	.portaaddr({\Endereco[14]~input_o ,\Endereco[13]~input_o ,\Endereco[12]~input_o ,\Endereco[11]~input_o ,\Endereco[10]~input_o ,\Endereco[9]~input_o ,\Endereco[8]~input_o ,\Endereco[7]~input_o ,\Endereco[6]~input_o ,\Endereco[5]~input_o ,\Endereco[4]~input_o ,
\Endereco[3]~input_o ,\Endereco[2]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "multiciclo22016.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "RAM:inst|altsyncram:altsyncram_component|altsyncram_0rj1:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "single_port";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 65536;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N14
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~156 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~156_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|altsyncram_component|auto_generated|mux2|_~155_combout  & 
// (\inst|altsyncram_component|auto_generated|ram_block1a224~portadataout )) # (!\inst|altsyncram_component|auto_generated|mux2|_~155_combout  & ((\inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ))))) # 
// (!\inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|altsyncram_component|auto_generated|mux2|_~155_combout ))))

	.dataa(\inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(\inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|altsyncram_component|auto_generated|mux2|_~155_combout ),
	.datad(\inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~156 .lut_mask = 16'hBCB0;
defparam \inst|altsyncram_component|auto_generated|mux2|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y43_N12
cycloneiv_lcell_comb \inst|altsyncram_component|auto_generated|mux2|_~159 (
// Equation(s):
// \inst|altsyncram_component|auto_generated|mux2|_~159_combout  = (\inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|altsyncram_component|auto_generated|mux2|_~156_combout ))) # (!\inst|altsyncram_component|auto_generated|address_reg_a 
// [2] & (\inst|altsyncram_component|auto_generated|mux2|_~158_combout ))

	.dataa(\inst|altsyncram_component|auto_generated|mux2|_~158_combout ),
	.datab(\inst|altsyncram_component|auto_generated|mux2|_~156_combout ),
	.datac(gnd),
	.datad(\inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|altsyncram_component|auto_generated|mux2|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|mux2|_~159 .lut_mask = 16'hCCAA;
defparam \inst|altsyncram_component|auto_generated|mux2|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N8
cycloneiv_io_ibuf \Endereco[31]~input (
	.i(Endereco[31]),
	.ibar(gnd),
	.o(\Endereco[31]~input_o ));
// synopsys translate_off
defparam \Endereco[31]~input .bus_hold = "false";
defparam \Endereco[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiv_io_ibuf \Endereco[30]~input (
	.i(Endereco[30]),
	.ibar(gnd),
	.o(\Endereco[30]~input_o ));
// synopsys translate_off
defparam \Endereco[30]~input .bus_hold = "false";
defparam \Endereco[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y5_N1
cycloneiv_io_ibuf \Endereco[29]~input (
	.i(Endereco[29]),
	.ibar(gnd),
	.o(\Endereco[29]~input_o ));
// synopsys translate_off
defparam \Endereco[29]~input .bus_hold = "false";
defparam \Endereco[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N15
cycloneiv_io_ibuf \Endereco[28]~input (
	.i(Endereco[28]),
	.ibar(gnd),
	.o(\Endereco[28]~input_o ));
// synopsys translate_off
defparam \Endereco[28]~input .bus_hold = "false";
defparam \Endereco[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneiv_io_ibuf \Endereco[27]~input (
	.i(Endereco[27]),
	.ibar(gnd),
	.o(\Endereco[27]~input_o ));
// synopsys translate_off
defparam \Endereco[27]~input .bus_hold = "false";
defparam \Endereco[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneiv_io_ibuf \Endereco[26]~input (
	.i(Endereco[26]),
	.ibar(gnd),
	.o(\Endereco[26]~input_o ));
// synopsys translate_off
defparam \Endereco[26]~input .bus_hold = "false";
defparam \Endereco[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N8
cycloneiv_io_ibuf \Endereco[25]~input (
	.i(Endereco[25]),
	.ibar(gnd),
	.o(\Endereco[25]~input_o ));
// synopsys translate_off
defparam \Endereco[25]~input .bus_hold = "false";
defparam \Endereco[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y6_N8
cycloneiv_io_ibuf \Endereco[24]~input (
	.i(Endereco[24]),
	.ibar(gnd),
	.o(\Endereco[24]~input_o ));
// synopsys translate_off
defparam \Endereco[24]~input .bus_hold = "false";
defparam \Endereco[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y67_N1
cycloneiv_io_ibuf \Endereco[23]~input (
	.i(Endereco[23]),
	.ibar(gnd),
	.o(\Endereco[23]~input_o ));
// synopsys translate_off
defparam \Endereco[23]~input .bus_hold = "false";
defparam \Endereco[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y67_N1
cycloneiv_io_ibuf \Endereco[22]~input (
	.i(Endereco[22]),
	.ibar(gnd),
	.o(\Endereco[22]~input_o ));
// synopsys translate_off
defparam \Endereco[22]~input .bus_hold = "false";
defparam \Endereco[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y16_N1
cycloneiv_io_ibuf \Endereco[21]~input (
	.i(Endereco[21]),
	.ibar(gnd),
	.o(\Endereco[21]~input_o ));
// synopsys translate_off
defparam \Endereco[21]~input .bus_hold = "false";
defparam \Endereco[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y67_N15
cycloneiv_io_ibuf \Endereco[20]~input (
	.i(Endereco[20]),
	.ibar(gnd),
	.o(\Endereco[20]~input_o ));
// synopsys translate_off
defparam \Endereco[20]~input .bus_hold = "false";
defparam \Endereco[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y65_N22
cycloneiv_io_ibuf \Endereco[19]~input (
	.i(Endereco[19]),
	.ibar(gnd),
	.o(\Endereco[19]~input_o ));
// synopsys translate_off
defparam \Endereco[19]~input .bus_hold = "false";
defparam \Endereco[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y67_N22
cycloneiv_io_ibuf \Endereco[18]~input (
	.i(Endereco[18]),
	.ibar(gnd),
	.o(\Endereco[18]~input_o ));
// synopsys translate_off
defparam \Endereco[18]~input .bus_hold = "false";
defparam \Endereco[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y6_N15
cycloneiv_io_ibuf \Endereco[1]~input (
	.i(Endereco[1]),
	.ibar(gnd),
	.o(\Endereco[1]~input_o ));
// synopsys translate_off
defparam \Endereco[1]~input .bus_hold = "false";
defparam \Endereco[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y25_N8
cycloneiv_io_ibuf \Endereco[0]~input (
	.i(Endereco[0]),
	.ibar(gnd),
	.o(\Endereco[0]~input_o ));
// synopsys translate_off
defparam \Endereco[0]~input .bus_hold = "false";
defparam \Endereco[0]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
