* read-only ICACHE
* comparison: read preloader (cycles)
* comparison (optional): memory.v and slow_memory.v (HW4 tb, cycles)
* baseline synthesis AT curve (area, speed)
* comparison: compile/compile_ultra settings (area, speed)
* comparison: no cache/L1/L1+L2 (cycles)
* comparison: L2 cache size (cycles, hit/miss rate, hit/miss penalty)
* comparison: no cahce/L1/L1+L2 (area, fix speed)
* comparison: different nb of tbBrPred with/without branch prediction (cycles)
* comparison: with/without branch prediction (area, fix speed)
* comparison: arithmetics/multi-cycle/8-cycle (cycles, area, fix speed)
