Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc4vlx60-10-ff1148

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/Parameters.vhd" in Library work.
Architecture parameters of Entity parameters is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd" in Library work.
Architecture utility of Entity srff is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd" in Library work.
Architecture utility of Entity v_counter is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/ISERDES_8bit.vhd" in Library work.
Architecture behavioral of Entity iserdes_8bit is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd" in Library work.
Architecture utility of Entity edge_sensing is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" in Library work.
Architecture behavioral of Entity phasesw is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd" in Library work.
Architecture behavioral of Entity dll is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" in Library work.
Architecture utility of Entity light_pulser is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" in Library work.
Architecture behavioral of Entity adc_deser is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" in Library work.
Architecture behavioral of Entity findmaxamp is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SRFF> in library <work> (architecture <Utility>).

Analyzing hierarchy for entity <PhaseSW> in library <work> (architecture <Behavioral>) with generics.
	Fmax = 42000
	Fmin = 38000
	RefClock = 40000

Analyzing hierarchy for entity <DLL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Light_Pulser> in library <work> (architecture <Utility>) with generics.
	DIV = 1000
	DUR = 10000

Analyzing hierarchy for entity <adc_deser> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FindMaxAmp> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 6

Analyzing hierarchy for entity <ShiftReg> in library <work> (architecture <Behavioral>) with generics.
	WIDTH = 50

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 26

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 16

Analyzing hierarchy for entity <SRFF> in library <work> (architecture <Utility>).

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 10

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 14

Analyzing hierarchy for entity <Edge_Sensing> in library <work> (architecture <Utility>).

Analyzing hierarchy for entity <ISERDES_8bit> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Main> in library <work> (Architecture <behavioral>).
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 242: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 250: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <FCT_Clk40> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <FCT_Clk40> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <FCT_Clk40> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <FCT_Clk40> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_FCT_160> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_FCT_160> in unit <Main>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 293: Unconnected output port 'Test' of component 'PhaseSW'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 344: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DLL'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 401: Unconnected output port 'o_dco' of component 'adc_deser'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 401: Unconnected output port 'o_dco_prev' of component 'adc_deser'.
WARNING:Xst:819 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 421: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <InDataReg>
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[0].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[0].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[0].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[0].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[1].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[1].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[1].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[1].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[2].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[2].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[2].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[2].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[3].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[3].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[3].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[3].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[4].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[4].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[4].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[4].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[5].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[5].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[5].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[5].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[6].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[6].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[6].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[6].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[7].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[7].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[7].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[7].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[8].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[8].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[8].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[8].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[9].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[9].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[9].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[9].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[10].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[10].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[10].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[10].OBUFDS_inst> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  8" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SERDES_MODE =  MASTER" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_1> in unit <Main>.
    Set user-defined property "DATA_RATE_OQ =  DDR" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_RATE_TQ =  DDR" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "DATA_WIDTH =  6" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_OQ =  0" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "INIT_TQ =  0" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SERDES_MODE =  SLAVE" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_OQ =  0" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "SRVAL_TQ =  0" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "TRISTATE_WIDTH =  4" for instance <LVDS_buf_ADCNext[11].OSERDES_ADCData_2> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCNext[11].OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCNext[11].OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <LVDS_buf_ADCNext[11].OBUFDS_inst> in unit <Main>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUFDS_inst> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUFDS_inst> in unit <Main>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUFDS_inst> in unit <Main>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 541: Unconnected output port 'ThrNum4' of component 'FindMaxAmp'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 541: Unconnected output port 'ThrNum5' of component 'FindMaxAmp'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 541: Unconnected output port 'SaveTrigData' of component 'FindMaxAmp'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 541: Unconnected output port 'ResetAll' of component 'FindMaxAmp'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 541: Unconnected output port 'Error' of component 'FindMaxAmp'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_signal> in unit <Main>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_signal> in unit <Main>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 610: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 610: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 647: Unconnected input port 'clk_en' of component 'ShiftReg' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 647: Unconnected input port 'sclr' of component 'ShiftReg' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 657: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 657: Unconnected input port 'sclr' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd" line 657: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <SRFF> in library <work> (Architecture <Utility>).
Entity <SRFF> analyzed. Unit <SRFF> generated.

Analyzing generic Entity <PhaseSW> in library <work> (Architecture <Behavioral>).
	Fmax = 42000
	Fmin = 38000
	RefClock = 40000
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 135: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 135: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 200: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 200: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
Entity <PhaseSW> analyzed. Unit <PhaseSW> generated.

Analyzing generic Entity <V_Counter.3> in library <work> (Architecture <Utility>).
	WIDTH = 16
Entity <V_Counter.3> analyzed. Unit <V_Counter.3> generated.

Analyzing Entity <DLL> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKIN_PERIOD =  25.0000000000000000" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "SIM_DEVICE =  VIRTEX4" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <DLL>.
Entity <DLL> analyzed. Unit <DLL> generated.

Analyzing generic Entity <Light_Pulser> in library <work> (Architecture <Utility>).
	DIV = 1000
	DUR = 10000
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 38: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 38: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 46: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 46: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 55: Unconnected input port 'CLR' of component 'Edge_Sensing' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 59: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
Entity <Light_Pulser> analyzed. Unit <Light_Pulser> generated.

Analyzing generic Entity <V_Counter.4> in library <work> (Architecture <Utility>).
	WIDTH = 10
Entity <V_Counter.4> analyzed. Unit <V_Counter.4> generated.

Analyzing generic Entity <V_Counter.5> in library <work> (Architecture <Utility>).
	WIDTH = 14
Entity <V_Counter.5> analyzed. Unit <V_Counter.5> generated.

Analyzing Entity <Edge_Sensing> in library <work> (Architecture <Utility>).
Entity <Edge_Sensing> analyzed. Unit <Edge_Sensing> generated.

Analyzing Entity <adc_deser> in library <work> (Architecture <Behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCO[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_ADC_DCOPrev> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_ADC_DCOPrev> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_ADC_DCOPrev> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_ADC_DCOPrev> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_ADC_DCOPrev> in unit <adc_deser>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[0].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[1].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[2].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[3].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[4].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[5].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[6].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[7].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[8].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[9].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[10].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[11].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[12].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[13].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[14].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[15].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[16].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[17].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[18].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[19].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[20].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[21].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[22].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[23].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[24].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[25].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[26].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[27].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[28].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[29].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[30].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[31].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[32].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[33].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[34].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[35].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[36].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[37].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[38].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[39].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[40].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[41].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[42].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[43].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[44].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[45].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[46].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[47].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[48].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[49].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[50].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[51].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[52].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[53].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[54].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[55].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[56].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[57].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[58].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[59].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[60].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[61].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[62].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[63].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[64].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[65].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[66].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[67].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[68].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[69].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[70].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[71].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[72].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[73].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[74].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[75].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[76].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[77].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[78].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[79].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[80].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[81].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[82].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[83].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[84].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[85].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[86].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[87].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[88].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[89].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[90].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[91].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[92].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[93].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[94].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[95].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[96].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[97].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[98].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[99].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[100].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[101].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[102].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[103].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[104].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[105].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[106].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[107].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[108].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[109].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[110].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[111].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[112].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[113].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[114].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[115].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[116].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[117].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[118].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[119].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[120].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[121].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[122].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[123].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[124].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[125].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[126].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADC[127].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 131: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[0].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[1].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[2].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[3].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[4].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[5].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[6].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[7].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[8].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[9].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[10].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_buf_ADCPrev[11].LVDS_signal> in unit <adc_deser>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected output port 'Clk_Div' of component 'ISERDES_8bit'.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Rst' of component 'ISERDES_8bit' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd" line 154: Unconnected input port 'Test' of component 'ISERDES_8bit' is tied to default value.
Entity <adc_deser> analyzed. Unit <adc_deser> generated.

Analyzing Entity <ISERDES_8bit> in library <work> (Architecture <Behavioral>).
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <IDDR_inst> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q1 =  0" for instance <IDDR_inst> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q2 =  0" for instance <IDDR_inst> in unit <ISERDES_8bit>.
    Set user-defined property "SRTYPE =  SYNC" for instance <IDDR_inst> in unit <ISERDES_8bit>.
Entity <ISERDES_8bit> analyzed. Unit <ISERDES_8bit> generated.

Analyzing Entity <FindMaxAmp> in library <work> (Architecture <Behavioral>).
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 126: Width mismatch. <GroupSum<0>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 127: Width mismatch. <GroupSum<1>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 128: Width mismatch. <GroupSum<2>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 129: Width mismatch. <GroupSum<3>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 130: Width mismatch. <GroupSum<4>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 131: Width mismatch. <GroupSum<5>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 132: Width mismatch. <GroupSum<6>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 133: Width mismatch. <GroupSum<7>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:1610 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 134: Width mismatch. <GroupSum<8>> has a width of 10 bits but assigned expression is 8-bit wide.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 145: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 173: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 266: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 311: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd" line 321: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
Entity <FindMaxAmp> analyzed. Unit <FindMaxAmp> generated.

Analyzing generic Entity <V_Counter.1> in library <work> (Architecture <Utility>).
	WIDTH = 6
Entity <V_Counter.1> analyzed. Unit <V_Counter.1> generated.

Analyzing generic Entity <ShiftReg> in library <work> (Architecture <Behavioral>).
	WIDTH = 50
WARNING:Xst:819 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sset>, <d>
Entity <ShiftReg> analyzed. Unit <ShiftReg> generated.

Analyzing generic Entity <V_Counter.2> in library <work> (Architecture <Utility>).
	WIDTH = 26
Entity <V_Counter.2> analyzed. Unit <V_Counter.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SRFF>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd".
    Found 1-bit register for signal <Trig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SRFF> synthesized.


Synthesizing Unit <V_Counter_1>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_1> synthesized.


Synthesizing Unit <ShiftReg>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/ShiftReg.vhd".
    Found 50-bit register for signal <tmp>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <V_Counter_2>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_2> synthesized.


Synthesizing Unit <V_Counter_3>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit updown counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_3> synthesized.


Synthesizing Unit <V_Counter_4>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_4> synthesized.


Synthesizing Unit <V_Counter_5>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_5> synthesized.


Synthesizing Unit <Edge_Sensing>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd".
    Found 1-bit register for signal <Trig0>.
    Found 1-bit register for signal <Trig1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Edge_Sensing> synthesized.


Synthesizing Unit <PhaseSW>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd".
    Found 1-bit register for signal <CycleEnd>.
    Found 3-bit register for signal <EndTrig<4:2>>.
    Found 1-bit register for signal <Fnorm>.
    Found 17-bit comparator greater for signal <Fnorm$cmp_gt0000> created at line 212.
    Found 17-bit comparator less for signal <Fnorm$cmp_lt0000> created at line 212.
    Found 1-bit register for signal <FnormTrig>.
    Found 1-bit register for signal <MUX_Control>.
    Found 1-bit register for signal <RefTimeZero>.
    Found 1-bit register for signal <SysClkZero>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <PhaseSW> synthesized.


Synthesizing Unit <DLL>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/DLL.vhd".
Unit <DLL> synthesized.


Synthesizing Unit <Light_Pulser>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd".
    Found 1-bit register for signal <Flah_Freq>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Light_Pulser> synthesized.


Synthesizing Unit <FindMaxAmp>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/FindMaxAmp.vhd".
WARNING:Xst:1305 - Output <SaveTrigData> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RegInit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <In_Data<128>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ThrNum1> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum2> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <Error> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <ThrNum3> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum4> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <ThrNum5> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <In_DataPrev> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <TimeOutSch> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <Sub_ped_delay<128>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Sub_ped<128>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <Ped_ch<0:127>> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <Ped_ch<128>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GroupValue_Up_MT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <GroupValue_Up_HT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GroupSum<9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GroupMT_Trig<8:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <GroupMT_Trig<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <GroupHT_Trig<8:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <GroupHT_Trig<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <GroupChNum<7:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <GroupChAmps<7:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <GroupAmp<0:8>> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <GroupAmp<9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ENDthrFound> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <DelayReset<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DelayGroupAmp<9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Aver2<16:127>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Aver2<128>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <NSampleCt_en> equivalent to <FastTrig_o> has been removed
    Found 10-bit register for signal <MaxAmp>.
    Found 4-bit register for signal <MaxCellNumber>.
    Found 128-bit register for signal <Aver2<0:15>>.
    Found 8-bit adder for signal <Aver2_0$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_1$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_10$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_11$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_12$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_13$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_14$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_15$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_2$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_3$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_4$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_5$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_6$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_7$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_8$add0000> created at line 119.
    Found 8-bit adder for signal <Aver2_9$add0000> created at line 119.
    Found 10-bit register for signal <DelayENDCycle>.
    Found 6-bit register for signal <DelayReset<5:0>>.
    Found 1-bit register for signal <FastTrig_o>.
    Found 70-bit register for signal <GroupChAmps<0:6>>.
    Found 10-bit comparator greater for signal <GroupChAmps_4$cmp_gt0000> created at line 238.
    Found 10-bit comparator greater for signal <GroupChAmps_5$cmp_gt0000> created at line 243.
    Found 10-bit comparator greater for signal <GroupChAmps_6$cmp_gt0000> created at line 248.
    Found 28-bit register for signal <GroupChNum<0:6>>.
    Found 8-bit adder for signal <GroupSum_0$add0000> created at line 126.
    Found 8-bit adder for signal <GroupSum_0$addsub0000> created at line 126.
    Found 8-bit adder for signal <GroupSum_0$addsub0001> created at line 126.
    Found 8-bit adder for signal <GroupSum_1$add0000> created at line 127.
    Found 8-bit adder for signal <GroupSum_1$addsub0000> created at line 127.
    Found 8-bit adder for signal <GroupSum_1$addsub0001> created at line 127.
    Found 8-bit adder for signal <GroupSum_2$add0000> created at line 128.
    Found 8-bit adder for signal <GroupSum_2$addsub0000> created at line 128.
    Found 8-bit adder for signal <GroupSum_2$addsub0001> created at line 128.
    Found 8-bit adder for signal <GroupSum_3$add0000> created at line 129.
    Found 8-bit adder for signal <GroupSum_3$addsub0000> created at line 129.
    Found 8-bit adder for signal <GroupSum_3$addsub0001> created at line 129.
    Found 8-bit adder for signal <GroupSum_4$add0000> created at line 130.
    Found 8-bit adder for signal <GroupSum_4$addsub0000> created at line 130.
    Found 8-bit adder for signal <GroupSum_4$addsub0001> created at line 130.
    Found 8-bit adder for signal <GroupSum_5$add0000> created at line 131.
    Found 8-bit adder for signal <GroupSum_5$addsub0000> created at line 131.
    Found 8-bit adder for signal <GroupSum_5$addsub0001> created at line 131.
    Found 8-bit adder for signal <GroupSum_6$add0000> created at line 132.
    Found 8-bit adder for signal <GroupSum_6$addsub0000> created at line 132.
    Found 8-bit adder for signal <GroupSum_6$addsub0001> created at line 132.
    Found 8-bit adder for signal <GroupSum_7$add0000> created at line 133.
    Found 8-bit adder for signal <GroupSum_7$addsub0000> created at line 133.
    Found 8-bit adder for signal <GroupSum_7$addsub0001> created at line 133.
    Found 8-bit adder for signal <GroupSum_8$add0000> created at line 134.
    Found 8-bit adder for signal <GroupSum_8$addsub0000> created at line 134.
    Found 8-bit adder for signal <GroupSum_8$addsub0001> created at line 134.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_0$cmp_ge0000> created at line 139.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_1$cmp_ge0000> created at line 139.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_2$cmp_ge0000> created at line 139.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_3$cmp_ge0000> created at line 139.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_4$cmp_ge0000> created at line 139.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_5$cmp_ge0000> created at line 139.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_6$cmp_ge0000> created at line 139.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_7$cmp_ge0000> created at line 139.
    Found 11-bit comparator greatequal for signal <GroupValue_Up_LT_8$cmp_ge0000> created at line 139.
    Found 10-bit comparator greater for signal <MaxAmp$cmp_gt0000> created at line 253.
    Found 10-bit comparator greater for signal <MaxCellNumber$cmp_gt0000> created at line 253.
    Found 128-bit register for signal <Sub_ped<0:15>>.
    Found 8-bit subtractor for signal <Sub_ped_0$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_1$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_10$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_11$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_12$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_13$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_14$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_15$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_2$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_3$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_4$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_5$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_6$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_7$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_8$sub0000> created at line 109.
    Found 8-bit subtractor for signal <Sub_ped_9$sub0000> created at line 109.
    Found 128-bit register for signal <Sub_ped_delay<0:15>>.
    Found 17-bit comparator greatequal for signal <TimeOut$cmp_ge0000> created at line 289.
    Found 1-bit register for signal <Trig_o>.
    Summary:
	inferred 514 D-type flip-flop(s).
	inferred  59 Adder/Subtractor(s).
	inferred  15 Comparator(s).
Unit <FindMaxAmp> synthesized.


Synthesizing Unit <ISERDES_8bit>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/ISERDES_8bit.vhd".
WARNING:Xst:647 - Input <Test> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <shift> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <DataOut>.
    Found 2-bit up counter for signal <clkdiv>.
    Found 1-bit register for signal <clkdiv_a>.
    Found 1-bit register for signal <clkdiv_b>.
    Found 1-bit register for signal <clkdiv_es>.
    Found 4-bit register for signal <DataN>.
    Found 4-bit register for signal <DataP>.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
Unit <ISERDES_8bit> synthesized.


Synthesizing Unit <adc_deser>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/lib/adc_deser.vhd".
WARNING:Xst:1305 - Output <o_adc_data_prev<12>> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <FCO_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <o_adc_data<128>> is never assigned. Tied to value 00000000.
WARNING:Xst:647 - Input <Clock_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <test> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1780 - Signal <FCO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <adc_deser> synthesized.


Synthesizing Unit <Main>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/PreTrigger_ECAL_Xilinx/Main.vhd".
WARNING:Xst:647 - Input <TxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxDv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MuxClock_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <test_adc_deser<15:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_FindMaxAmp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shift_sdio_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shift_sdio_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <s_fadc_sdio_test> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000011010000110000000000001111111100000001.
WARNING:Xst:1780 - Signal <s_fadc_sdio_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_sdio> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_sclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_csb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TrigIn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ThrNum5_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ThrNum4_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Test_ADCdeser> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<20:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <RW> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Quarts> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <Phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataReg_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataReg_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataPrevReg_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <InDataPrevReg_n> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FCT160> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Clock_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Clk80_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Clk320> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <Clk160_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK40_90d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ADCreset_reg_sset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ADCreset_SDIO_trig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ADCDataNext<12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ADC_SDIO>.
    Found 1-bit register for signal <ADC_Bit_write>.
    Found 1-bit register for signal <ADC_CSB_trig>.
    Found 6-bit comparator greatequal for signal <ADC_CSB_trig$cmp_ge0000> created at line 632.
    Found 6-bit comparator greatequal for signal <ADC_CSB_trig$cmp_ge0001> created at line 632.
    Found 6-bit comparator less for signal <ADC_CSB_trig$cmp_lt0000> created at line 632.
    Found 6-bit comparator greatequal for signal <ADC_SDIO$cmp_ge0000> created at line 627.
    Found 6-bit comparator less for signal <ADC_SDIO$cmp_lt0000> created at line 627.
    Found 1-bit register for signal <ADCtest_reg_sset>.
    Found 1-bit register for signal <PowerUp0>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 59
 8-bit adder                                           : 43
 8-bit subtractor                                      : 16
# Counters                                             : 147
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 16-bit updown counter                                 : 3
 2-bit up counter                                      : 140
 26-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 2833
 1-bit register                                        : 2769
 10-bit register                                       : 8
 4-bit register                                        : 8
 8-bit register                                        : 48
# Comparators                                          : 22
 10-bit comparator greater                             : 5
 11-bit comparator greatequal                          : 9
 17-bit comparator greatequal                          : 1
 17-bit comparator greater                             : 1
 17-bit comparator less                                : 1
 6-bit comparator greatequal                           : 3
 6-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1899 - Due to constant pushing, all outputs of the instance <NSampleCt_Counter> of the block <V_Counter_3> are unconnected in block <FindMaxAmp>.
   This instance will be removed from the design along with all underlying logic
INFO:Xst:2261 - The FF/Latch <GroupChNum_1_1> in Unit <FindMaxAmp_i> is equivalent to the following 3 FFs/Latches, which will be removed : <GroupChNum_2_2> <GroupChNum_3_1> <GroupChNum_3_2> 
INFO:Xst:2261 - The FF/Latch <GroupChNum_1_0> in Unit <FindMaxAmp_i> is equivalent to the following 2 FFs/Latches, which will be removed : <GroupChNum_2_0> <GroupChNum_3_0> 
INFO:Xst:2261 - The FF/Latch <GroupChAmps_0_0> in Unit <FindMaxAmp_i> is equivalent to the following 42 FFs/Latches, which will be removed : <GroupChAmps_0_1> <GroupChAmps_0_2> <GroupChAmps_0_3> <GroupChAmps_0_4> <GroupChAmps_0_5> <GroupChAmps_0_6> <GroupChAmps_0_7> <GroupChAmps_0_8> <GroupChAmps_0_9> <GroupChAmps_2_0> <GroupChAmps_2_1> <GroupChAmps_2_2> <GroupChAmps_2_3> <GroupChAmps_2_4> <GroupChAmps_2_5> <GroupChAmps_2_6> <GroupChAmps_2_7> <GroupChAmps_2_8> <GroupChAmps_2_9> <GroupChAmps_1_0> <GroupChAmps_1_1> <GroupChAmps_1_2> <GroupChAmps_1_3> <GroupChAmps_1_4> <GroupChAmps_1_5> <GroupChAmps_1_6> <GroupChAmps_1_7> <GroupChAmps_1_8> <GroupChAmps_1_9> <GroupChAmps_3_0> <GroupChAmps_3_1> <GroupChAmps_3_2> <GroupChAmps_3_3> <GroupChAmps_3_4> <GroupChAmps_3_5> <GroupChAmps_3_6> <GroupChAmps_3_7> <GroupChAmps_3_8> <GroupChAmps_3_9> <GroupChNum_0_1> <GroupChNum_0_2> <GroupChNum_0_3> 
INFO:Xst:2261 - The FF/Latch <GroupChNum_1_2> in Unit <FindMaxAmp_i> is equivalent to the following 4 FFs/Latches, which will be removed : <GroupChNum_1_3> <GroupChNum_2_1> <GroupChNum_2_3> <GroupChNum_3_3> 
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_9> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_4> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_5> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_6> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_7> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_8> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_6_9> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_4> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_5> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_6> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_7> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_8> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MaxAmp_9> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_1_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_5_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_4_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_4_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChNum_6_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <TrigEnd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EndTrig_2> (without init value) has a constant value of 0 in block <PhaseSwitch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CycleEnd> (without init value) has a constant value of 0 in block <PhaseSwitch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <RefTimeZero> has a constant value of 0 in block <PhaseSwitch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <EndTrig_4> (without init value) has a constant value of 0 in block <PhaseSwitch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_0_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_4> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_5> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_6> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_7> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_8> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_4_9> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_0> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_1> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_2> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_3> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_4> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_5> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_6> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_7> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GroupChAmps_5_8> (without init value) has a constant value of 0 in block <FindMaxAmp_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EndTrig_3> (without init value) has a constant value of 0 in block <PhaseSwitch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MUX_Control> (without init value) has a constant value of 0 in block <PhaseSwitch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Fnorm> is unconnected in block <PhaseSwitch>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <FnormTrig> is unconnected in block <PhaseSwitch>.
WARNING:Xst:1290 - Hierarchical block <RefTimeCnt> is unconnected in block <PhaseSwitch>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <TrigEnd> is unconnected in block <PhaseSwitch>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <SysClkZero> of sequential type is unconnected in block <PhaseSwitch>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_1<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_0<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_2<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_3<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChNum_0<3:1>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_4<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_5<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.
WARNING:Xst:2404 -  FFs/Latches <GroupChAmps_6<9:0>> (without init value) have a constant value of 0 in block <FindMaxAmp>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 59
 8-bit adder                                           : 43
 8-bit subtractor                                      : 16
# Counters                                             : 146
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 16-bit updown counter                                 : 2
 2-bit up counter                                      : 140
 26-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 3192
 Flip-Flops                                            : 3192
# Comparators                                          : 20
 10-bit comparator greater                             : 4
 11-bit comparator greatequal                          : 9
 17-bit comparator greater                             : 1
 17-bit comparator less                                : 1
 6-bit comparator greatequal                           : 3
 6-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[1].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[2].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[3].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[4].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[5].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[6].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[7].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <FindMaxAmp>: instances <Amp_i[0].Amp>, <Amp_i[8].Amp> of unit <SRFF> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <GroupChNum_6_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_5_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_4_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_4_2> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_2_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_2_1> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_1_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_1_2> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GroupChNum_3_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_9> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_8> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_7> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_6> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_5> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_4> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_3> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_2> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_1> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MaxAmp_0> (without init value) has a constant value of 0 in block <FindMaxAmp>. This FF/Latch will be trimmed during the optimization process.

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <InDataReg<101><7>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[100].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[101].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[102].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[103].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[104].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[105].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[106].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[107].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[108].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[109].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[110].SERDES/DataOut_7>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[111].SERDES/DataOut_7>

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <InDataReg<101><6>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[100].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[101].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[102].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[103].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[104].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[105].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[106].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[107].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[108].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[109].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[110].SERDES/DataOut_6>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[111].SERDES/DataOut_6>

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <InDataReg<101><5>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[100].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[101].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[102].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[103].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[104].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[105].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[106].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[107].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[108].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[109].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[110].SERDES/DataOut_5>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[111].SERDES/DataOut_5>

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <InDataReg<101><4>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[100].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[101].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[102].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[103].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[104].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[105].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[106].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[107].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[108].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[109].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[110].SERDES/DataOut_4>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[111].SERDES/DataOut_4>

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <InDataReg<101><3>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[100].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[101].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[102].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[103].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[104].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[105].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[106].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[107].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[108].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[109].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[110].SERDES/DataOut_3>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[111].SERDES/DataOut_3>

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <InDataReg<101><2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[100].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[101].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[102].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[103].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[104].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[105].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[106].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[107].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[108].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[109].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[110].SERDES/DataOut_2>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[111].SERDES/DataOut_2>

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <InDataReg<101><1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[100].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[101].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[102].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[103].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[104].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[105].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[106].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[107].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[108].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[109].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[110].SERDES/DataOut_1>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[111].SERDES/DataOut_1>

ERROR:Xst:528 - Multi-source in Unit <Main> on signal <InDataReg<101><0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[100].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[101].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[102].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[103].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[104].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[105].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[106].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[107].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[108].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[109].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[110].SERDES/DataOut_0>
   Output signal of FDE instance <adc_deser_i/LVDS_buf_ADC[111].SERDES/DataOut_0>


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.04 secs
 
--> 

Total memory usage is 347208 kilobytes

Number of errors   :    8 (   0 filtered)
Number of warnings :  662 (   0 filtered)
Number of infos    :    4 (   0 filtered)

