#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14570df70 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x14572f600_0 .var "clk", 0 0;
v0x14572f6a0_0 .var/s "x", 31 0;
v0x14572f750_0 .net/s "y", 31 0, v0x14572ee80_0;  1 drivers
S_0x14570e0e0 .scope module, "DUT" "div255" 2 6, 3 15 0, S_0x14570df70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "out";
P_0x145717a10 .param/l "S0" 0 3 23, +C4<00000000000000000000000000000000>;
P_0x145717a50 .param/l "S1" 0 3 23, +C4<00000000000000000000000000000001>;
P_0x145717a90 .param/l "S2" 0 3 23, +C4<00000000000000000000000000000010>;
P_0x145717ad0 .param/l "S3" 0 3 23, +C4<00000000000000000000000000000011>;
P_0x145717b10 .param/l "S4" 0 3 23, +C4<00000000000000000000000000000100>;
v0x14572e6b0_0 .net "bout0", 0 0, v0x14572cd90_0;  1 drivers
v0x14572e780_0 .net "bout1", 0 0, v0x14572d520_0;  1 drivers
v0x14572e850_0 .net "bout2", 0 0, v0x14572dca0_0;  1 drivers
v0x14572e920_0 .net "bout3", 0 0, v0x14572e410_0;  1 drivers
v0x14572e9b0_0 .net "clk", 0 0, v0x14572f600_0;  1 drivers
v0x14572ea80_0 .var "cs", 2 0;
v0x14572eb10_0 .net "diff0", 7 0, v0x14572cf20_0;  1 drivers
v0x14572eba0_0 .net "diff1", 7 0, v0x14572d690_0;  1 drivers
v0x14572ec30_0 .net "diff2", 7 0, v0x14572de10_0;  1 drivers
v0x14572ed60_0 .net "diff3", 7 0, v0x14572e580_0;  1 drivers
v0x14572edf0_0 .var "ns", 2 0;
v0x14572ee80_0 .var/s "out", 31 0;
v0x14572ef10_0 .net/s "x", 31 0, v0x14572f6a0_0;  1 drivers
v0x14572efb0_0 .var "x0", 7 0;
v0x14572f070_0 .var "x1", 7 0;
v0x14572f120_0 .var "x2", 7 0;
v0x14572f1d0_0 .var "x3", 7 0;
v0x14572f380_0 .var "y0", 7 0;
v0x14572f410_0 .var "y1", 7 0;
v0x14572f4a0_0 .var "y2", 7 0;
v0x14572f530_0 .var "y3", 7 0;
E_0x145708d40 .event posedge, v0x14572e9b0_0;
E_0x1457081f0 .event anyedge, v0x14572ef10_0;
S_0x145704e20 .scope module, "sub0" "subtractor8bit" 3 27, 3 1 0, S_0x14570e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "Bout";
    .port_info 4 /OUTPUT 8 "out";
L_0x138068010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x145704f90_0 .net "A", 7 0, L_0x138068010;  1 drivers
v0x14572cc30_0 .net "B", 7 0, v0x14572efb0_0;  1 drivers
L_0x138068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14572cce0_0 .net "Bin", 0 0, L_0x138068058;  1 drivers
v0x14572cd90_0 .var "Bout", 0 0;
v0x14572ce30_0 .var "diff", 8 0;
v0x14572cf20_0 .var/s "out", 7 0;
E_0x145707de0 .event anyedge, v0x14572cce0_0, v0x14572cc30_0, v0x145704f90_0;
S_0x14572d050 .scope module, "sub1" "subtractor8bit" 3 28, 3 1 0, S_0x14570e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "Bout";
    .port_info 4 /OUTPUT 8 "out";
v0x14572d2f0_0 .net "A", 7 0, v0x14572f380_0;  1 drivers
v0x14572d3a0_0 .net "B", 7 0, v0x14572f070_0;  1 drivers
v0x14572d450_0 .net "Bin", 0 0, v0x14572cd90_0;  alias, 1 drivers
v0x14572d520_0 .var "Bout", 0 0;
v0x14572d5b0_0 .var "diff", 8 0;
v0x14572d690_0 .var/s "out", 7 0;
E_0x14572d290 .event anyedge, v0x14572cd90_0, v0x14572d3a0_0, v0x14572d2f0_0;
S_0x14572d7c0 .scope module, "sub2" "subtractor8bit" 3 29, 3 1 0, S_0x14570e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "Bout";
    .port_info 4 /OUTPUT 8 "out";
v0x14572da60_0 .net "A", 7 0, v0x14572f410_0;  1 drivers
v0x14572db20_0 .net "B", 7 0, v0x14572f120_0;  1 drivers
v0x14572dbd0_0 .net "Bin", 0 0, v0x14572d520_0;  alias, 1 drivers
v0x14572dca0_0 .var "Bout", 0 0;
v0x14572dd30_0 .var "diff", 8 0;
v0x14572de10_0 .var/s "out", 7 0;
E_0x14572da00 .event anyedge, v0x14572d520_0, v0x14572db20_0, v0x14572da60_0;
S_0x14572df40 .scope module, "sub3" "subtractor8bit" 3 30, 3 1 0, S_0x14570e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "Bout";
    .port_info 4 /OUTPUT 8 "out";
v0x14572e1e0_0 .net "A", 7 0, v0x14572f4a0_0;  1 drivers
v0x14572e290_0 .net "B", 7 0, v0x14572f1d0_0;  1 drivers
v0x14572e340_0 .net "Bin", 0 0, v0x14572dca0_0;  alias, 1 drivers
v0x14572e410_0 .var "Bout", 0 0;
v0x14572e4a0_0 .var "diff", 8 0;
v0x14572e580_0 .var/s "out", 7 0;
E_0x14572e180 .event anyedge, v0x14572dca0_0, v0x14572e290_0, v0x14572e1e0_0;
    .scope S_0x145704e20;
T_0 ;
    %wait E_0x145707de0;
    %load/vec4 v0x145704f90_0;
    %pad/u 9;
    %load/vec4 v0x14572cc30_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x14572cce0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x14572ce30_0, 0, 9;
    %load/vec4 v0x14572ce30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x14572cf20_0, 0, 8;
    %load/vec4 v0x14572ce30_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x14572cd90_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14572d050;
T_1 ;
    %wait E_0x14572d290;
    %load/vec4 v0x14572d2f0_0;
    %pad/u 9;
    %load/vec4 v0x14572d3a0_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x14572d450_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x14572d5b0_0, 0, 9;
    %load/vec4 v0x14572d5b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x14572d690_0, 0, 8;
    %load/vec4 v0x14572d5b0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x14572d520_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14572d7c0;
T_2 ;
    %wait E_0x14572da00;
    %load/vec4 v0x14572da60_0;
    %pad/u 9;
    %load/vec4 v0x14572db20_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x14572dbd0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x14572dd30_0, 0, 9;
    %load/vec4 v0x14572dd30_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x14572de10_0, 0, 8;
    %load/vec4 v0x14572dd30_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x14572dca0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14572df40;
T_3 ;
    %wait E_0x14572e180;
    %load/vec4 v0x14572e1e0_0;
    %pad/u 9;
    %load/vec4 v0x14572e290_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x14572e340_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x14572e4a0_0, 0, 9;
    %load/vec4 v0x14572e4a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x14572e580_0, 0, 8;
    %load/vec4 v0x14572e4a0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x14572e410_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14570e0e0;
T_4 ;
    %wait E_0x1457081f0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14572f380_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14572f410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14572f4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14572f530_0, 0;
    %load/vec4 v0x14572ef10_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x14572efb0_0, 0;
    %load/vec4 v0x14572ef10_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x14572f070_0, 0;
    %load/vec4 v0x14572ef10_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x14572f120_0, 0;
    %load/vec4 v0x14572ef10_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x14572f1d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14572ea80_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14570e0e0;
T_5 ;
    %wait E_0x145708d40;
    %load/vec4 v0x14572edf0_0;
    %assign/vec4 v0x14572ea80_0, 0;
    %load/vec4 v0x14572ea80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x14572eb10_0;
    %assign/vec4 v0x14572f380_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x14572edf0_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x14572eba0_0;
    %assign/vec4 v0x14572f410_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x14572edf0_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x14572ec30_0;
    %assign/vec4 v0x14572f4a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x14572edf0_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x14572ed60_0;
    %assign/vec4 v0x14572f530_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14572edf0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x14572f530_0;
    %load/vec4 v0x14572f4a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14572f410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14572f380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14572ee80_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14570df70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14572f600_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x14570df70;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x14572f600_0;
    %inv;
    %store/vec4 v0x14572f600_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14570df70;
T_8 ;
    %pushi/vec4 255000, 0, 32;
    %store/vec4 v0x14572f6a0_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 13 "$display", "x = %d, y = %d", v0x14572f6a0_0, v0x14572f750_0 {0 0 0};
    %pushi/vec4 2550, 0, 32;
    %store/vec4 v0x14572f6a0_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 16 "$display", "x = %d, y = %d", v0x14572f6a0_0, v0x14572f750_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 255, 0, 32;
    %store/vec4 v0x14572f6a0_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 20 "$display", "x = %d, y = %d", v0x14572f6a0_0, v0x14572f750_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 1020, 0, 32;
    %store/vec4 v0x14572f6a0_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 24 "$display", "x = %d, y = %d", v0x14572f6a0_0, v0x14572f750_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Q1_tb.v";
    "Q1_32.v";
