//Full Subtractor Verilog Code in Data Flow Modeling

module full_subtractor(a,b,cin,out,bor);
input a,b,cin;
output out,bor;
assign  out=a^b^c;
assign carry=~a&(b^cin) | b&z;
endmodule


TESTBENCH


module full_subtractor_tb();
reg a,b,cin;
wire out,bor;
full_subtractor w1(a,b,cin,out,bor);
initial begin
a=0; b=0; c=0;
#10 a=0; b=0; c=1;
#10 a=0; b=1; c=0;
#10 a=0; b=1; c=1;
#10 a=1; b=0; c=0;
#10 a=1; b=0; c=1;
#10 a=1; b=1; c=0;
#10 a=1; b=1; c=1;
#10 $stop
end
endmodule



