{"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2888,3509,61,0,0],"details":[{"text":"Global interconnect for 3 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 3 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[71,57,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,137,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"1 register of width 65 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth,\n1 reg, 65 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (lsu_control.cpp:93)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'total' (lsu_control.cpp:92)","type":"resource"},{"children":[{"count":"1","data":[2,66,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"93"}]],"name":"State","type":"resource"},{"count":2,"data":[88,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"93"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"93"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"93"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"93"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"93"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"93"}]],"name":"65-bit Integer Compare","type":"resource"}],"data":[183,131,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":93}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:93","type":"resource"},{"children":[{"count":"1","data":[56,98,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[56,98,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"94"}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"94"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"94"}]],"name":"65-bit Select","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"94"}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":94},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/fpga_lsu.hpp","line":53}]],"name":"lsu_control.cpp:94 > fpga_lsu.hpp:53","replace_name":true,"type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"94"}]],"name":"32-bit Select","type":"resource"}],"data":[604,2082,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":94}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:94","type":"resource"},{"children":[{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"96"}]],"name":"Store","type":"resource"}],"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":96}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:96","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2665,7080,17,0,46],"debug":[[{"filename":"lsu_control.cpp","line":92}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelBurst","total_kernel_resources":[2665,7080,17,0,46],"total_percent":[0.809055,0.419593,0.414326,0.626613,0],"type":"function"},{"children":[{"data":[71,57,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,137,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"1 register of width 65 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth,\n1 reg, 65 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (lsu_control.cpp:110)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'total' (lsu_control.cpp:109)","type":"resource"},{"children":[{"count":"1","data":[2,66,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"110"}]],"name":"State","type":"resource"},{"count":2,"data":[88,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"110"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"110"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"110"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"110"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"110"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"110"}]],"name":"65-bit Integer Compare","type":"resource"},{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"110"}]],"name":"65-bit Select","type":"resource"}],"data":[235,131,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":110}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:110","type":"resource"},{"children":[{"count":"1","data":[13,54,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[13,54,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"111"}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"111"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"111"}]],"name":"Load","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"111"}]],"name":"32-bit Select","type":"resource"}],"data":[408,472,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":111}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:111","type":"resource"},{"children":[{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"113"}]],"name":"Store","type":"resource"}],"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":113}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:113","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2478,5426,13,0,46],"debug":[[{"filename":"lsu_control.cpp","line":109}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelDefault","total_kernel_resources":[2478,5426,13,0,46],"total_percent":[0.684155,0.397706,0.317533,0.479174,0],"type":"function"},{"children":[{"data":[71,57,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,137,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"1 register of width 65 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 64 width by 1 depth,\n1 reg, 65 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (lsu_control.cpp:76)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'total' (lsu_control.cpp:75)","type":"resource"},{"children":[{"count":"1","data":[2,66,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"76"}]],"name":"State","type":"resource"},{"count":2,"data":[88,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"76"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"76"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"76"}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"76"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"76"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"76"}]],"name":"65-bit Integer Compare","type":"resource"}],"data":[183,131,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":76}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:76","type":"resource"},{"children":[{"count":"1","data":[13,54,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[13,54,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"77"}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"77"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"77"}]],"name":"65-bit Select","type":"resource"},{"children":[{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"77"}]],"name":"Load","type":"resource"}],"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":77},{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/fpga_lsu.hpp","line":53}]],"name":"lsu_control.cpp:77 > fpga_lsu.hpp:53","replace_name":true,"type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"77"}]],"name":"32-bit Select","type":"resource"}],"data":[460,472,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":77}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:77","type":"resource"},{"children":[{"count":1,"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":"79"}]],"name":"Store","type":"resource"}],"data":[392,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp","line":79}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp:79","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2478,5426,13,0,46],"debug":[[{"filename":"lsu_control.cpp","line":75}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelPrefetch","total_kernel_resources":[2478,5426,13,0,46],"total_percent":[0.684155,0.397706,0.317533,0.479174,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[10509,21508,106,0,138],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[190459,380080,598,123,138],"total_percent":[43.5082,22.6146,22.2425,22.042,8.10277],"type":"module"}